Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /cf_ad9467_vc707/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_axi_dma_0_wrapper_xst.prj"
Verilog Include Directory          : {"/cf_ad9467_vc707/pcores/" "/cf_lib/edk/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7vx485tffg1761-2
Output File Name                   : "system_axi_dma_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_axi_dma_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {./}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_reset>.
Parsing architecture <implementation> of entity <axi_datamover_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_afifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_afifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_sfifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_sfifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_fifo>.
Parsing architecture <imp> of entity <axi_datamover_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_cmd_status>.
Parsing architecture <implementation> of entity <axi_datamover_cmd_status>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_scc>.
Parsing architecture <implementation> of entity <axi_datamover_scc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_strb_gen2>.
Parsing architecture <implementation> of entity <axi_datamover_strb_gen2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_pcc>.
Parsing architecture <implementation> of entity <axi_datamover_pcc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_addr_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_addr_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rdmux>.
Parsing architecture <implementation> of entity <axi_datamover_rdmux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rddata_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rd_status_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_demux>.
Parsing architecture <implementation> of entity <axi_datamover_wr_demux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wrdata_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wr_status_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid2mm_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_sf>.
Parsing architecture <implementation> of entity <axi_datamover_rd_sf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_sf>.
Parsing architecture <implementation> of entity <axi_datamover_wr_sf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_stbs_set>.
Parsing architecture <implementation> of entity <axi_datamover_stbs_set>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ibttcc>.
Parsing architecture <implementation> of entity <axi_datamover_ibttcc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_indet_btt>.
Parsing architecture <implementation> of entity <axi_datamover_indet_btt>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux2_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux2_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux4_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux4_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux8_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux8_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_dre>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_dre>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_dre>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_dre>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ms_strb_set>.
Parsing architecture <implementation> of entity <axi_datamover_ms_strb_set>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mssai_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_mssai_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_scatter>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_scatter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_realign>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_realign>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_basic_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_omit_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_full_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_basic_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_omit_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_full_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover>.
Parsing architecture <implementation> of entity <axi_datamover>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_reset>.
Parsing architecture <implementation> of entity <axi_datamover_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_afifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_afifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_sfifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_sfifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_fifo>.
Parsing architecture <imp> of entity <axi_datamover_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_cmd_status>.
Parsing architecture <implementation> of entity <axi_datamover_cmd_status>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_scc>.
Parsing architecture <implementation> of entity <axi_datamover_scc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_strb_gen2>.
Parsing architecture <implementation> of entity <axi_datamover_strb_gen2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_pcc>.
Parsing architecture <implementation> of entity <axi_datamover_pcc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_addr_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_addr_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rdmux>.
Parsing architecture <implementation> of entity <axi_datamover_rdmux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rddata_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rd_status_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_demux>.
Parsing architecture <implementation> of entity <axi_datamover_wr_demux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wrdata_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wr_status_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid2mm_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_sf>.
Parsing architecture <implementation> of entity <axi_datamover_rd_sf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_sf>.
Parsing architecture <implementation> of entity <axi_datamover_wr_sf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_stbs_set>.
Parsing architecture <implementation> of entity <axi_datamover_stbs_set>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ibttcc>.
Parsing architecture <implementation> of entity <axi_datamover_ibttcc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_indet_btt>.
Parsing architecture <implementation> of entity <axi_datamover_indet_btt>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux2_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux2_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux4_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux4_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux8_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux8_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_dre>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_dre>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_dre>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_dre>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ms_strb_set>.
Parsing architecture <implementation> of entity <axi_datamover_ms_strb_set>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mssai_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_mssai_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_scatter>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_scatter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_realign>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_realign>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_basic_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_omit_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_full_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_basic_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_omit_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_full_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover>.
Parsing architecture <implementation> of entity <axi_datamover>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_pkg.vhd" into library axi_sg_v3_00_a
Parsing package <axi_sg_pkg>.
Parsing package body <axi_sg_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_sm>.
Parsing architecture <implementation> of entity <axi_sg_ftch_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_pntr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_pntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_sg_ftch_cmdsts_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_mngr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_afifo_autord>.
Parsing architecture <imp> of entity <axi_sg_afifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_queue>.
Parsing architecture <implementation> of entity <axi_sg_ftch_queue>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_noqueue>.
Parsing architecture <implementation> of entity <axi_sg_ftch_noqueue>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_q_mngr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_q_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_sg_updt_cmdsts_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_sm>.
Parsing architecture <implementation> of entity <axi_sg_updt_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_mngr>.
Parsing architecture <implementation> of entity <axi_sg_updt_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_queue>.
Parsing architecture <implementation> of entity <axi_sg_updt_queue>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_noqueue>.
Parsing architecture <implementation> of entity <axi_sg_updt_noqueue>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_q_mngr>.
Parsing architecture <implementation> of entity <axi_sg_updt_q_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_intrpt>.
Parsing architecture <implementation> of entity <axi_sg_intrpt>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg>.
Parsing architecture <implementation> of entity <axi_sg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_pkg.vhd" into library axi_dma_v5_00_a
Parsing package <axi_dma_pkg>.
Parsing package body <axi_dma_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reset.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_reset>.
Parsing architecture <implementation> of entity <axi_dma_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_rst_module.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_rst_module>.
Parsing architecture <implementation> of entity <axi_dma_rst_module>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_lite_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_lite_if>.
Parsing architecture <implementation> of entity <axi_dma_lite_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_register.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_register>.
Parsing architecture <implementation> of entity <axi_dma_register>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_reg_module>.
Parsing architecture <implementation> of entity <axi_dma_reg_module>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_skid_buf.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_skid_buf>.
Parsing architecture <implementation> of entity <axi_dma_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_afifo_autord.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_afifo_autord>.
Parsing architecture <imp> of entity <axi_dma_afifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_sofeof_gen.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_sofeof_gen>.
Parsing architecture <implementation> of entity <axi_dma_sofeof_gen>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_smple_sm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_smple_sm>.
Parsing architecture <implementation> of entity <axi_dma_smple_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sg_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_sg_if>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sg_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_sm>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_cmdsts_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_cmdsts_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_sts_mngr.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_sts_mngr>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sts_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_cntrl_strm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_cntrl_strm>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_cntrl_strm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_mm2s_mngr>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sg_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_sg_if>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sg_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_sm>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_cmdsts_if.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_cmdsts_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sts_mngr.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_sts_mngr>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sts_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sts_strm.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_sts_strm>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sts_strm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma_s2mm_mngr>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" into library axi_dma_v5_00_a
Parsing entity <axi_dma>.
Parsing architecture <implementation> of entity <axi_dma>.
Parsing VHDL file "/cf_ad9467_vc707/synthesis/parallel_run/hdl/system_axi_dma_0_wrapper.vhd" into library work
Parsing entity <system_axi_dma_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_axi_dma_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_axi_dma_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <axi_dma> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_rst_module> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_reset> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_reg_module> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_lite_if> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_lite_if.vhd" Line 800: Assignment to lite_data_cap_d2 ignored, since the identifier is never used

Elaborating entity <axi_dma_register> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd" Line 336: Net <mm2s_error_out> does not have a driver.

Elaborating entity <axi_dma_mm2s_mngr> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_s2mm_mngr> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 626: Assignment to s2mm_desc_app0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 627: Assignment to s2mm_desc_app1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 628: Assignment to s2mm_desc_app2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 629: Assignment to s2mm_desc_app3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 630: Assignment to s2mm_desc_app4 ignored, since the identifier is never used

Elaborating entity <axi_dma_smple_sm> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_smple_sm.vhd" Line 262. Case statement is complete. others clause is never selected

Elaborating entity <axi_dma_s2mm_cmdsts_if> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_s2mm_sts_mngr> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_dma_sofeof_gen> (architecture <implementation>) with generics from library <axi_dma_v5_00_a>.

Elaborating entity <axi_datamover> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_mm2s_omit_wrap> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_s2mm_full_wrap> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_reset> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_cmd_status> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_afifo_autord> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <async_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_afifo_autord> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <async_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_wr_status_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 197: <srlc16e> remains a black-box since it has no binding entity.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" Line 379: Net <sig_data_last_err_reg> does not have a driver.

Elaborating entity <axi_datamover_ibttcc> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 969: Assignment to sig_input_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1145. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1167: Assignment to sig_psm_ld_calc2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1596: Assignment to sig_child_cmd_reg_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1717: Assignment to sig_last_s_f_xfer_ld ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1871. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2141: Assignment to sig_first_child_xfer ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2640: Assignment to sig_xfer_is_seq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2721: Assignment to sig_xfer_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_datamover_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_s2mm_realign> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 561: Assignment to sig_curr_tag_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 565: Assignment to sig_curr_drr_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 761. Case statement is complete. others clause is never selected

Elaborating entity <axi_datamover_s2mm_scatter> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" Line 548: Assignment to sig_good_strm_dbeat ignored, since the identifier is never used

Elaborating entity <axi_datamover_mssai_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_ms_strb_set> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_strb_gen2> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" Line 482: Net <sig_err_underflow_reg> does not have a driver.

Elaborating entity <axi_datamover_indet_btt> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_stbs_set> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_sfifo_autord> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:321 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" Line 216: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" Line 171: Net <raw_data_count_corr_minus1[3]> does not have a driver.

Elaborating entity <axi_datamover_sfifo_autord> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_addr_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" Line 618: Assignment to sig_next_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_wrdata_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" Line 1643: Assignment to sig_fifo_next_drr ignored, since the identifier is never used

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" Line 682: Net <sig_spcl_push_err2wsc> does not have a driver.

Elaborating entity <axi_datamover_skid2mm_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_wr_demux> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_axi_dma_0_wrapper>.
    Related source file is "/cf_ad9467_vc707/synthesis/parallel_run/hdl/system_axi_dma_0_wrapper.vhd".
INFO:Xst:3210 - "/cf_ad9467_vc707/synthesis/parallel_run/hdl/system_axi_dma_0_wrapper.vhd" line 276: Output port <axi_dma_tstvec> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system_axi_dma_0_wrapper> synthesized.

Synthesizing Unit <axi_dma>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd".
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_DLYTMR_RESOLUTION = 125
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_S_AXI_LITE_ACLK_FREQ_HZ = 100000000
        C_M_AXI_MM2S_ACLK_FREQ_HZ = 100000000
        C_M_AXI_S2MM_ACLK_FREQ_HZ = 200000000
        C_M_AXI_SG_ACLK_FREQ_HZ = 100000000
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_SG_USE_STSAPP_LENGTH = 1
        C_SG_LENGTH_WIDTH = 23
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_SG_DATA_WIDTH = 32
        C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = 32
        C_S_AXIS_S2MM_STS_TDATA_WIDTH = 32
        C_INCLUDE_MM2S = 0
        C_INCLUDE_MM2S_SF = 1
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 32
        C_M_AXIS_MM2S_TDATA_WIDTH = 32
        C_INCLUDE_S2MM = 1
        C_INCLUDE_S2MM_SF = 1
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 256
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 64
        C_S_AXIS_S2MM_TDATA_WIDTH = 64
        C_FAMILY = "virtex7"
        C_INSTANCE = "axi_dma_0"
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <m_axi_sg_bresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_awready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_wready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_bvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_arready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 901: Output port <dm_m_axi_sg_aresetn> of the instance <I_RST_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <mm2s_curdesc> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <mm2s_taildesc> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <s2mm_curdesc> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <s2mm_taildesc> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <mm2s_dlyirq_dsble> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <mm2s_irqthresh_rstdsbl> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <mm2s_irqthresh_wren> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <mm2s_irqdelay_wren> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <mm2s_tailpntr_updated> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <s2mm_dlyirq_dsble> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <s2mm_irqthresh_rstdsbl> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <s2mm_irqthresh_wren> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <s2mm_irqdelay_wren> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 977: Output port <s2mm_tailpntr_updated> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <s_axis_mm2s_updtptr_tdata> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <s_axis_mm2s_updtsts_tdata> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <mm2s_desc_flush> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <m_axis_mm2s_ftch_tready> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <s_axis_mm2s_updtptr_tvalid> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <s_axis_mm2s_updtptr_tlast> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <s_axis_mm2s_updtsts_tvalid> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1417: Output port <s_axis_mm2s_updtsts_tlast> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s_axis_s2mm_updtptr_tdata> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s_axis_s2mm_updtsts_tdata> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s2mm_desc_flush> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <m_axis_s2mm_ftch_tready> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s_axis_s2mm_updtptr_tvalid> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s_axis_s2mm_updtptr_tlast> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s_axis_s2mm_updtsts_tvalid> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1557: Output port <s_axis_s2mm_updtsts_tlast> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <m_axi_mm2s_arid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <mm2s_dbg_data> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_wr_len> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <m_axi_s2mm_awid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_dbg_data> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <m_axis_mm2s_sts_tlast> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <mm2s_addr_req_posted> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <mm2s_rd_xfer_cmplt> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <m_axis_s2mm_sts_tlast> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_addr_req_posted> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_wr_xfer_cmplt> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma.vhd" line 1700: Output port <s2mm_ld_nxt_len> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_dma> synthesized.

Synthesizing Unit <axi_dma_rst_module>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_rst_module.vhd".
        C_INCLUDE_MM2S = 0
        C_INCLUDE_S2MM = 1
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_M_AXI_MM2S_ACLK_FREQ_HZ = 100000000
        C_M_AXI_S2MM_ACLK_FREQ_HZ = 200000000
        C_M_AXI_SG_ACLK_FREQ_HZ = 100000000
    Set property "KEEP = TRUE" for signal <m_axi_sg_hrdresetn>.
    Set property "equivalent_register_removal = no" for signal <m_axi_sg_hrdresetn>.
    Set property "KEEP = TRUE" for signal <s_axi_lite_resetn>.
    Set property "equivalent_register_removal = no" for signal <s_axi_lite_resetn>.
WARNING:Xst:647 - Input <m_axi_mm2s_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_all_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_halt_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <m_axi_sg_hrdresetn>.
    Found 1-bit register for signal <hrd_resetn_i_d1>.
    Found 1-bit register for signal <s_axi_lite_resetn>.
    Found 1-bit register for signal <soft_reset_clr_i>.
    Found 1-bit register for signal <hrd_resetn_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_dma_rst_module> synthesized.

Synthesizing Unit <axi_dma_reset>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reset.vhd".
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_AXI_PRMRY_ACLK_FREQ_HZ = 200000000
        C_AXI_SCNDRY_ACLK_FREQ_HZ = 100000000
    Set property "KEEP = TRUE" for signal <scndry_resetn>.
    Set property "equivalent_register_removal = no" for signal <scndry_resetn>.
    Set property "KEEP = TRUE" for signal <prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <prmry_resetn>.
    Set property "KEEP = TRUE" for signal <dm_prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <dm_prmry_resetn>.
    Set property "KEEP = TRUE" for signal <dm_scndry_resetn>.
    Set property "equivalent_register_removal = no" for signal <dm_scndry_resetn>.
    Set property "KEEP = TRUE" for signal <prmry_reset_out_n>.
    Set property "equivalent_register_removal = no" for signal <prmry_reset_out_n>.
    Set property "KEEP = TRUE" for signal <altrnt_reset_out_n>.
    Set property "equivalent_register_removal = no" for signal <altrnt_reset_out_n>.
    Found 1-bit register for signal <assert_sftrst_d1>.
    Found 1-bit register for signal <soft_reset_d1>.
    Found 1-bit register for signal <soft_reset_re>.
    Found 1-bit register for signal <s_halt>.
    Found 1-bit register for signal <p_halt_d1>.
    Found 1-bit register for signal <p_halt>.
    Found 1-bit register for signal <sft_rst_dly1>.
    Found 1-bit register for signal <sft_rst_dly2>.
    Found 1-bit register for signal <sft_rst_dly3>.
    Found 1-bit register for signal <sft_rst_dly4>.
    Found 1-bit register for signal <sft_rst_dly5>.
    Found 1-bit register for signal <sft_rst_dly6>.
    Found 1-bit register for signal <sft_rst_dly7>.
    Found 1-bit register for signal <min_assert_sftrst>.
    Found 1-bit register for signal <halt_cmplt_d1>.
    Found 1-bit register for signal <s_halt_cmplt>.
    Found 1-bit register for signal <s_soft_reset_i>.
    Found 1-bit register for signal <halt_i>.
    Found 1-bit register for signal <scndry_resetn_i>.
    Found 1-bit register for signal <axi_resetn_d1>.
    Found 1-bit register for signal <prmry_reset_out_n>.
    Found 1-bit register for signal <scndry_resetn>.
    Found 1-bit register for signal <s_soft_reset_i_d1>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal dm_scndry_resetn may hinder XST clustering optimizations.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <axi_dma_reset> synthesized.

Synthesizing Unit <axi_dma_reg_module>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd".
        C_INCLUDE_MM2S = 0
        C_INCLUDE_S2MM = 1
        C_INCLUDE_SG = 0
        C_SG_LENGTH_WIDTH = 23
        C_AXI_LITE_IS_ASYNC = 1
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_S2MM_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <mm2s_irqdelay_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_irqthresh_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_new_curdesc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_halted_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_halted_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_idle_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_idle_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dma_interr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dma_slverr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dma_decerr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ioc_irq_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dly_irq_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ftch_interr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ftch_slverr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ftch_decerr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_updt_interr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_updt_slverr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_updt_decerr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_new_curdesc_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd" line 405: Output port <axi2ip_rdce> of the instance <GEN_AXI_LITE_IF.AXI_LITE_IF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd" line 605: Output port <curdesc_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd" line 605: Output port <taildesc_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_reg_module.vhd" line 605: Output port <error_out> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mm2s_dlyirq_dsble> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'mm2s_error_out', unconnected in block 'axi_dma_reg_module', is tied to its initial value (0).
    Found 1-bit register for signal <s2mm_introut>.
    Found 1-bit register for signal <s2mm_introut_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_dma_reg_module> synthesized.

Synthesizing Unit <axi_dma_lite_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_lite_if.vhd".
        C_NUM_CE = 23
        C_AXI_LITE_IS_ASYNC = 1
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
    Found 32-bit register for signal <awaddr>.
    Found 1-bit register for signal <wvalid>.
    Found 32-bit register for signal <wdata>.
    Found 1-bit register for signal <arvalid>.
    Found 1-bit register for signal <awvalid_d1>.
    Found 1-bit register for signal <awvalid_re>.
    Found 1-bit register for signal <awready_i>.
    Found 1-bit register for signal <wr_addr_cap>.
    Found 1-bit register for signal <wvalid_d1>.
    Found 1-bit register for signal <wvalid_re>.
    Found 1-bit register for signal <wready_i>.
    Found 1-bit register for signal <wr_data_cap>.
    Found 32-bit register for signal <GEN_ASYNC_WRITE.wr_addr>.
    Found 1-bit register for signal <GEN_ASYNC_WRITE.wr_awvalid_re>.
    Found 1-bit register for signal <GEN_ASYNC_WRITE.ip_awvalid_d1>.
    Found 1-bit register for signal <GEN_ASYNC_WRITE.ip_awvalid_d2>.
    Found 32-bit register for signal <GEN_ASYNC_WRITE.awaddr_d1>.
    Found 5-bit register for signal <axi2ip_wraddr_i<6:2>>.
    Found 1-bit register for signal <GEN_ASYNC_WRITE.ip_addr_cap>.
    Found 32-bit register for signal <GEN_ASYNC_WRITE.wr_data>.
    Found 1-bit register for signal <GEN_ASYNC_WRITE.wr_wvalid_re>.
    Found 1-bit register for signal <GEN_ASYNC_WRITE.ip_wvalid_d1>.
    Found 1-bit register for signal <GEN_ASYNC_WRITE.ip_wvalid_d2>.
    Found 32-bit register for signal <GEN_ASYNC_WRITE.wdata_d1>.
    Found 32-bit register for signal <axi2ip_wrdata_i>.
    Found 1-bit register for signal <GEN_ASYNC_WRITE.ip_data_cap>.
    Found 23-bit register for signal <axi2ip_wrce>.
    Found 32-bit register for signal <axi2ip_wrdata>.
    Found 1-bit register for signal <bvalid_i>.
    Found 1-bit register for signal <rst_wvalid_re>.
    Found 1-bit register for signal <arvalid_d1>.
    Found 1-bit register for signal <arready_i>.
    Found 1-bit register for signal <read_in_progress>.
    Found 32-bit register for signal <GEN_ASYNC_READ.araddr_d1>.
    Found 32-bit register for signal <GEN_ASYNC_READ.araddr_d2>.
    Found 32-bit register for signal <GEN_ASYNC_READ.araddr_d3>.
    Found 32-bit register for signal <axi2ip_rdaddr_i>.
    Found 1-bit register for signal <GEN_ASYNC_READ.ip_arvalid_d1>.
    Found 1-bit register for signal <GEN_ASYNC_READ.ip_arvalid_d2>.
    Found 1-bit register for signal <GEN_ASYNC_READ.ip_arvalid_d3>.
    Found 23-bit register for signal <axi2ip_rdce>.
    Found 1-bit register for signal <rvalid>.
    Found 32-bit register for signal <GEN_ASYNC_READ.lite_rdata>.
    Found 32-bit register for signal <GEN_ASYNC_READ.lite_rdata_d1>.
    Found 32-bit register for signal <GEN_ASYNC_READ.lite_rdata_d2>.
    Found 1-bit register for signal <GEN_ASYNC_READ.arready_d1>.
    Found 1-bit register for signal <GEN_ASYNC_READ.arready_d2>.
    Found 1-bit register for signal <GEN_ASYNC_READ.arready_d3>.
    Found 1-bit register for signal <GEN_ASYNC_READ.arready_d4>.
    Found 1-bit register for signal <GEN_ASYNC_READ.arready_d5>.
    Found 1-bit register for signal <GEN_ASYNC_READ.arready_d6>.
    Found 32-bit register for signal <s_axi_lite_rdata>.
    Found 1-bit register for signal <s_axi_lite_rvalid_i>.
    Found 1-bit register for signal <rst_rvalid_re>.
    Found 1-bit register for signal <awvalid>.
    Summary:
	inferred 599 D-type flip-flop(s).
	inferred  46 Multiplexer(s).
Unit <axi_dma_lite_if> synthesized.

Synthesizing Unit <axi_dma_register>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_register.vhd".
        C_NUM_REGISTERS = 11
        C_INCLUDE_SG = 0
        C_SG_LENGTH_WIDTH = 23
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <axi2ip_wrce<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<9:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_error_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <updt_error_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <new_curdesc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <update_curdesc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dmacr_i<30>>.
    Found 1-bit register for signal <dmacr_i<29>>.
    Found 1-bit register for signal <dmacr_i<28>>.
    Found 1-bit register for signal <dmacr_i<27>>.
    Found 1-bit register for signal <dmacr_i<26>>.
    Found 1-bit register for signal <dmacr_i<25>>.
    Found 1-bit register for signal <dmacr_i<24>>.
    Found 1-bit register for signal <irqdelay_wren>.
    Found 1-bit register for signal <dmacr_i<23>>.
    Found 1-bit register for signal <dmacr_i<22>>.
    Found 1-bit register for signal <dmacr_i<21>>.
    Found 1-bit register for signal <dmacr_i<20>>.
    Found 1-bit register for signal <dmacr_i<19>>.
    Found 1-bit register for signal <dmacr_i<18>>.
    Found 1-bit register for signal <dmacr_i<17>>.
    Found 1-bit register for signal <dmacr_i<16>>.
    Found 1-bit register for signal <irqthresh_wren>.
    Found 1-bit register for signal <dmacr_i<15>>.
    Found 1-bit register for signal <dmacr_i<14>>.
    Found 1-bit register for signal <dmacr_i<13>>.
    Found 1-bit register for signal <dmacr_i<12>>.
    Found 1-bit register for signal <dmacr_i<11>>.
    Found 1-bit register for signal <dmacr_i<10>>.
    Found 1-bit register for signal <dmacr_i<9>>.
    Found 1-bit register for signal <dmacr_i<8>>.
    Found 1-bit register for signal <dmacr_i<7>>.
    Found 1-bit register for signal <dmacr_i<6>>.
    Found 1-bit register for signal <dmacr_i<5>>.
    Found 1-bit register for signal <dmacr_i<4>>.
    Found 1-bit register for signal <dmacr_i<3>>.
    Found 1-bit register for signal <dmacr_i<2>>.
    Found 1-bit register for signal <dmacr_i<0>>.
    Found 1-bit register for signal <halted>.
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <dma_interr>.
    Found 1-bit register for signal <dma_slverr>.
    Found 1-bit register for signal <dma_decerr>.
    Found 1-bit register for signal <sg_interr>.
    Found 1-bit register for signal <sg_slverr>.
    Found 1-bit register for signal <sg_decerr>.
    Found 1-bit register for signal <ioc_irq>.
    Found 1-bit register for signal <dly_irq>.
    Found 1-bit register for signal <error_d1>.
    Found 1-bit register for signal <err_irq>.
    Found 1-bit register for signal <introut>.
    Found 32-bit register for signal <buffer_address_i>.
    Found 23-bit register for signal <buffer_length_i>.
    Found 1-bit register for signal <buffer_length_wren>.
    Found 1-bit register for signal <dmacr_i<31>>.
    Found 8-bit comparator not equal for signal <n0032> created at line 345
    Found 8-bit comparator not equal for signal <n0070> created at line 397
    Summary:
	inferred 102 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <axi_dma_register> synthesized.

Synthesizing Unit <axi_dma_mm2s_mngr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_PRMY_CMDFIFO_DEPTH = 1
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_LENGTH_WIDTH = 23
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = 32
        C_INCLUDE_MM2S = 0
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <mm2s_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_length> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_sts_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <soft_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_run_stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_halted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ftch_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_updt_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ftch_err_early> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_ftch_stale_desc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_tailpntr_enble> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_halt_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_length_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_mm2s_updtptr_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_mm2s_updtsts_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_mm2s_cmd_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_sts_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <updt_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_cntrl_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_dma_mm2s_mngr> synthesized.

Synthesizing Unit <axi_dma_s2mm_mngr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_PRMY_CMDFIFO_DEPTH = 1
        C_DM_STATUS_WIDTH = 32
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_USE_STSAPP_LENGTH = 1
        C_SG_LENGTH_WIDTH = 23
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_S_AXIS_S2MM_STS_TDATA_WIDTH = 32
        C_INCLUDE_S2MM = 1
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_updtptr_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_updtsts_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 682: Output port <s2mm_tag> of the instance <GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 682: Output port <s2mm_packet_eof> of the instance <GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s2mm_stop>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axi_dma_s2mm_mngr> synthesized.

Synthesizing Unit <axi_dma_smple_sm>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_smple_sm.vhd".
        C_M_AXI_ADDR_WIDTH = 32
        C_SG_LENGTH_WIDTH = 23
    Found 1-bit register for signal <sts_received_clr>.
    Found 1-bit register for signal <cmnd_wr_i>.
    Found 72-bit register for signal <cmnd_data>.
    Found 1-bit register for signal <cmnds_queued>.
    Found 2-bit register for signal <smpl_cs>.
    Found finite state machine <FSM_0> for signal <smpl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | m_axi_sg_aclk (rising_edge)                    |
    | Reset              | m_axi_sg_aresetn_INV_95_o (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_dma_smple_sm> synthesized.

Synthesizing Unit <axi_dma_s2mm_cmdsts_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_cmdsts_if.vhd".
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_DM_STATUS_WIDTH = 32
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_SG_USE_STSAPP_LENGTH = 1
        C_SG_LENGTH_WIDTH = 23
WARNING:Xst:647 - Input <m_axis_s2mm_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <s_axis_s2mm_cmd_tdata>.
    Found 1-bit register for signal <s2mm_cmnd_pending>.
    Found 1-bit register for signal <sts_tready>.
    Found 23-bit register for signal <s2mm_brcvd>.
    Found 1-bit register for signal <s2mm_done>.
    Found 1-bit register for signal <s2mm_slverr_i>.
    Found 1-bit register for signal <s2mm_decerr_i>.
    Found 1-bit register for signal <s2mm_interr_i>.
    Found 4-bit register for signal <s2mm_tag>.
    Found 1-bit register for signal <s2mm_packet_eof_i>.
    Found 1-bit register for signal <smpl_dma_overflow>.
    Found 1-bit register for signal <sts_received_i>.
    Found 1-bit register for signal <s2mm_error>.
    Found 1-bit register for signal <s_axis_s2mm_cmd_tvalid>.
    Summary:
	inferred 110 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <axi_dma_s2mm_cmdsts_if> synthesized.

Synthesizing Unit <axi_dma_s2mm_sts_mngr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_s2mm_sts_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 1
    Found 1-bit register for signal <s2mm_halt_cmpt_d2>.
    Found 1-bit register for signal <s2mm_halted_set>.
    Found 1-bit register for signal <s2mm_halted_clr>.
    Found 1-bit register for signal <all_is_idle_d1>.
    Found 1-bit register for signal <s2mm_halt_cmpt_d1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_dma_s2mm_sts_mngr> synthesized.

Synthesizing Unit <axi_dma_sofeof_gen>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/hdl/vhdl/axi_dma_sofeof_gen.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 1
    Found 1-bit register for signal <p_last>.
    Found 1-bit register for signal <p_ready>.
    Found 1-bit register for signal <p_valid_d1>.
    Found 1-bit register for signal <p_last_d1>.
    Found 1-bit register for signal <p_last_re>.
    Found 1-bit register for signal <p_sof>.
    Found 1-bit register for signal <s_sof_d1>.
    Found 1-bit register for signal <s_sof_d2>.
    Found 1-bit register for signal <s_sof_d3>.
    Found 1-bit register for signal <p_eof>.
    Found 1-bit register for signal <s_eof_d1>.
    Found 1-bit register for signal <s_eof_d2>.
    Found 1-bit register for signal <s_eof_re>.
    Found 1-bit register for signal <p_eof_d1>.
    Found 1-bit register for signal <p_eof_d2>.
    Found 1-bit register for signal <p_eof_d3>.
    Found 1-bit register for signal <p_valid>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <axi_dma_sofeof_gen> synthesized.

Synthesizing Unit <axi_datamover>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd".
        C_INCLUDE_MM2S = 0
        C_M_AXI_MM2S_ARID = 0
        C_M_AXI_MM2S_ID_WIDTH = 4
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 32
        C_M_AXIS_MM2S_TDATA_WIDTH = 32
        C_INCLUDE_MM2S_STSFIFO = 1
        C_MM2S_STSCMD_FIFO_DEPTH = 1
        C_MM2S_STSCMD_IS_ASYNC = 1
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 23
        C_MM2S_ADDR_PIPE_DEPTH = 4
        C_MM2S_INCLUDE_SF = 1
        C_INCLUDE_S2MM = 1
        C_M_AXI_S2MM_AWID = 1
        C_M_AXI_S2MM_ID_WIDTH = 4
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 64
        C_S_AXIS_S2MM_TDATA_WIDTH = 64
        C_INCLUDE_S2MM_STSFIFO = 1
        C_S2MM_STSCMD_FIFO_DEPTH = 1
        C_S2MM_STSCMD_IS_ASYNC = 1
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 256
        C_S2MM_BTT_USED = 23
        C_S2MM_SUPPORT_INDET_BTT = 1
        C_S2MM_ADDR_PIPE_DEPTH = 4
        C_S2MM_INCLUDE_SF = 1
        C_FAMILY = "virtex7"
    Summary:
	no macro.
Unit <axi_datamover> synthesized.

Synthesizing Unit <axi_datamover_mm2s_omit_wrap>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd".
        C_INCLUDE_MM2S = 0
        C_MM2S_ARID = 0
        C_MM2S_ID_WIDTH = 4
        C_MM2S_ADDR_WIDTH = 32
        C_MM2S_MDATA_WIDTH = 32
        C_MM2S_SDATA_WIDTH = 32
        C_INCLUDE_MM2S_STSFIFO = 1
        C_MM2S_STSCMD_FIFO_DEPTH = 16
        C_MM2S_STSCMD_IS_ASYNC = 1
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 23
        C_MM2S_ADDR_PIPE_DEPTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <mm2s_cmd_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_rdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_rresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dbg_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_cmdsts_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_cmdsts_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_cmd_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_sts_wready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_allow_addr_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_arready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_rlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_rvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_strm_wready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_mm2s_omit_wrap> synthesized.

Synthesizing Unit <axi_datamover_s2mm_full_wrap>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd".
        C_INCLUDE_S2MM = 1
        C_S2MM_AWID = 1
        C_S2MM_ID_WIDTH = 4
        C_S2MM_ADDR_WIDTH = 32
        C_S2MM_MDATA_WIDTH = 64
        C_S2MM_SDATA_WIDTH = 64
        C_INCLUDE_S2MM_STSFIFO = 1
        C_S2MM_STSCMD_FIFO_DEPTH = 16
        C_S2MM_STSCMD_IS_ASYNC = 1
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 256
        C_S2MM_BTT_USED = 23
        C_S2MM_SUPPORT_INDET_BTT = 1
        C_S2MM_ADDR_PIPE_DEPTH = 4
        C_TAG_WIDTH = 4
        C_INCLUDE_S2MM_GP_SF = 1
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <s2mm_cmd_wdata<71:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_dbg_sel<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" line 1721: Output port <dre2all_halted> of the instance <GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" line 2126: Output port <data2all_dcntlr_halted> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_s2mm_full_wrap> synthesized.

Synthesizing Unit <axi_datamover_reset>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd".
        C_STSCMD_IS_ASYNC = 1
    Register <sig_stream_rst_reg_n> equivalent to <sig_cmd_stat_rst_user_reg_n> has been removed
    Register <sig_mmap_rst_reg_n> equivalent to <sig_cmd_stat_rst_user_reg_n> has been removed
    Register <sig_cmd_stat_rst_int_reg_n> equivalent to <sig_cmd_stat_rst_user_reg_n> has been removed
    Register <GEN_ASYNC_CMDSTAT_RESET.sig_sec_reset_in_reg_n> equivalent to <sig_secondary_aresetn_reg> has been removed
    Found 1-bit register for signal <GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2>.
    Found 1-bit register for signal <sig_sec_neg_edge_plus_delay>.
    Found 1-bit register for signal <GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_reset_reg>.
    Found 1-bit register for signal <GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_reset_reg2>.
    Found 1-bit register for signal <sig_secondary_aresetn_reg>.
    Found 1-bit register for signal <GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_rst_syncro1>.
    Found 1-bit register for signal <GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_rst_syncro2>.
    Found 1-bit register for signal <sig_prim2sec_rst_reg1_n>.
    Found 1-bit register for signal <sig_prim2sec_rst_reg2_n>.
    Found 1-bit register for signal <sig_cmd_stat_rst_user_reg_n>.
    Found 1-bit register for signal <sig_s_h_halt_reg>.
    Found 1-bit register for signal <sig_halt_cmplt>.
    Found 1-bit register for signal <GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <axi_datamover_reset> synthesized.

Synthesizing Unit <axi_datamover_cmd_status>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_INCLUDE_STSFIFO = 1
        C_STSCMD_FIFO_DEPTH = 16
        C_STSCMD_IS_ASYNC = 1
        C_CMD_WIDTH = 68
        C_STS_WIDTH = 32
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 349: Output port <fifo_wr_full> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 349: Output port <fifo_rd_empty> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 422: Output port <fifo_wr_full> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 422: Output port <fifo_rd_empty> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_cmd_status> synthesized.

Synthesizing Unit <axi_datamover_fifo_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 68
        C_DEPTH = 16
        C_IS_ASYNC = 1
        C_PRIM_TYPE = 1
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Wr_count> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Rd_count> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Corr_Rd_count> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Corr_Rd_count_minus1> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Empty> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Almost_full> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Almost_empty> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Rd_ack> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_1> synthesized.

Synthesizing Unit <axi_datamover_afifo_autord_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd".
        C_DWIDTH = 68
        C_DEPTH = 16
        C_CNT_WIDTH = 4
        C_USE_BLKMEM = 1
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" line 219: Output port <Rd_err> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" line 219: Output port <Wr_ack> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" line 219: Output port <Wr_err> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <hold_ff_q>.
    Found 31-bit adder for signal <rd_count_int[30]_GND_30_o_add_7_OUT> created at line 360.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <axi_datamover_afifo_autord_1> synthesized.

Synthesizing Unit <async_fifo_fg_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd".
        C_ALLOW_2N_DEPTH = 1
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 68
        C_ENABLE_RLOCS = 0
        C_FIFO_DEPTH = 16
        C_HAS_ALMOST_EMPTY = 1
        C_HAS_ALMOST_FULL = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_COUNT = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_COUNT = 1
        C_HAS_WR_ERR = 0
        C_RD_ACK_LOW = 0
        C_RD_COUNT_WIDTH = 4
        C_RD_ERR_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_USE_BLOCKMEM = 1
        C_WR_ACK_LOW = 0
        C_WR_COUNT_WIDTH = 4
        C_WR_ERR_LOW = 0
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_BID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_BRESP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_BUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWADDR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWLEN> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWSIZE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWBURST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWLOCK> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWCACHE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWPROT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWQOS> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWREGION> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WSTRB> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RRESP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARADDR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARLEN> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARSIZE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARBURST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARLOCK> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARCACHE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARPROT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARQOS> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARREGION> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TSTRB> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TKEEP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TDEST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_AWREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_WREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_BVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_BREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_ARREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_RREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXIS_TREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <async_fifo_fg_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 32
        C_DEPTH = 16
        C_IS_ASYNC = 1
        C_PRIM_TYPE = 1
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Wr_count> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Rd_count> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Corr_Rd_count> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Corr_Rd_count_minus1> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Empty> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Almost_full> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Almost_empty> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 728: Output port <AFIFO_Rd_ack> of the instance <USE_ASYNC_FIFO.I_ASYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_2> synthesized.

Synthesizing Unit <axi_datamover_afifo_autord_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd".
        C_DWIDTH = 32
        C_DEPTH = 16
        C_CNT_WIDTH = 4
        C_USE_BLKMEM = 1
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" line 219: Output port <Rd_err> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" line 219: Output port <Wr_ack> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" line 219: Output port <Wr_err> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <hold_ff_q>.
    Found 31-bit adder for signal <rd_count_int[30]_GND_586_o_add_7_OUT> created at line 360.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <axi_datamover_afifo_autord_2> synthesized.

Synthesizing Unit <async_fifo_fg_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd".
        C_ALLOW_2N_DEPTH = 1
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 32
        C_ENABLE_RLOCS = 0
        C_FIFO_DEPTH = 16
        C_HAS_ALMOST_EMPTY = 1
        C_HAS_ALMOST_FULL = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_COUNT = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_COUNT = 1
        C_HAS_WR_ERR = 0
        C_RD_ACK_LOW = 0
        C_RD_COUNT_WIDTH = 4
        C_RD_ERR_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_USE_BLOCKMEM = 1
        C_WR_ACK_LOW = 0
        C_WR_COUNT_WIDTH = 4
        C_WR_ERR_LOW = 0
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_BID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_BRESP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_BUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWADDR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWLEN> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWSIZE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWBURST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWLOCK> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWCACHE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWPROT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWQOS> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWREGION> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WSTRB> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RRESP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARADDR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARLEN> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARSIZE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARBURST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARLOCK> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARCACHE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARPROT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARQOS> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARREGION> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TSTRB> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TKEEP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TDEST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_AWREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_WREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_BVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_AWVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_WVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_BREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_ARREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXI_RVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_ARVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXI_RREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <S_AXIS_TREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <M_AXIS_TLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AW_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_W_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_B_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_AR_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXI_R_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1373: Output port <AXIS_PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <async_fifo_fg_2> synthesized.

Synthesizing Unit <axi_datamover_wr_status_cntl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd".
        C_ENABLE_INDET_BTT = 1
        C_SF_BYTES_RCVD_WIDTH = 23
        C_STS_FIFO_DEPTH = 6
        C_STS_WIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <calc2wsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2wsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data2wsc_last_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 647: Output port <fifo_wr_full> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 647: Output port <fifo_rd_empty> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 1100: Output port <fifo_wr_full> of the instance <GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 1100: Output port <fifo_rd_empty> of the instance <GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_data_last_err_reg', unconnected in block 'axi_datamover_wr_status_cntl', is tied to its initial value (0).
    Found 4-bit register for signal <sig_wdc_statcnt>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 23-bit register for signal <GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd>.
    Found 1-bit register for signal <GEN_ENABLE_INDET_BTT.sig_coelsc_eop>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_coelsc_reg_empty>.
    Found 4-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 1-bit register for signal <sig_wdc_status_going_full>.
    Found 4-bit adder for signal <sig_wdc_statcnt[3]_GND_1140_o_add_10_OUT> created at line 759.
    Found 4-bit adder for signal <sig_addr_posted_cntr[3]_GND_1140_o_add_30_OUT> created at line 1334.
    Found 4-bit subtractor for signal <GND_1140_o_GND_1140_o_sub_12_OUT<3:0>> created at line 765.
    Found 4-bit subtractor for signal <GND_1140_o_GND_1140_o_sub_32_OUT<3:0>> created at line 1340.
    Found 4-bit comparator lessequal for signal <n0030> created at line 707
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_datamover_wr_status_cntl> synthesized.

Synthesizing Unit <axi_datamover_fifo_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_3> synthesized.

Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_1> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_FAMILY = "virtex7"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 4-bit comparator lessequal for signal <n0016> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 4
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_1> synthesized.

Synthesizing Unit <dynshreg_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 6
        C_DWIDTH = 2
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 30
        C_DEPTH = 6
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_4> synthesized.

Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 30
        C_DEPTH = 6
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 30
        C_DEPTH = 6
        C_FAMILY = "virtex7"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 4-bit comparator lessequal for signal <n0016> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.

Synthesizing Unit <dynshreg_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 6
        C_DWIDTH = 30
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_2> synthesized.

Synthesizing Unit <axi_datamover_ibttcc>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd".
        C_SF_XFER_BYTES_WIDTH = 12
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 3
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 64
        C_MAX_BURST_LEN = 256
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 23
        C_NATIVE_XFER_WIDTH = 64
        C_STRT_SF_OFFSET_WIDTH = 1
WARNING:Xst:647 - Input <cmd2mstr_command<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_input_addr_reg>.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 3-bit register for signal <sig_psm_state>.
    Found 1-bit register for signal <sig_psm_halt>.
    Found 1-bit register for signal <sig_psm_pop_input_cmd>.
    Found 1-bit register for signal <sig_psm_ld_calc1>.
    Found 1-bit register for signal <sig_psm_ld_realigner_reg>.
    Found 1-bit register for signal <sig_psm_ld_chcmd_reg>.
    Found 1-bit register for signal <sig_first_realigner_cmd>.
    Found 23-bit register for signal <sig_btt_cntr>.
    Found 1-bit register for signal <sig_skip_align2mbaa_s_h>.
    Found 4-bit register for signal <sig_realign_tag_reg>.
    Found 1-bit register for signal <sig_realign_src_align_reg>.
    Found 1-bit register for signal <sig_realign_dest_align_reg>.
    Found 23-bit register for signal <sig_realign_btt_reg>.
    Found 1-bit register for signal <sig_realign_drr_reg>.
    Found 1-bit register for signal <sig_realign_eof_reg>.
    Found 1-bit register for signal <sig_realign_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_realign_calc_err_reg>.
    Found 1-bit register for signal <sig_realign_strt_offset_reg>.
    Found 1-bit register for signal <sig_realign_reg_empty>.
    Found 1-bit register for signal <sig_realign_reg_full>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 4-bit register for signal <sig_child_tag_reg>.
    Found 32-bit register for signal <sig_child_addr_reg>.
    Found 1-bit register for signal <sig_child_burst_type_reg>.
    Found 1-bit register for signal <sig_needed_2_realign_cmds>.
    Found 1-bit register for signal <sig_child_error_reg>.
    Found 1-bit register for signal <sig_child_cmd_reg_full>.
    Found 4-bit register for signal <sig_child_qual_tag_reg>.
    Found 1-bit register for signal <sig_child_qual_burst_type>.
    Found 1-bit register for signal <sig_child_qual_error_reg>.
    Found 1-bit register for signal <sig_child_qual_first_of_2>.
    Found 3-bit register for signal <sig_csm_state>.
    Found 1-bit register for signal <sig_csm_ld_xfer>.
    Found 1-bit register for signal <sig_csm_pop_sf_fifo>.
    Found 1-bit register for signal <sig_csm_pop_child_cmd>.
    Found 1-bit register for signal <sig_child_addr_lsh_rollover_reg>.
    Found 16-bit register for signal <sig_child_addr_cntr_lsh>.
    Found 16-bit register for signal <sig_child_addr_cntr_msh>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 1-bit register for signal <sig_mmap_reset_reg>.
    Found finite state machine <FSM_1> for signal <sig_psm_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | p_init                                         |
    | Power Up State     | p_init                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <sig_csm_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | ch_init                                        |
    | Power Up State     | ch_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr> created at line 1967.
    Found 16-bit adder for signal <sig_predict_child_addr_lsh> created at line 1999.
    Found 16-bit adder for signal <sig_child_addr_cntr_msh[15]_GND_1156_o_add_99_OUT> created at line 2120.
    Found 23-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_45_OUT<22:0>> created at line 1281.
    Found 16-bit subtractor for signal <GND_1156_o_GND_1156_o_sub_53_OUT<15:0>> created at line 1329.
    Found 16-bit subtractor for signal <sig_byte_change_minus1> created at line 725.
    Found 16-bit comparator greater for signal <GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o> created at line 1347
    Found 16-bit comparator equal for signal <GND_1156_o_sig_bytes_to_mbaa[15]_equal_58_o> created at line 1356
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <axi_datamover_ibttcc> synthesized.

Synthesizing Unit <axi_datamover_skid_buf_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd".
        C_WDATA_WIDTH = 64
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 64-bit register for signal <sig_data_skid_reg>.
    Found 8-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 64-bit register for signal <sig_data_reg_out>.
    Found 8-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 8-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 162 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid_buf_1> synthesized.

Synthesizing Unit <axi_datamover_s2mm_realign>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd".
        C_ENABLE_INDET_BTT = 1
        C_INCLUDE_DRE = 0
        C_DRE_CNTL_FIFO_DEPTH = 4
        C_DRE_ALIGN_WIDTH = 1
        C_SUPPORT_SCATTER = 1
        C_BTT_USED = 23
        C_STREAM_DWIDTH = 64
        C_TAG_WIDTH = 4
        C_STRT_SF_OFFSET_WIDTH = 1
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 580: Output port <fifo_wr_full> of the instance <I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 580: Output port <fifo_rd_empty> of the instance <I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 1291: Output port <scatter2drc_src_align> of the instance <GEN_INCLUDE_SCATTER.I_S2MM_SCATTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 1291: Output port <scatter2drc_flush> of the instance <GEN_INCLUDE_SCATTER.I_S2MM_SCATTER> is unconnected or connected to loadless signal.
    Register <sig_sm_ld_scatter_cmd> equivalent to <sig_sm_ld_dre_cmd> has been removed
    Found 1-bit register for signal <sig_sm_ld_dre_cmd>.
    Found 1-bit register for signal <sig_sm_pop_cmd_fifo>.
    Found 1-bit register for signal <sig_output_strt_offset_reg>.
    Found 1-bit register for signal <GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause>.
    Found 1-bit register for signal <sig_need_cmd_flush>.
    Found 3-bit register for signal <sig_cmdcntl_sm_state>.
    Found finite state machine <FSM_3> for signal <sig_cmdcntl_sm_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | mmap_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_datamover_s2mm_realign> synthesized.

Synthesizing Unit <axi_datamover_fifo_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 34
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_5> synthesized.

Synthesizing Unit <srl_fifo_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 34
        C_DEPTH = 4
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_3> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 34
        C_DEPTH = 4
        C_FAMILY = "virtex7"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_3> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_2> synthesized.

Synthesizing Unit <dynshreg_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 34
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_3> synthesized.

Synthesizing Unit <axi_datamover_s2mm_scatter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd".
        C_ENABLE_INDET_BTT = 1
        C_DRE_ALIGN_WIDTH = 1
        C_BTT_USED = 23
        C_STREAM_DWIDTH = 64
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 574: Output port <m_strb_error> of the instance <I_MSSAI_SKID_BUF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 1138: Output port <fifo_wr_full> of the instance <I_TSTRB_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 1138: Output port <fifo_rd_tvalid> of the instance <I_TSTRB_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_err_underflow_reg', unconnected in block 'axi_datamover_s2mm_scatter', is tied to its initial value (0).
    Found 1-bit register for signal <sig_cmd_empty>.
    Found 3-bit register for signal <sig_curr_strt_offset>.
    Found 3-bit register for signal <sig_next_strt_offset>.
    Found 3-bit register for signal <sig_fifo_mssai>.
    Found 23-bit register for signal <sig_max_first_increment>.
    Found 23-bit register for signal <sig_btt_cntr>.
    Found 1-bit register for signal <sig_btt_eq_0>.
    Found 1-bit register for signal <sig_eop_halt_xfer>.
    Found 1-bit register for signal <ld_btt_cntr_reg1>.
    Found 1-bit register for signal <ld_btt_cntr_reg2>.
    Found 1-bit register for signal <ld_btt_cntr_reg3>.
    Found 1-bit register for signal <sig_eop_sent_reg>.
    Found 1-bit register for signal <sig_curr_eof_reg>.
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_absorb2tlast>.
    Found 1-bit register for signal <sig_cmd_full>.
    Found 3-bit adder for signal <sig_next_strt_offset[2]_sig_btt_offset_slice[2]_add_7_OUT> created at line 727.
    Found 3-bit subtractor for signal <GND_1166_o_GND_1166_o_sub_12_OUT<2:0>> created at line 760.
    Found 4-bit subtractor for signal <GND_1166_o_GND_1166_o_sub_20_OUT<3:0>> created at line 858.
    Found 23-bit subtractor for signal <GND_1166_o_GND_1166_o_sub_26_OUT<22:0>> created at line 896.
    Found 23-bit comparator lessequal for signal <n0047> created at line 835
    Found 23-bit comparator lessequal for signal <n0060> created at line 905
    Found 3-bit comparator lessequal for signal <n0119> created at line 1530
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <axi_datamover_s2mm_scatter> synthesized.

Synthesizing Unit <axi_datamover_mssai_skid_buf>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd".
        C_WDATA_WIDTH = 64
        C_INDEX_WIDTH = 3
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup2>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup2>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup3>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup3>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup4>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup4>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_dup2>.
    Found 1-bit register for signal <sig_s_ready_dup3>.
    Found 1-bit register for signal <sig_s_ready_dup4>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 64-bit register for signal <sig_data_skid_reg>.
    Found 8-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 64-bit register for signal <sig_data_reg_out>.
    Found 8-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 8-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 3-bit register for signal <sig_mssa_index_reg_out>.
    Found 1-bit register for signal <sig_strb_error_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 169 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_mssai_skid_buf> synthesized.

Synthesizing Unit <axi_datamover_ms_strb_set>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd".
        C_STRB_WIDTH = 8
        C_INDEX_WIDTH = 3
    Found 8-bit comparator lessequal for signal <n0005> created at line 988
    Summary:
	inferred   1 Comparator(s).
Unit <axi_datamover_ms_strb_set> synthesized.

Synthesizing Unit <axi_datamover_strb_gen2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd".
        C_OP_MODE = 0
        C_STRB_WIDTH = 8
        C_OFFSET_WIDTH = 3
        C_NUM_BYTES_WIDTH = 4
WARNING:Xst:647 - Input <end_addr_offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <GEN_OFF_LEN_CASE.lsig_end_addr_us> created at line 2523.
    Found 4-bit subtractor for signal <GEN_OFF_LEN_CASE.lsig_incr_offset_bytes_us> created at line 2504.
    Found 31-bit comparator lessequal for signal <n0009> created at line 2410
    Found 31-bit comparator lessequal for signal <n0012> created at line 2410
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <axi_datamover_strb_gen2> synthesized.

Synthesizing Unit <axi_datamover_fifo_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 14
        C_DEPTH = 16
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_6> synthesized.

Synthesizing Unit <srl_fifo_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 14
        C_DEPTH = 16
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_4> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 14
        C_DEPTH = 16
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit comparator lessequal for signal <n0017> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_4> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 5
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_3> synthesized.

Synthesizing Unit <dynshreg_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 16
        C_DWIDTH = 14
        C_FAMILY = "virtex6"
    Found 14-bit register for signal <INFERRED_GEN.data<1>>.
    Found 14-bit register for signal <INFERRED_GEN.data<2>>.
    Found 14-bit register for signal <INFERRED_GEN.data<3>>.
    Found 14-bit register for signal <INFERRED_GEN.data<4>>.
    Found 14-bit register for signal <INFERRED_GEN.data<5>>.
    Found 14-bit register for signal <INFERRED_GEN.data<6>>.
    Found 14-bit register for signal <INFERRED_GEN.data<7>>.
    Found 14-bit register for signal <INFERRED_GEN.data<8>>.
    Found 14-bit register for signal <INFERRED_GEN.data<9>>.
    Found 14-bit register for signal <INFERRED_GEN.data<10>>.
    Found 14-bit register for signal <INFERRED_GEN.data<11>>.
    Found 14-bit register for signal <INFERRED_GEN.data<12>>.
    Found 14-bit register for signal <INFERRED_GEN.data<13>>.
    Found 14-bit register for signal <INFERRED_GEN.data<14>>.
    Found 14-bit register for signal <INFERRED_GEN.data<15>>.
    Found 14-bit register for signal <INFERRED_GEN.data<0>>.
    Found 14-bit 16-to-1 multiplexer for signal <Dout> created at line 367.
    Summary:
	inferred 224 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dynshreg_f_4> synthesized.

Synthesizing Unit <axi_datamover_indet_btt>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd".
        C_SF_FIFO_DEPTH = 2048
        C_IBTT_XFER_BYTES_WIDTH = 12
        C_STRT_OFFSET_WIDTH = 1
        C_MAX_BURST_LEN = 256
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <dre2ibtt_strt_addr_offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Rd_count> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Rd_count_minus1> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Wr_count> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Empty> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Almost_full> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Almost_empty> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 739: Output port <SFIFO_Rd_ack> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Rd_count> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Rd_count_minus1> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Wr_count> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Almost_full> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Almost_empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1364: Output port <SFIFO_Rd_ack> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_dre2ibtt_eop_reg>.
    Found 1-bit register for signal <sig_clr_dbc_reg>.
    Found 8-bit register for signal <sig_burst_dbeat_cntr>.
    Found 12-bit register for signal <sig_byte_cntr>.
    Found 1-bit register for signal <sig_dre2ibtt_tlast_reg>.
    Found 8-bit adder for signal <sig_burst_dbeat_cntr[7]_GND_1299_o_add_5_OUT> created at line 613.
    Found 12-bit adder for signal <sig_byte_cntr[11]_sig_byte_cntr_incr_value[11]_add_10_OUT> created at line 670.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_indet_btt> synthesized.

Synthesizing Unit <axi_datamover_stbs_set>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd".
        C_STROBE_WIDTH = 8
    Found 256x4-bit Read Only RAM for signal <sig_stbs_asserted<3:0>>
    Summary:
	inferred   1 RAM(s).
Unit <axi_datamover_stbs_set> synthesized.

Synthesizing Unit <axi_datamover_sfifo_autord_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd".
        C_DWIDTH = 14
        C_DEPTH = 8
        C_DATA_CNT_WIDTH = 4
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 0
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Almost_full> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Wr_ack> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Rd_err> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Wr_err> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'raw_data_count_corr_minus1', unconnected in block 'axi_datamover_sfifo_autord_1', is tied to its initial value (0000).
    Found 1-bit register for signal <hold_ff_q>.
    Found 32-bit adder for signal <n0042> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_datamover_sfifo_autord_1> synthesized.

Synthesizing Unit <sync_fifo_fg_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "virtex7"
        C_DCOUNT_WIDTH = 4
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 0
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_READ_DATA_WIDTH = 14
        C_READ_DEPTH = 8
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_WRITE_DATA_WIDTH = 14
        C_WRITE_DEPTH = 8
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_1> synthesized.

Synthesizing Unit <axi_datamover_sfifo_autord_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd".
        C_DWIDTH = 74
        C_DEPTH = 2048
        C_DATA_CNT_WIDTH = 12
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 1
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Almost_full> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_ack> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Rd_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'raw_data_count_corr_minus1', unconnected in block 'axi_datamover_sfifo_autord_2', is tied to its initial value (000000000000).
    Found 1-bit register for signal <hold_ff_q>.
    Found 32-bit adder for signal <n0042> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_datamover_sfifo_autord_2> synthesized.

Synthesizing Unit <sync_fifo_fg_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "virtex7"
        C_DCOUNT_WIDTH = 12
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 1
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 1
        C_READ_DATA_WIDTH = 74
        C_READ_DEPTH = 2048
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 1
        C_PRELOAD_LATENCY = 0
        C_WRITE_DATA_WIDTH = 74
        C_WRITE_DEPTH = 2048
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_2> synthesized.

Synthesizing Unit <axi_datamover_skid_buf_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd".
        C_WDATA_WIDTH = 72
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 72-bit register for signal <sig_data_skid_reg>.
    Found 9-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 72-bit register for signal <sig_data_reg_out>.
    Found 9-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 9-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 181 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid_buf_2> synthesized.

Synthesizing Unit <axi_datamover_addr_cntl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 4
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 1
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" line 506: Output port <fifo_wr_full> of the instance <GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_addr_cntl> synthesized.

Synthesizing Unit <axi_datamover_fifo_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_7> synthesized.

Synthesizing Unit <srl_fifo_f_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_5> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_5> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_4> synthesized.

Synthesizing Unit <dynshreg_f_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 51
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_5> synthesized.

Synthesizing Unit <axi_datamover_wrdata_cntl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd".
        C_REALIGNER_INCLUDED = 1
        C_ENABLE_INDET_BTT = 1
        C_SF_BYTES_RCVD_WIDTH = 23
        C_SEL_ADDR_WIDTH = 3
        C_DATA_CNTL_FIFO_DEPTH = 4
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <realign2wdc_eop_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" line 1659: Output port <fifo_wr_full> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" line 1659: Output port <fifo_rd_empty> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_spcl_push_err2wsc', unconnected in block 'axi_datamover_wrdata_cntl', is tied to its initial value (0).
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_end_of_cmd_reg>.
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_eop_reg>.
    Found 23-bit register for signal <GEN_INDET_BTT.lsig_byte_cntr>.
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 1-bit register for signal <sig_push_err2wsc>.
    Found 1-bit register for signal <data2wsc_valid>.
    Found 4-bit register for signal <sig_data2wsc_tag>.
    Found 1-bit register for signal <sig_data2wsc_calc_err>.
    Found 1-bit register for signal <sig_data2wsc_last_err>.
    Found 1-bit register for signal <sig_data2wsc_cmd_cmplt>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 1-bit register for signal <sig_s2mm_ld_nxt_len>.
    Found 8-bit register for signal <sig_s2mm_wr_len>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 8-bit register for signal <sig_next_strt_strb_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 3-bit register for signal <sig_ls_addr_cntr[2]_sig_addr_incr_unsgnd[2]_add_41_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 1-bit register for signal <sig_single_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <data2addr_stop_req>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 1-bit register for signal <sig_wr_xfer_cmplt>.
    Found 23-bit adder for signal <GEN_INDET_BTT.lsig_byte_cntr[22]_GEN_INDET_BTT.lsig_byte_cntr_incr_value[22]_add_11_OUT> created at line 1305.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_2453_o_add_49_OUT> created at line 1930.
    Found 3-bit subtractor for signal <GND_2453_o_GND_2453_o_sub_51_OUT<2:0>> created at line 1936.
    Found 8-bit subtractor for signal <GND_2453_o_GND_2453_o_sub_60_OUT<7:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <axi_datamover_wrdata_cntl> synthesized.

Synthesizing Unit <axi_datamover_fifo_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 36
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_8> synthesized.

Synthesizing Unit <srl_fifo_f_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 36
        C_DEPTH = 4
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_6> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 36
        C_DEPTH = 4
        C_FAMILY = "virtex7"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_6> synthesized.

Synthesizing Unit <dynshreg_f_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 36
        C_FAMILY = "virtex7"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_6> synthesized.

Synthesizing Unit <axi_datamover_skid2mm_buf>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd".
        C_MDATA_WIDTH = 64
        C_SDATA_WIDTH = 64
        C_ADDR_LSB_WIDTH = 3
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 64-bit register for signal <sig_data_skid_reg>.
    Found 8-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 64-bit register for signal <sig_data_reg_out>.
    Found 8-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 151 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid2mm_buf> synthesized.

Synthesizing Unit <axi_datamover_wr_demux>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd".
        C_SEL_ADDR_WIDTH = 3
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
WARNING:Xst:647 - Input <debeat_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_wr_demux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x4-bit single-port Read Only RAM                   : 2
# Adders/Subtractors                                   : 25
 12-bit adder                                          : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 2
 23-bit adder                                          : 1
 23-bit subtractor                                     : 2
 3-bit adder                                           : 1
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 1
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 447
 1-bit register                                        : 348
 12-bit register                                       : 1
 14-bit register                                       : 16
 16-bit register                                       : 2
 2-bit register                                        : 1
 23-bit register                                       : 10
 3-bit register                                        : 7
 32-bit register                                       : 21
 4-bit register                                        : 11
 5-bit register                                        : 1
 6-bit register                                        : 1
 64-bit register                                       : 6
 72-bit register                                       : 4
 8-bit register                                        : 15
 9-bit register                                        : 3
# Comparators                                          : 19
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 2
 3-bit comparator lessequal                            : 4
 31-bit comparator lessequal                           : 4
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 168
 1-bit 2-to-1 multiplexer                              : 112
 12-bit 2-to-1 multiplexer                             : 1
 14-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 23-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 16
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 3
 72-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 22
 1-bit xor2                                            : 22

=========================================================================
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_1' of component
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_1' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'...
Generating implementation netlist for
'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_2' of component
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_2' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'...
Generating implementation netlist for
'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_3' of component
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_3' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'...
Generating implementation netlist for
'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_4' of component
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_4' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_4'...
Generating implementation netlist for
'system_axi_dma_0_wrapper_fifo_generator_v9_3_4'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_4'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_4'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_0_wrapper_fifo_generator_v9_3_4'.

End of process call...
WARNING:Xst:638 - in unit axi_dma_reset Conflict on KEEP property on signal prmry_reset_out_n and prmry_resetn prmry_resetn signal will be lost.
WARNING:Xst:638 - in unit axi_dma_reset Conflict on KEEP property on signal prmry_reset_out_n and dm_prmry_resetn dm_prmry_resetn signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc>.
Reading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc>.
Reading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc>.
Reading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc>.
Loading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_1> for timing and area information for instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
Loading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_2> for timing and area information for instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
Loading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_3> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
Loading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_4> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
WARNING:Xst:2404 -  FFs/Latches <cmnd_data<71:64>> (without init value) have a constant value of 0 in block <axi_dma_smple_sm>.

Synthesizing (advanced) Unit <axi_datamover_ibttcc>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into counter <sig_child_addr_cntr_msh>: 1 register on signal <sig_child_addr_cntr_msh>.
Unit <axi_datamover_ibttcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_indet_btt>.
The following registers are absorbed into accumulator <sig_byte_cntr>: 1 register on signal <sig_byte_cntr>.
The following registers are absorbed into counter <sig_burst_dbeat_cntr>: 1 register on signal <sig_burst_dbeat_cntr>.
Unit <axi_datamover_indet_btt> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_s2mm_scatter>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into accumulator <sig_next_strt_offset>: 1 register on signal <sig_next_strt_offset>.
Unit <axi_datamover_s2mm_scatter> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_stbs_set>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_stbs_asserted<3:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tstrb_in>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_stbs_asserted> |          |
    -----------------------------------------------------------------------
Unit <axi_datamover_stbs_set> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_wr_status_cntl>.
The following registers are absorbed into counter <sig_wdc_statcnt>: 1 register on signal <sig_wdc_statcnt>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_datamover_wr_status_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_wrdata_cntl>.
The following registers are absorbed into accumulator <GEN_INDET_BTT.lsig_byte_cntr>: 1 register on signal <GEN_INDET_BTT.lsig_byte_cntr>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_datamover_wrdata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f_4>.
	Found 16-bit dynamic shift register for signal <Dout<13>>.
	Found 16-bit dynamic shift register for signal <Dout<12>>.
	Found 16-bit dynamic shift register for signal <Dout<11>>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_4> synthesized (advanced).
WARNING:Xst:2677 - Node <awaddr_0> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_1> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_7> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_8> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_9> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_10> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_11> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_12> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_13> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_14> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_15> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_16> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_17> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_18> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_19> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_20> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_21> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_22> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_23> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_24> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_25> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_26> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_27> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_28> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_29> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_30> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <awaddr_31> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_0> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_1> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_7> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_8> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_9> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_10> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_11> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_12> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_13> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_14> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_15> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_16> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_17> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_18> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_19> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_20> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_21> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_22> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_23> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_24> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_25> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_26> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_27> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_28> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_29> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_30> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.wr_addr_31> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_0> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_1> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_7> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_8> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_9> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_10> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_11> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_12> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_13> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_14> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_15> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_16> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_17> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_18> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_19> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_20> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_21> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_22> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_23> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_24> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_25> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_26> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_27> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_28> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_29> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_30> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <GEN_ASYNC_WRITE.awaddr_d1_31> of sequential type is unconnected in block <axi_dma_lite_if>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_ibttcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x4-bit single-port distributed Read Only RAM       : 2
# Adders/Subtractors                                   : 15
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 23-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 3
# Counters                                             : 6
 16-bit up counter                                     : 1
 3-bit updown counter                                  : 1
 4-bit updown counter                                  : 2
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 5
 12-bit up loadable accumulator                        : 1
 23-bit down loadable accumulator                      : 2
 23-bit up loadable accumulator                        : 1
 3-bit up accumulator                                  : 1
# Registers                                            : 1992
 Flip-Flops                                            : 1992
# Shift Registers                                      : 14
 16-bit dynamic shift register                         : 14
# Comparators                                          : 19
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 2
 3-bit comparator lessequal                            : 4
 31-bit comparator lessequal                           : 4
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 183
 1-bit 2-to-1 multiplexer                              : 134
 16-bit 2-to-1 multiplexer                             : 2
 23-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 16
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 3
 72-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 22
 1-bit xor2                                            : 22

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <dmacr_i_10> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_15> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_11> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_7> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_9> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_8> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_6> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_5> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_4> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_3> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_sready_stop_reg> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_stop_request> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_0> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_1> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_2> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_3> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_4> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_5> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_6> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_7> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_mvalid_stop_reg> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_sstrb_stop_mask_0> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_1> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_2> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_3> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_4> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_5> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_6> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_7> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_8> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_stop_request> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sready_stop_reg> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_mvalid_stop_reg> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmnd_data_24> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_25> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_26> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_27> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_28> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_29> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bvalid_i> in Unit <axi_dma_lite_if> is equivalent to the following FF/Latch, which will be removed : <rst_wvalid_re> 
INFO:Xst:2261 - The FF/Latch <s_axi_lite_rvalid_i> in Unit <axi_dma_lite_if> is equivalent to the following FF/Latch, which will be removed : <rst_rvalid_re> 
INFO:Xst:2261 - The FF/Latch <cmnd_data_23> in Unit <axi_dma_smple_sm> is equivalent to the following 2 FFs/Latches, which will be removed : <cmnd_data_30> <cmnd_data_31> 
INFO:Xst:2261 - The FF/Latch <s2mm_cmnd_pending> in Unit <axi_dma_s2mm_cmdsts_if> is equivalent to the following FF/Latch, which will be removed : <s_axis_s2mm_cmd_tvalid> 
INFO:Xst:2261 - The FF/Latch <sig_data_skid_reg_68> in Unit <axi_datamover_skid_buf_2> is equivalent to the following 3 FFs/Latches, which will be removed : <sig_data_skid_reg_69> <sig_data_skid_reg_70> <sig_data_skid_reg_71> 
WARNING:Xst:1293 - FF/Latch <sg_decerr> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sg_interr> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sg_slverr> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dly_irq> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_data_skid_reg_68> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <axi_dma_0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN> of block <axi_dma_sofeof_gen> are unconnected in block <system_axi_dma_0_wrapper>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_1> on signal <sig_psm_state[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 p_init         | 000
 p_wait_for_cmd | 001
 p_ld_first_cmd | 010
 p_ld_child_cmd | 011
 p_ld_last_cmd  | 100
 p_error_trap   | 101
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_2> on signal <sig_csm_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ch_init            | 000
 wait_for_pcmd      | 001
 ch_wait_for_sf_cmd | 010
 ch_ld_child_cmd    | 011
 ch_chk_if_done     | 100
 ch_error_trap1     | 101
 ch_error_trap2     | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/FSM_3> on signal <sig_cmdcntl_sm_state[1:6]> with one-hot encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 init                  | 000001
 ld_dre_scatter_first  | 000010
 chk_pop_first         | 000100
 ld_dre_scatter_second | 010000
 chk_pop_second        | 100000
 error_trap            | 001000
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_0> on signal <smpl_cs[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00
 execute_xfer | 01
 wait_status  | 10
--------------------------
WARNING:Xst:1293 - FF/Latch <sig_max_first_increment_22> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_21> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_20> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_19> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_18> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_17> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_16> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_15> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_14> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_13> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_12> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_11> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_10> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_9> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_8> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_7> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_6> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_5> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_4> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_data_reg_out_68> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_69> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_70> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_71> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_strb_error_reg_out> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dynshreg_f_2> ...

Optimizing unit <dynshreg_f_3> ...

Optimizing unit <dynshreg_f_4> ...

Optimizing unit <dynshreg_f_5> ...

Optimizing unit <dynshreg_f_6> ...

Optimizing unit <system_axi_dma_0_wrapper> ...

Optimizing unit <axi_dma_reg_module> ...

Optimizing unit <axi_dma_lite_if> ...

Optimizing unit <axi_dma_register> ...

Optimizing unit <axi_datamover_s2mm_full_wrap> ...

Optimizing unit <axi_datamover_wr_status_cntl> ...

Optimizing unit <axi_datamover_fifo_3> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <axi_datamover_fifo_4> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <axi_datamover_skid_buf_1> ...

Optimizing unit <axi_datamover_reset> ...

Optimizing unit <axi_datamover_fifo_1> ...

Optimizing unit <axi_datamover_afifo_autord_1> ...

Optimizing unit <axi_datamover_fifo_2> ...

Optimizing unit <axi_datamover_afifo_autord_2> ...

Optimizing unit <axi_datamover_ibttcc> ...

Optimizing unit <axi_datamover_s2mm_realign> ...
INFO:Xst:2261 - The FF/Latch <sig_sm_ld_dre_cmd> in Unit <axi_datamover_s2mm_realign> is equivalent to the following FF/Latch, which will be removed : <sig_cmdcntl_sm_state_FSM_FFd4> 

Optimizing unit <axi_datamover_fifo_5> ...

Optimizing unit <srl_fifo_rbu_f_3> ...

Optimizing unit <axi_datamover_s2mm_scatter> ...

Optimizing unit <axi_datamover_mssai_skid_buf> ...

Optimizing unit <axi_datamover_fifo_6> ...

Optimizing unit <srl_fifo_rbu_f_4> ...

Optimizing unit <cntr_incr_decr_addn_f_3> ...

Optimizing unit <axi_datamover_strb_gen2> ...

Optimizing unit <axi_datamover_indet_btt> ...

Optimizing unit <axi_datamover_sfifo_autord_1> ...

Optimizing unit <axi_datamover_sfifo_autord_2> ...

Optimizing unit <axi_datamover_skid_buf_2> ...

Optimizing unit <axi_datamover_addr_cntl> ...

Optimizing unit <axi_datamover_fifo_7> ...

Optimizing unit <srl_fifo_rbu_f_5> ...

Optimizing unit <cntr_incr_decr_addn_f_4> ...

Optimizing unit <axi_datamover_wrdata_cntl> ...

Optimizing unit <axi_datamover_fifo_8> ...

Optimizing unit <srl_fifo_rbu_f_6> ...

Optimizing unit <axi_datamover_skid2mm_buf> ...

Optimizing unit <axi_dma_smple_sm> ...

Optimizing unit <axi_dma_s2mm_cmdsts_if> ...

Optimizing unit <axi_dma_s2mm_sts_mngr> ...

Optimizing unit <axi_dma_reset> ...

Optimizing unit <axi_dma_sofeof_gen> ...
WARNING:Xst:1710 - FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_67> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_66> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_65> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_64> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_29> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_28> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_27> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_26> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_25> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_24> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_31> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_30> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_24> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_23> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_13> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_12> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_10> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_31> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_30> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_24> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_23> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_13> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_12> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_10> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d3_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_13> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_12> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_10> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_6> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_5> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_4> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_31> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_30> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_24> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_23> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_13> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_12> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_10> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d2_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_10> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_6> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_5> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_4> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_31> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_30> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_24> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_23> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_13> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_12> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_10> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.araddr_d1_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_output_strt_offset_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_xfer_cmplt> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_6> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_5> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_4> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_71> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_70> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_69> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_68> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_packet_eof_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 9 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_stop_request> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_7> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_6> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_5> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_4> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_3> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_2>
   <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_1> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_0> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 10 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_reset_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg>
   <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_INDET_BTT_SKID_BUF/sig_reset_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_RST_MODULE/m_axi_sg_hrdresetn> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_RST_MODULE/hrd_resetn_i_d1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_31> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_30> <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_23> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/scndry_resetn> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/scndry_resetn_i> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_axi_dma_0_wrapper, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
FlipFlop axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_axi_dma_0_wrapper> :
	Found 6-bit shift register for signal <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d6>.
	Found 2-bit shift register for signal <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_prim2sec_rst_reg2_n>.
	Found 2-bit shift register for signal <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_reset_reg2>.
	Found 2-bit shift register for signal <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_rst_syncro2>.
	Found 2-bit shift register for signal <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_reset_out_n>.
	Found 2-bit shift register for signal <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/p_halt>.
	Found 2-bit shift register for signal <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_halt_cmplt>.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sft_rst_dly7> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <system_axi_dma_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1791
 Flip-Flops                                            : 1791
# Shift Registers                                      : 7
 2-bit shift register                                  : 6
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_axi_dma_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1966
#      GND                         : 8
#      INV                         : 39
#      LUT1                        : 51
#      LUT2                        : 265
#      LUT3                        : 474
#      LUT4                        : 208
#      LUT5                        : 142
#      LUT6                        : 296
#      MUXCY                       : 223
#      MUXCY_L                     : 22
#      MUXF7                       : 21
#      MUXF8                       : 6
#      VCC                         : 4
#      XORCY                       : 207
# FlipFlops/Latches                : 2072
#      FD                          : 113
#      FDC                         : 86
#      FDCE                        : 40
#      FDE                         : 263
#      FDP                         : 18
#      FDPE                        : 4
#      FDR                         : 358
#      FDRE                        : 1153
#      FDS                         : 30
#      FDSE                        : 7
# RAMS                             : 11
#      RAM32M                      : 2
#      RAM32X1D                    : 2
#      RAMB18E1                    : 2
#      RAMB36E1                    : 5
# Shift Registers                  : 174
#      SRLC16E                     : 174

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2072  out of  607200     0%  
 Number of Slice LUTs:                 1661  out of  303600     0%  
    Number used as Logic:              1475  out of  303600     0%  
    Number used as Memory:              186  out of  130800     0%  
       Number used as RAM:               12
       Number used as SRL:              174

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2661
   Number with an unused Flip Flop:     589  out of   2661    22%  
   Number with an unused LUT:          1000  out of   2661    37%  
   Number of fully used LUT-FF pairs:  1072  out of   2661    40%  
   Number of unique control sets:       110

IO Utilization: 
 Number of IOs:                         757
 Number of bonded IOBs:                   0  out of    700     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of   1030     0%  
    Number using Block RAM only:          6

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                  | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------+-------+
s_axi_lite_aclk                    | NONE(axi_dma_0/I_RST_MODULE/s_axi_lite_resetn)                                                         | 731   |
m_axi_s2mm_aclk                    | NONE(axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt_3)| 1527  |
-----------------------------------+--------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                                 | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                | NONE(axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)              | 8     |
axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.965ns (Maximum Frequency: 252.175MHz)
   Minimum input arrival time before clock: 1.333ns
   Maximum output required time after clock: 0.795ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_lite_aclk'
  Clock period: 2.446ns (frequency: 408.806MHz)
  Total number of paths / destination ports: 3347 / 1679
-------------------------------------------------------------------------
Delay:               2.446ns (Levels of Logic = 2)
  Source:            axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:       axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow (FF)
  Source Clock:      s_axi_lite_aclk rising
  Destination Clock: s_axi_lite_aclk rising

  Data Path: axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO15    1   1.800   0.603  ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (DOUTB<31>)
     end scope: 'axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<31>'
     end scope: 'axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM:DOUT<31>'
     LUT5:I0->O            1   0.043   0.000  axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow_glue_set (axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow_glue_set)
     FDR:D                    -0.000          axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow
    ----------------------------------------
    Total                      2.446ns (1.843ns logic, 0.603ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_s2mm_aclk'
  Clock period: 3.965ns (frequency: 252.175MHz)
  Total number of paths / destination ports: 204775 / 4168
-------------------------------------------------------------------------
Delay:               3.965ns (Levels of Logic = 31)
  Source:            axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_5 (FF)
  Destination:       axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_22 (FF)
  Source Clock:      m_axi_s2mm_aclk rising
  Destination Clock: m_axi_s2mm_aclk rising

  Data Path: axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_5 to axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.625  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_5 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_5)
     LUT6:I0->O           20   0.043   0.456  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_bytes_to_mbaa911 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_bytes_to_mbaa91)
     LUT2:I1->O            4   0.043   0.539  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_bytes_to_mbaa91 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa<6>)
     LUT4:I0->O            1   0.043   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mcompar_GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o_lut<3> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mcompar_GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o_lut<3>)
     MUXCY:S->O            1   0.238   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mcompar_GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o_cy<3> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mcompar_GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mcompar_GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o_cy<4> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mcompar_GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o_cy<4>)
     MUXCY:CI->O          17   0.013   0.440  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mcompar_GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o_cy<5> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mcompar_GND_1156_o_sig_bytes_to_mbaa[15]_LessThan_57_o_cy<5>)
     LUT6:I5->O            1   0.043   0.405  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_realigner_btt311_SW0 (N113)
     LUT5:I3->O            1   0.043   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_lut<0> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_lut<0>)
     MUXCY:S->O            1   0.238   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<0> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<1> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<2> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<3> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<4> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<5> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<6> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<7> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<8> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<9> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<10> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<11> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<12> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<13> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<14> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<15> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<16> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<17> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<18> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<19> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<20> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<20>)
     MUXCY:CI->O           0   0.014   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<21> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<21>)
     XORCY:CI->O           1   0.262   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_xor<22> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Result<22>)
     FDRE:D                   -0.000          axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_22
    ----------------------------------------
    Total                      3.965ns (1.499ns logic, 2.466ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_lite_aclk'
  Total number of paths / destination ports: 114 / 114
-------------------------------------------------------------------------
Offset:              0.842ns (Levels of Logic = 1)
  Source:            s_axi_lite_rready (PAD)
  Destination:       axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (FF)
  Destination Clock: s_axi_lite_aclk rising

  Data Path: s_axi_lite_rready to axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I1->O           32   0.043   0.469  axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Reset_OR_DriverANDClockEnable321 (axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.264          axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_0
    ----------------------------------------
    Total                      0.842ns (0.373ns logic, 0.469ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_s2mm_aclk'
  Total number of paths / destination ports: 300 / 293
-------------------------------------------------------------------------
Offset:              1.333ns (Levels of Logic = 6)
  Source:            m_axi_s2mm_bvalid (PAD)
  Destination:       axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Destination Clock: m_axi_s2mm_aclk rising

  Data Path: m_axi_s2mm_bvalid to axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I1->O            3   0.043   0.351  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo)
     MUXCY_L:CI->LO        1   0.013   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     MUXCY_L:CI->LO        1   0.013   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<2>)
     MUXCY_L:CI->LO        1   0.013   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<3>)
     XORCY:CI->O           2   0.262   0.527  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<3>)
     LUT4:I0->O            1   0.043   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<3>1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                    -0.000          axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      1.333ns (0.454ns logic, 0.878ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_lite_aclk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              0.236ns (Levels of Logic = 0)
  Source:            axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (FF)
  Destination:       s_axi_lite_rdata<31> (PAD)
  Source Clock:      s_axi_lite_aclk rising

  Data Path: axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 to s_axi_lite_rdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.236   0.000  axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31)
    ----------------------------------------
    Total                      0.236ns (0.236ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_s2mm_aclk'
  Total number of paths / destination ports: 125 / 123
-------------------------------------------------------------------------
Offset:              0.795ns (Levels of Logic = 1)
  Source:            axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n (FF)
  Destination:       m_axi_s2mm_bready (PAD)
  Source Clock:      m_axi_s2mm_aclk rising

  Data Path: axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n to m_axi_s2mm_bready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.236   0.516  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n)
     LUT3:I1->O            0   0.043   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/s2mm_bready1 (m_axi_s2mm_bready)
    ----------------------------------------
    Total                      0.795ns (0.279ns logic, 0.516ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock m_axi_s2mm_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_s2mm_aclk|    3.965|         |         |         |
s_axi_lite_aclk|    1.460|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_lite_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_s2mm_aclk|    1.637|         |         |         |
s_axi_lite_aclk|    2.446|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 463.00 secs
Total CPU time to Xst completion: 377.07 secs
 
--> 


Total memory usage is 580296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  508 (   0 filtered)
Number of infos    :  795 (   0 filtered)

