{"vcs1":{"timestamp_begin":1681600765.325045972, "rt":0.99, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1681600766.350559292, "rt":1.09, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681600767.611433713, "rt":1.05, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681600765.032371311}
{"VCS_COMP_START_TIME": 1681600765.032371311}
{"VCS_COMP_END_TIME": 1681600769.490511102}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222604}}
