INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/Lab1/Lab1.srcs/sources_1/imports/Lab1_files/Lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab1_TopDesign'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/Lab1/Lab1.srcs/sources_1/imports/Lab1_files/Lab1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench_Lab1'
