Classic Timing Analyzer report for PROJET_AFFICHEUR
Thu Sep 09 11:53:02 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'input'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.599 ns                        ; c                       ; counter:inst7|number[2] ; --         ; input    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.182 ns                         ; counter:inst7|number[0] ; output[6]               ; input      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.934 ns                         ; c                       ; counter:inst7|number[3] ; --         ; input    ; 0            ;
; Clock Setup: 'input'         ; N/A   ; None          ; 443.66 MHz ( period = 2.254 ns ) ; counter:inst7|number[0] ; counter:inst7|number[2] ; input      ; input    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                         ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; input           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'input'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 443.66 MHz ( period = 2.254 ns )               ; counter:inst7|number[0] ; counter:inst7|number[1] ; input      ; input    ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; 443.66 MHz ( period = 2.254 ns )               ; counter:inst7|number[0] ; counter:inst7|number[3] ; input      ; input    ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; 443.66 MHz ( period = 2.254 ns )               ; counter:inst7|number[0] ; counter:inst7|number[2] ; input      ; input    ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[1] ; counter:inst7|number[1] ; input      ; input    ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[1] ; counter:inst7|number[3] ; input      ; input    ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[1] ; counter:inst7|number[2] ; input      ; input    ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[2] ; counter:inst7|number[1] ; input      ; input    ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[2] ; counter:inst7|number[3] ; input      ; input    ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[2] ; counter:inst7|number[2] ; input      ; input    ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[3] ; counter:inst7|number[1] ; input      ; input    ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[3] ; counter:inst7|number[3] ; input      ; input    ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[3] ; counter:inst7|number[2] ; input      ; input    ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[0] ; counter:inst7|number[0] ; input      ; input    ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[1] ; counter:inst7|number[0] ; input      ; input    ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[3] ; counter:inst7|number[0] ; input      ; input    ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst7|number[2] ; counter:inst7|number[0] ; input      ; input    ; None                        ; None                      ; 0.990 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                      ; To Clock ;
+-------+--------------+------------+------+-------------------------+----------+
; N/A   ; None         ; -0.599 ns  ; c    ; counter:inst7|number[1] ; input    ;
; N/A   ; None         ; -0.599 ns  ; c    ; counter:inst7|number[3] ; input    ;
; N/A   ; None         ; -0.599 ns  ; c    ; counter:inst7|number[2] ; input    ;
; N/A   ; None         ; -1.443 ns  ; c    ; counter:inst7|number[0] ; input    ;
+-------+--------------+------------+------+-------------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+-------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To        ; From Clock ;
+-------+--------------+------------+-------------------------+-----------+------------+
; N/A   ; None         ; 9.182 ns   ; counter:inst7|number[0] ; output[6] ; input      ;
; N/A   ; None         ; 9.153 ns   ; counter:inst7|number[0] ; output[4] ; input      ;
; N/A   ; None         ; 9.022 ns   ; counter:inst7|number[0] ; output[5] ; input      ;
; N/A   ; None         ; 8.957 ns   ; counter:inst7|number[2] ; output[6] ; input      ;
; N/A   ; None         ; 8.951 ns   ; counter:inst7|number[0] ; output[3] ; input      ;
; N/A   ; None         ; 8.926 ns   ; counter:inst7|number[0] ; output[0] ; input      ;
; N/A   ; None         ; 8.919 ns   ; counter:inst7|number[0] ; output[1] ; input      ;
; N/A   ; None         ; 8.918 ns   ; counter:inst7|number[2] ; output[5] ; input      ;
; N/A   ; None         ; 8.906 ns   ; counter:inst7|number[2] ; output[4] ; input      ;
; N/A   ; None         ; 8.901 ns   ; counter:inst7|number[1] ; output[6] ; input      ;
; N/A   ; None         ; 8.900 ns   ; counter:inst7|number[0] ; output[2] ; input      ;
; N/A   ; None         ; 8.898 ns   ; counter:inst7|number[1] ; output[4] ; input      ;
; N/A   ; None         ; 8.864 ns   ; counter:inst7|number[3] ; output[6] ; input      ;
; N/A   ; None         ; 8.838 ns   ; counter:inst7|number[3] ; output[4] ; input      ;
; N/A   ; None         ; 8.825 ns   ; counter:inst7|number[3] ; output[5] ; input      ;
; N/A   ; None         ; 8.744 ns   ; counter:inst7|number[1] ; output[5] ; input      ;
; N/A   ; None         ; 8.732 ns   ; counter:inst7|number[2] ; output[3] ; input      ;
; N/A   ; None         ; 8.709 ns   ; counter:inst7|number[2] ; output[2] ; input      ;
; N/A   ; None         ; 8.702 ns   ; counter:inst7|number[1] ; output[3] ; input      ;
; N/A   ; None         ; 8.698 ns   ; counter:inst7|number[2] ; output[0] ; input      ;
; N/A   ; None         ; 8.686 ns   ; counter:inst7|number[2] ; output[1] ; input      ;
; N/A   ; None         ; 8.679 ns   ; counter:inst7|number[1] ; output[2] ; input      ;
; N/A   ; None         ; 8.669 ns   ; counter:inst7|number[1] ; output[0] ; input      ;
; N/A   ; None         ; 8.657 ns   ; counter:inst7|number[1] ; output[1] ; input      ;
; N/A   ; None         ; 8.638 ns   ; counter:inst7|number[3] ; output[3] ; input      ;
; N/A   ; None         ; 8.617 ns   ; counter:inst7|number[3] ; output[2] ; input      ;
; N/A   ; None         ; 8.606 ns   ; counter:inst7|number[3] ; output[0] ; input      ;
; N/A   ; None         ; 8.592 ns   ; counter:inst7|number[3] ; output[1] ; input      ;
+-------+--------------+------------+-------------------------+-----------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                      ; To Clock ;
+---------------+-------------+-----------+------+-------------------------+----------+
; N/A           ; None        ; 1.934 ns  ; c    ; counter:inst7|number[3] ; input    ;
; N/A           ; None        ; 1.673 ns  ; c    ; counter:inst7|number[0] ; input    ;
; N/A           ; None        ; 1.661 ns  ; c    ; counter:inst7|number[1] ; input    ;
; N/A           ; None        ; 1.661 ns  ; c    ; counter:inst7|number[2] ; input    ;
+---------------+-------------+-----------+------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 09 11:53:02 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PROJET_AFFICHEUR -c PROJET_AFFICHEUR --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "input" is an undefined clock
Info: Clock "input" has Internal fmax of 443.66 MHz between source register "counter:inst7|number[0]" and destination register "counter:inst7|number[1]" (period= 2.254 ns)
    Info: + Longest register to register delay is 2.040 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y3_N17; Fanout = 10; REG Node = 'counter:inst7|number[0]'
        Info: 2: + IC(0.328 ns) + CELL(0.398 ns) = 0.726 ns; Loc. = LCCOMB_X28_Y3_N0; Fanout = 2; COMB Node = 'counter:inst7|number[3]~3'
        Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 1.122 ns; Loc. = LCCOMB_X28_Y3_N10; Fanout = 3; COMB Node = 'counter:inst7|number[3]~9'
        Info: 4: + IC(0.259 ns) + CELL(0.659 ns) = 2.040 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7|number[1]'
        Info: Total cell delay = 1.207 ns ( 59.17 % )
        Info: Total interconnect delay = 0.833 ns ( 40.83 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "input" to destination register is 4.209 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'
            Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7|number[1]'
            Info: Total cell delay = 1.399 ns ( 33.24 % )
            Info: Total interconnect delay = 2.810 ns ( 66.76 % )
        Info: - Longest clock path from clock "input" to source register is 4.209 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'
            Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N17; Fanout = 10; REG Node = 'counter:inst7|number[0]'
            Info: Total cell delay = 1.399 ns ( 33.24 % )
            Info: Total interconnect delay = 2.810 ns ( 66.76 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "counter:inst7|number[1]" (data pin = "c", clock pin = "input") is -0.599 ns
    Info: + Longest pin to register delay is 3.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 8; PIN Node = 'c'
        Info: 2: + IC(1.320 ns) + CELL(0.419 ns) = 2.728 ns; Loc. = LCCOMB_X28_Y3_N10; Fanout = 3; COMB Node = 'counter:inst7|number[3]~9'
        Info: 3: + IC(0.259 ns) + CELL(0.659 ns) = 3.646 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7|number[1]'
        Info: Total cell delay = 2.067 ns ( 56.69 % )
        Info: Total interconnect delay = 1.579 ns ( 43.31 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "input" to destination register is 4.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'
        Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7|number[1]'
        Info: Total cell delay = 1.399 ns ( 33.24 % )
        Info: Total interconnect delay = 2.810 ns ( 66.76 % )
Info: tco from clock "input" to destination pin "output[6]" through register "counter:inst7|number[0]" is 9.182 ns
    Info: + Longest clock path from clock "input" to source register is 4.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'
        Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N17; Fanout = 10; REG Node = 'counter:inst7|number[0]'
        Info: Total cell delay = 1.399 ns ( 33.24 % )
        Info: Total interconnect delay = 2.810 ns ( 66.76 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y3_N17; Fanout = 10; REG Node = 'counter:inst7|number[0]'
        Info: 2: + IC(0.774 ns) + CELL(0.275 ns) = 1.049 ns; Loc. = LCCOMB_X28_Y3_N26; Fanout = 1; COMB Node = 'bcd_7segments:inst|Mux0~0'
        Info: 3: + IC(0.876 ns) + CELL(2.798 ns) = 4.723 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'output[6]'
        Info: Total cell delay = 3.073 ns ( 65.06 % )
        Info: Total interconnect delay = 1.650 ns ( 34.94 % )
Info: th for register "counter:inst7|number[3]" (data pin = "c", clock pin = "input") is 1.934 ns
    Info: + Longest clock path from clock "input" to destination register is 4.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'
        Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N9; Fanout = 10; REG Node = 'counter:inst7|number[3]'
        Info: Total cell delay = 1.399 ns ( 33.24 % )
        Info: Total interconnect delay = 2.810 ns ( 66.76 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 8; PIN Node = 'c'
        Info: 2: + IC(1.318 ns) + CELL(0.150 ns) = 2.457 ns; Loc. = LCCOMB_X28_Y3_N8; Fanout = 1; COMB Node = 'counter:inst7|number[3]~12'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.541 ns; Loc. = LCFF_X28_Y3_N9; Fanout = 10; REG Node = 'counter:inst7|number[3]'
        Info: Total cell delay = 1.223 ns ( 48.13 % )
        Info: Total interconnect delay = 1.318 ns ( 51.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Sep 09 11:53:03 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


