<stg><name>smm</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln12"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %all_zero, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %all_zero

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:8 %store_ln12 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln15 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:1 %icmp_ln15 = icmp_eq  i7 %j_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:2 %add_ln15 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln15 = br i1 %icmp_ln15, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:0 %zext_ln15 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:3 %all_zero_addr = getelementptr i32 %all_zero, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="all_zero_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:4 %temp = load i7 %all_zero_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.end:0 %ret_ln28 = ret

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:4 %temp = load i7 %all_zero_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:5 %icmp_ln18 = icmp_slt  i32 %temp, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:6 %br_ln18 = br i1 %icmp_ln18, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:0 %call_ln15 = call void @smm_Pipeline_VITIS_LOOP_15_1, i7 %j_1, i32 %w, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:0 %call_ln15 = call void @smm_Pipeline_VITIS_LOOP_15_1, i7 %j_1, i32 %w, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln12 = store i7 %add_ln15, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln15 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="all_zero" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="all_zero"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="w" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="j" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln12" fromId="46" toId="7">
</dataflow>
<dataflow id="49" from="empty_1" to="spectopmodule_ln12" fromId="48" toId="7">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="52" from="data" to="specinterface_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="54" from="empty" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="data" to="specbitsmap_ln0" fromId="41" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="78" from="all_zero" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="79" from="empty" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="97" from="all_zero" to="specbitsmap_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="12">
</dataflow>
<dataflow id="99" from="w" to="specinterface_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="100" from="empty" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="118" from="w" to="specbitsmap_ln0" fromId="43" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln12" fromId="119" toId="14">
</dataflow>
<dataflow id="121" from="j" to="store_ln12" fromId="6" toId="14">
</dataflow>
<dataflow id="122" from="j" to="j_1" fromId="6" toId="16">
</dataflow>
<dataflow id="123" from="j_1" to="icmp_ln15" fromId="16" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln15" fromId="124" toId="17">
</dataflow>
<dataflow id="126" from="j_1" to="add_ln15" fromId="16" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln15" fromId="127" toId="18">
</dataflow>
<dataflow id="129" from="icmp_ln15" to="br_ln15" fromId="17" toId="19">
</dataflow>
<dataflow id="130" from="j_1" to="zext_ln15" fromId="16" toId="20">
</dataflow>
<dataflow id="131" from="all_zero" to="all_zero_addr" fromId="42" toId="21">
</dataflow>
<dataflow id="133" from="StgValue_132" to="all_zero_addr" fromId="132" toId="21">
</dataflow>
<dataflow id="134" from="zext_ln15" to="all_zero_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="135" from="all_zero_addr" to="temp" fromId="21" toId="22">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="136" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_138" to="speclooptripcount_ln13" fromId="138" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_138" to="speclooptripcount_ln13" fromId="138" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_138" to="speclooptripcount_ln13" fromId="138" toId="24">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="142" toId="25">
</dataflow>
<dataflow id="145" from="empty_2" to="specloopname_ln15" fromId="144" toId="25">
</dataflow>
<dataflow id="146" from="all_zero_addr" to="temp" fromId="21" toId="26">
</dataflow>
<dataflow id="147" from="temp" to="icmp_ln18" fromId="26" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_148" to="icmp_ln18" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="icmp_ln18" to="br_ln18" fromId="27" toId="28">
</dataflow>
<dataflow id="152" from="smm_Pipeline_VITIS_LOOP_15_1" to="call_ln15" fromId="151" toId="29">
</dataflow>
<dataflow id="153" from="j_1" to="call_ln15" fromId="16" toId="29">
</dataflow>
<dataflow id="154" from="w" to="call_ln15" fromId="43" toId="29">
</dataflow>
<dataflow id="155" from="data" to="call_ln15" fromId="41" toId="29">
</dataflow>
<dataflow id="156" from="smm_Pipeline_VITIS_LOOP_15_1" to="call_ln15" fromId="151" toId="30">
</dataflow>
<dataflow id="157" from="j_1" to="call_ln15" fromId="16" toId="30">
</dataflow>
<dataflow id="158" from="w" to="call_ln15" fromId="43" toId="30">
</dataflow>
<dataflow id="159" from="data" to="call_ln15" fromId="41" toId="30">
</dataflow>
<dataflow id="160" from="add_ln15" to="store_ln12" fromId="18" toId="32">
</dataflow>
<dataflow id="161" from="j" to="store_ln12" fromId="6" toId="32">
</dataflow>
<dataflow id="162" from="icmp_ln15" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="163" from="icmp_ln18" to="StgValue_5" fromId="27" toId="5">
</dataflow>
<dataflow id="164" from="icmp_ln18" to="StgValue_3" fromId="27" toId="3">
</dataflow>
</dataflows>


</stg>
