{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port btn3 -pg 1 -y 140 -defaultsOSRD
preplace port clk -pg 1 -y 40 -defaultsOSRD
preplace portBus led -pg 1 -y 350 -defaultsOSRD
preplace inst stage_EM_0 -pg 1 -lvl 13 -y 190 -defaultsOSRD
preplace inst instruction_clear_0 -pg 1 -lvl 5 -y 390 -defaultsOSRD
preplace inst RV32I_0 -pg 1 -lvl 7 -y 10 -defaultsOSRD
preplace inst program_counter_0 -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst mux_reg_write_0 -pg 1 -lvl 16 -y 180 -defaultsOSRD
preplace inst pre_memory_logic_0 -pg 1 -lvl 12 -y 190 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 10 -y 150 -defaultsOSRD
preplace inst clock_div_0 -pg 1 -lvl 2 -y 90 -defaultsOSRD
preplace inst post_memory_logic_0 -pg 1 -lvl 14 -y 220 -defaultsOSRD
preplace inst mux_output_0 -pg 1 -lvl 11 -y 170 -defaultsOSRD
preplace inst debounce_0 -pg 1 -lvl 2 -y -20 -defaultsOSRD
preplace inst hazard_logic_0 -pg 1 -lvl 6 -y 520 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 430 -defaultsOSRD
preplace inst Descrambler_0 -pg 1 -lvl 7 -y 520 -defaultsOSRD
preplace inst stage_FD_0 -pg 1 -lvl 4 -y 130 -defaultsOSRD
preplace inst mux_reg_descr_alu_0 -pg 1 -lvl 9 -y 180 -defaultsOSRD
preplace inst registers_0 -pg 1 -lvl 7 -y 330 -defaultsOSRD
preplace inst pc_logic_0 -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst hazard_count_0 -pg 1 -lvl 6 -y 700 -defaultsOSRD
preplace inst mux_reg_pc_alu_0 -pg 1 -lvl 9 -y 40 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y -140 -defaultsOSRD
preplace inst stage_MW_0 -pg 1 -lvl 15 -y -60 -defaultsOSRD
preplace inst brach_logic_0 -pg 1 -lvl 11 -y 20 -defaultsOSRD
preplace inst stage_DE_0 -pg 1 -lvl 8 -y 120 -defaultsOSRD
preplace netloc stage_DE_0_immediate_DE 1 8 3 2070 -50 N -50 2770
preplace netloc ALU_0_sum 1 10 1 2750
preplace netloc stage_MW_0_PC_MW 1 15 1 5140
preplace netloc stage_DE_0_reg_1_DE 1 8 1 2060
preplace netloc ALU_0_zero 1 10 1 2740
preplace netloc RV32I_0_mux_reg_write 1 7 1 1520
preplace netloc RV32I_0_mux_output 1 7 1 1430
preplace netloc stage_DE_0_pc_DE 1 1 12 -950 -160 N -160 N -160 N -160 N -160 N -160 1520 -120 2090 -70 N -70 N -70 N -70 3560
preplace netloc program_counter_0_PC 1 1 3 -940 160 -590J 150 -220
preplace netloc pre_memory_logic_0_byte_enable 1 3 10 -180 -180 NJ -180 NJ -180 NJ -180 NJ -180 NJ -180 NJ -180 NJ -180 NJ -180 3540
preplace netloc mux_output_0_output_bus 1 1 12 -970 -210 N -210 N -210 N -210 N -210 N -210 N -210 N -210 2460 250 N 250 3200 260 3560
preplace netloc RV32I_0_control_mem_logic 1 7 1 1470
preplace netloc hazard_logic_0_new_hazard 1 5 3 630 420 1020 160 1490
preplace netloc stage_DE_0_control_branch_DE 1 8 3 1990J -40 NJ -40 2740
preplace netloc hazard_shift_counter_0_hazard 1 1 6 -920J -90 NJ -90 -200J 20 N 20 N 20 1010
preplace netloc post_memory_logic_0_memory_access_out1_out 1 14 1 4610
preplace netloc stage_DE_0_mux_reg_pc_alu_DE 1 8 1 2080
preplace netloc stage_EM_0_output_bus_EM 1 13 2 4100 110 4570
preplace netloc ALU_0_overflow 1 10 1 2780
preplace netloc brach_logic_0_mux_next_pc 1 1 11 -960J -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 3190
preplace netloc btn3_1 1 0 2 -1170 -30 N
preplace netloc RV32I_0_control_reg_writeenable 1 7 1 1460
preplace netloc registers_0_debug_leds 1 7 10 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ
preplace netloc brach_logic_0_branch 1 3 9 -170 -230 N -230 N -230 N -230 1540 -230 NJ -230 NJ -230 NJ -230 3200
preplace netloc RV32I_0_mux_reg_descr_alu 1 7 1 1420
preplace netloc blk_mem_gen_0_douta1 1 3 2 -170 600 190J
preplace netloc stage_EM_0_mux_reg_write_EM 1 13 2 4060J 130 4590
preplace netloc stage_DE_0_control_mem_logic_DE 1 8 5 2010J 260 NJ 260 NJ 260 3190 270 3600
preplace netloc stage_DE_0_control_alu_DE 1 8 1 N
preplace netloc pc_logic_0_PC_out 1 2 1 -580
preplace netloc RV32I_0_control_branch 1 7 1 N
preplace netloc stage_EM_0_control_reg_writeenable_EM 1 13 2 4090J 140 4600
preplace netloc debounce_0_dbnc 1 2 1 -570
preplace netloc mux_reg_descr_alu_0_alu_B 1 9 1 2470
preplace netloc mux_reg_write_0_reg_write_input 1 6 11 1070 -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 5540
preplace netloc clk_0_1 1 1 14 -980 150 -600 140 -230 260 N 260 610 260 1050 -130 1530 -130 N -130 N -130 N -130 N -130 3600 -130 N -130 N
preplace netloc stage_MW_0_control_reg_writeenable_MW 1 6 10 1070 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 5090
preplace netloc stage_MW_0_mux_reg_write_MW 1 15 1 5130
preplace netloc Descrambler_0_descr_imm 1 7 1 1530
preplace netloc stage_EM_0_PC_EM 1 13 2 4070J 100 4560
preplace netloc stage_MW_0_instruction_MW 1 5 11 660 430 1050 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 5100
preplace netloc mux_reg_pc_alu_0_alu_A 1 9 1 2450
preplace netloc RV32I_0_mux_reg_pc_alu 1 7 1 1510
preplace netloc stage_EM_0_instruction_EM 1 5 10 650 -140 N -140 1510 -150 2100 -80 N -80 N -80 N -80 3580 60 4050J 120 4580
preplace netloc stage_DE_0_mux_output_DE 1 8 3 2020J 280 NJ 280 2790
preplace netloc stage_MW_0_output_bus_MW 1 15 1 5120
preplace netloc stage_DE_0_control_reg_writeenable_DE 1 8 5 1990J 270 NJ 270 NJ 270 3180J 280 3590
preplace netloc stage_DE_0_mux_reg_write_DE 1 8 5 2000J 290 NJ 290 NJ 290 NJ 290 3580
preplace netloc stage_FD_0_instruction_clear_out 1 4 1 200
preplace netloc hazard_logic_0_hazard_stage 1 5 2 660 610 1000
preplace netloc stage_DE_0_mux_reg_descr_alu_DE 1 8 1 2050
preplace netloc stage_DE_0_instruction_DE 1 5 8 640J -170 NJ -170 NJ -170 2040 -90 N -90 N -90 N -90 3570
preplace netloc clock_div_0_div_clk 1 2 13 -580 100 -250 610 N 610 620 300 1060 170 1440 -110 N -110 N -110 N -110 N -110 3590 -110 N -110 N
preplace netloc pre_memory_logic_0_addr1_out 1 3 10 -160 -190 NJ -190 NJ -190 NJ -190 NJ -190 NJ -190 NJ -190 NJ -190 NJ -190 3550
preplace netloc stage_MW_0_memory_access_out1_MW 1 15 1 5110
preplace netloc ALU_0_sign 1 10 1 2760
preplace netloc stage_FD_0_PC_FD 1 1 7 -930 170 -560 160 -210 240 190J 150 NJ 150 NJ 150 1500
preplace netloc registers_0_reg_2_out 1 7 1 1500
preplace netloc blk_mem_gen_0_douta 1 5 3 600 390 1030 220 1440
preplace netloc blk_mem_gen_0_doutb 1 3 11 -190 -240 N -240 N -240 N -240 N -240 N -240 N -240 N -240 N -240 N -240 4080
preplace netloc program_counter_0_rst_counter 1 3 5 -240 250 N 250 N 250 1040 210 1450
preplace netloc registers_0_reg_1_out 1 7 1 1470
preplace netloc RV32I_0_control_alu 1 7 1 1480
preplace netloc clk_1 1 0 1 -1180
preplace netloc stage_DE_0_reg_2_DE 1 3 6 -150 -150 N -150 N -150 N -150 1440 -140 2030
preplace netloc stage_EM_0_control_mem_logic_EM 1 13 1 4070
levelinfo -pg 1 -1200 -1070 -750 -400 30 420 840 1250 1770 2280 2610 3000 3380 3830 4330 4850 5340 5570 -top -380 -bot 970
"
}
0
