// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Thu Sep  5 18:28:40 2019
// Host        : BoomBoom running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_vga_basic_control_0_0/microblaze_MCU_vga_basic_control_0_0_sim_netlist.v
// Design      : microblaze_MCU_vga_basic_control_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "microblaze_MCU_vga_basic_control_0_0,vga_basic_control_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "vga_basic_control_v1_0,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module microblaze_MCU_vga_basic_control_0_0
   (clk,
    red,
    green,
    blue,
    hs,
    vs,
    led,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 40000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0" *) input clk;
  output [3:0]red;
  output [3:0]green;
  output [3:0]blue;
  output hs;
  output vs;
  output led;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 40000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 40000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire [3:0]blue;
  wire clk;
  wire [3:0]green;
  wire hs;
  wire led;
  wire [3:0]red;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire vs;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0 inst
       (.Q(led),
        .S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .blue(blue),
        .clk(clk),
        .green(green),
        .hs(hs),
        .red(red),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .vs(vs));
endmodule

(* ORIG_REF_NAME = "draw_background" *) 
module microblaze_MCU_vga_basic_control_0_0_draw_background
   (hs,
    vs,
    red,
    green,
    blue,
    hsync,
    clk,
    vsync,
    Q,
    SR,
    ADDRB,
    ADDRC,
    \green[1]_i_106_0 ,
    \blue[2]_i_65_0 ,
    ADDRA,
    \blue[2]_i_59_0 ,
    \blue[2]_i_84_0 ,
    \blue[2]_i_84_1 ,
    \blue[2]_i_84_2 ,
    ADDRD,
    \blue[2]_i_103_0 ,
    \blue[2]_i_100_0 ,
    \blue[2]_i_100_1 ,
    \blue[2]_i_100_2 ,
    \blue[2]_i_100_3 ,
    \blue[2]_i_96_0 ,
    \blue[2]_i_108_0 ,
    \blue[2]_i_90_0 ,
    \blue[2]_i_116_0 ,
    \blue[2]_i_116_1 ,
    \blue[2]_i_116_2 ,
    \blue[2]_i_116_3 ,
    \red[3]_i_74_0 ,
    \red[0]_i_105_0 ,
    \red[0]_i_107_0 ,
    \green[1]_i_67_0 ,
    \green[1]_i_68_0 ,
    \green[1]_i_86_0 ,
    \green[1]_i_84_0 ,
    \green[1]_i_84_1 ,
    \green[1]_i_84_2 ,
    \green[1]_i_84_3 ,
    \green[1]_i_72_0 ,
    \green[1]_i_80_0 ,
    \green[1]_i_98_0 ,
    \green[1]_i_100_0 ,
    \green[1]_i_100_1 ,
    \green[1]_i_100_2 ,
    \green[1]_i_100_3 ,
    \green[1]_i_116_0 ,
    \green[1]_i_116_1 ,
    \green[1]_i_116_2 ,
    \green[1]_i_116_3 ,
    \green[1]_i_116_4 ,
    \red[0]_i_68_0 ,
    \red_reg[3]_i_53_0 ,
    \red[0]_i_68_1 ,
    \red[0]_i_62_0 ,
    \red[0]_i_70_0 ,
    \red[0]_i_80_0 ,
    \red[0]_i_84_0 ,
    \red[0]_i_84_1 ,
    \red[0]_i_84_2 ,
    \red[0]_i_84_3 ,
    \red[0]_i_74_0 ,
    \red[0]_i_100_0 ,
    \red[0]_i_100_1 ,
    \red[0]_i_100_2 ,
    \red[0]_i_93_0 ,
    \red[0]_i_100_3 ,
    \red[0]_i_119_0 ,
    \red[0]_i_116_0 ,
    \red[0]_i_116_1 ,
    \red[0]_i_116_2 ,
    \red[0]_i_116_3 ,
    \red[3]_i_72_0 ,
    \red[3]_i_60_0 ,
    \red[3]_i_60_1 ,
    \red[3]_i_88_0 ,
    \red[3]_i_88_1 ,
    \red[3]_i_88_2 ,
    \red[3]_i_88_3 ,
    \red[3]_i_87_0 ,
    \red[3]_i_104_0 ,
    \red[3]_i_104_1 ,
    \red[3]_i_104_2 ,
    \red[3]_i_104_3 ,
    \red[3]_i_99_0 ,
    \red[3]_i_105_0 ,
    \red[3]_i_117_0 ,
    \red[3]_i_94_0 ,
    \red[3]_i_120_0 ,
    \red[3]_i_120_1 ,
    \red[3]_i_120_2 ,
    \red[3]_i_120_3 ,
    \red[3]_i_118_0 ,
    \blue_reg[0]_0 ,
    \green[2]_i_4_0 ,
    \blue_reg[2]_i_20_0 ,
    \blue_reg[0]_i_49_0 ,
    \blue_reg[1]_i_49_0 ,
    \blue_reg[2]_i_49_0 ,
    \green_reg[1]_i_20_0 ,
    \blue_reg[3]_i_49_0 ,
    \green_reg[0]_i_49_0 ,
    \green_reg[1]_i_49_0 ,
    \red[3]_i_11_0 ,
    \red_reg[0]_i_20_0 ,
    \green_reg[2]_i_49_0 ,
    \green_reg[3]_i_49_0 ,
    \red_reg[0]_i_49_0 ,
    \red_reg[3]_i_24_0 ,
    \red_reg[1]_i_49_0 ,
    \red_reg[2]_i_49_0 ,
    \red_reg[3]_i_53_1 );
  output hs;
  output vs;
  output [3:0]red;
  output [3:0]green;
  output [3:0]blue;
  input hsync;
  input clk;
  input vsync;
  input [26:0]Q;
  input [0:0]SR;
  input [5:0]ADDRB;
  input [1:0]ADDRC;
  input [0:0]\green[1]_i_106_0 ;
  input [4:0]\blue[2]_i_65_0 ;
  input [4:0]ADDRA;
  input [0:0]\blue[2]_i_59_0 ;
  input \blue[2]_i_84_0 ;
  input \blue[2]_i_84_1 ;
  input \blue[2]_i_84_2 ;
  input [5:0]ADDRD;
  input [3:0]\blue[2]_i_103_0 ;
  input \blue[2]_i_100_0 ;
  input \blue[2]_i_100_1 ;
  input \blue[2]_i_100_2 ;
  input [5:0]\blue[2]_i_100_3 ;
  input [4:0]\blue[2]_i_96_0 ;
  input [4:0]\blue[2]_i_108_0 ;
  input [0:0]\blue[2]_i_90_0 ;
  input \blue[2]_i_116_0 ;
  input \blue[2]_i_116_1 ;
  input \blue[2]_i_116_2 ;
  input [5:0]\blue[2]_i_116_3 ;
  input [4:0]\red[3]_i_74_0 ;
  input [4:0]\red[0]_i_105_0 ;
  input [0:0]\red[0]_i_107_0 ;
  input [3:0]\green[1]_i_67_0 ;
  input [5:0]\green[1]_i_68_0 ;
  input [4:0]\green[1]_i_86_0 ;
  input \green[1]_i_84_0 ;
  input \green[1]_i_84_1 ;
  input \green[1]_i_84_2 ;
  input [5:0]\green[1]_i_84_3 ;
  input [4:0]\green[1]_i_72_0 ;
  input [0:0]\green[1]_i_80_0 ;
  input [3:0]\green[1]_i_98_0 ;
  input \green[1]_i_100_0 ;
  input \green[1]_i_100_1 ;
  input \green[1]_i_100_2 ;
  input [5:0]\green[1]_i_100_3 ;
  input [4:0]\green[1]_i_116_0 ;
  input \green[1]_i_116_1 ;
  input \green[1]_i_116_2 ;
  input \green[1]_i_116_3 ;
  input [5:0]\green[1]_i_116_4 ;
  input [4:0]\red[0]_i_68_0 ;
  input [5:0]\red_reg[3]_i_53_0 ;
  input [5:0]\red[0]_i_68_1 ;
  input [4:0]\red[0]_i_62_0 ;
  input [1:0]\red[0]_i_70_0 ;
  input [2:0]\red[0]_i_80_0 ;
  input \red[0]_i_84_0 ;
  input \red[0]_i_84_1 ;
  input \red[0]_i_84_2 ;
  input [5:0]\red[0]_i_84_3 ;
  input [4:0]\red[0]_i_74_0 ;
  input \red[0]_i_100_0 ;
  input \red[0]_i_100_1 ;
  input \red[0]_i_100_2 ;
  input [4:0]\red[0]_i_93_0 ;
  input [5:0]\red[0]_i_100_3 ;
  input [4:0]\red[0]_i_119_0 ;
  input \red[0]_i_116_0 ;
  input \red[0]_i_116_1 ;
  input \red[0]_i_116_2 ;
  input [5:0]\red[0]_i_116_3 ;
  input [5:0]\red[3]_i_72_0 ;
  input [3:0]\red[3]_i_60_0 ;
  input [4:0]\red[3]_i_60_1 ;
  input \red[3]_i_88_0 ;
  input \red[3]_i_88_1 ;
  input \red[3]_i_88_2 ;
  input [5:0]\red[3]_i_88_3 ;
  input [4:0]\red[3]_i_87_0 ;
  input \red[3]_i_104_0 ;
  input \red[3]_i_104_1 ;
  input \red[3]_i_104_2 ;
  input [5:0]\red[3]_i_104_3 ;
  input [4:0]\red[3]_i_99_0 ;
  input [0:0]\red[3]_i_105_0 ;
  input [1:0]\red[3]_i_117_0 ;
  input \red[3]_i_94_0 ;
  input \red[3]_i_120_0 ;
  input \red[3]_i_120_1 ;
  input \red[3]_i_120_2 ;
  input [5:0]\red[3]_i_120_3 ;
  input [0:0]\red[3]_i_118_0 ;
  input [3:0]\blue_reg[0]_0 ;
  input \green[2]_i_4_0 ;
  input \blue_reg[2]_i_20_0 ;
  input \blue_reg[0]_i_49_0 ;
  input \blue_reg[1]_i_49_0 ;
  input \blue_reg[2]_i_49_0 ;
  input \green_reg[1]_i_20_0 ;
  input \blue_reg[3]_i_49_0 ;
  input \green_reg[0]_i_49_0 ;
  input \green_reg[1]_i_49_0 ;
  input \red[3]_i_11_0 ;
  input \red_reg[0]_i_20_0 ;
  input \green_reg[2]_i_49_0 ;
  input \green_reg[3]_i_49_0 ;
  input \red_reg[0]_i_49_0 ;
  input \red_reg[3]_i_24_0 ;
  input \red_reg[1]_i_49_0 ;
  input \red_reg[2]_i_49_0 ;
  input \red_reg[3]_i_53_1 ;

  wire [4:0]ADDRA;
  wire [5:0]ADDRB;
  wire [1:0]ADDRC;
  wire [5:0]ADDRD;
  wire [26:0]Q;
  wire [0:0]SR;
  wire [3:0]blue;
  wire \blue[0]_i_100_n_0 ;
  wire \blue[0]_i_101_n_0 ;
  wire \blue[0]_i_102_n_0 ;
  wire \blue[0]_i_103_n_0 ;
  wire \blue[0]_i_104_n_0 ;
  wire \blue[0]_i_105_n_0 ;
  wire \blue[0]_i_106_n_0 ;
  wire \blue[0]_i_107_n_0 ;
  wire \blue[0]_i_108_n_0 ;
  wire \blue[0]_i_109_n_0 ;
  wire \blue[0]_i_110_n_0 ;
  wire \blue[0]_i_111_n_0 ;
  wire \blue[0]_i_112_n_0 ;
  wire \blue[0]_i_113_n_0 ;
  wire \blue[0]_i_114_n_0 ;
  wire \blue[0]_i_115_n_0 ;
  wire \blue[0]_i_116_n_0 ;
  wire \blue[0]_i_117_n_0 ;
  wire \blue[0]_i_118_n_0 ;
  wire \blue[0]_i_119_n_0 ;
  wire \blue[0]_i_4_n_0 ;
  wire \blue[0]_i_56_n_0 ;
  wire \blue[0]_i_57_n_0 ;
  wire \blue[0]_i_58_n_0 ;
  wire \blue[0]_i_59_n_0 ;
  wire \blue[0]_i_5_n_0 ;
  wire \blue[0]_i_60_n_0 ;
  wire \blue[0]_i_61_n_0 ;
  wire \blue[0]_i_62_n_0 ;
  wire \blue[0]_i_63_n_0 ;
  wire \blue[0]_i_64_n_0 ;
  wire \blue[0]_i_65_n_0 ;
  wire \blue[0]_i_66_n_0 ;
  wire \blue[0]_i_67_n_0 ;
  wire \blue[0]_i_68_n_0 ;
  wire \blue[0]_i_69_n_0 ;
  wire \blue[0]_i_6_n_0 ;
  wire \blue[0]_i_70_n_0 ;
  wire \blue[0]_i_71_n_0 ;
  wire \blue[0]_i_72_n_0 ;
  wire \blue[0]_i_73_n_0 ;
  wire \blue[0]_i_74_n_0 ;
  wire \blue[0]_i_75_n_0 ;
  wire \blue[0]_i_76_n_0 ;
  wire \blue[0]_i_77_n_0 ;
  wire \blue[0]_i_78_n_0 ;
  wire \blue[0]_i_79_n_0 ;
  wire \blue[0]_i_7_n_0 ;
  wire \blue[0]_i_80_n_0 ;
  wire \blue[0]_i_81_n_0 ;
  wire \blue[0]_i_82_n_0 ;
  wire \blue[0]_i_83_n_0 ;
  wire \blue[0]_i_84_n_0 ;
  wire \blue[0]_i_85_n_0 ;
  wire \blue[0]_i_86_n_0 ;
  wire \blue[0]_i_87_n_0 ;
  wire \blue[0]_i_88_n_0 ;
  wire \blue[0]_i_89_n_0 ;
  wire \blue[0]_i_90_n_0 ;
  wire \blue[0]_i_91_n_0 ;
  wire \blue[0]_i_92_n_0 ;
  wire \blue[0]_i_93_n_0 ;
  wire \blue[0]_i_94_n_0 ;
  wire \blue[0]_i_95_n_0 ;
  wire \blue[0]_i_96_n_0 ;
  wire \blue[0]_i_97_n_0 ;
  wire \blue[0]_i_98_n_0 ;
  wire \blue[0]_i_99_n_0 ;
  wire \blue[1]_i_100_n_0 ;
  wire \blue[1]_i_101_n_0 ;
  wire \blue[1]_i_102_n_0 ;
  wire \blue[1]_i_103_n_0 ;
  wire \blue[1]_i_104_n_0 ;
  wire \blue[1]_i_105_n_0 ;
  wire \blue[1]_i_106_n_0 ;
  wire \blue[1]_i_107_n_0 ;
  wire \blue[1]_i_108_n_0 ;
  wire \blue[1]_i_109_n_0 ;
  wire \blue[1]_i_110_n_0 ;
  wire \blue[1]_i_111_n_0 ;
  wire \blue[1]_i_112_n_0 ;
  wire \blue[1]_i_113_n_0 ;
  wire \blue[1]_i_114_n_0 ;
  wire \blue[1]_i_115_n_0 ;
  wire \blue[1]_i_116_n_0 ;
  wire \blue[1]_i_117_n_0 ;
  wire \blue[1]_i_118_n_0 ;
  wire \blue[1]_i_119_n_0 ;
  wire \blue[1]_i_4_n_0 ;
  wire \blue[1]_i_56_n_0 ;
  wire \blue[1]_i_57_n_0 ;
  wire \blue[1]_i_58_n_0 ;
  wire \blue[1]_i_59_n_0 ;
  wire \blue[1]_i_5_n_0 ;
  wire \blue[1]_i_60_n_0 ;
  wire \blue[1]_i_61_n_0 ;
  wire \blue[1]_i_62_n_0 ;
  wire \blue[1]_i_63_n_0 ;
  wire \blue[1]_i_64_n_0 ;
  wire \blue[1]_i_65_n_0 ;
  wire \blue[1]_i_66_n_0 ;
  wire \blue[1]_i_67_n_0 ;
  wire \blue[1]_i_68_n_0 ;
  wire \blue[1]_i_69_n_0 ;
  wire \blue[1]_i_6_n_0 ;
  wire \blue[1]_i_70_n_0 ;
  wire \blue[1]_i_71_n_0 ;
  wire \blue[1]_i_72_n_0 ;
  wire \blue[1]_i_73_n_0 ;
  wire \blue[1]_i_74_n_0 ;
  wire \blue[1]_i_75_n_0 ;
  wire \blue[1]_i_76_n_0 ;
  wire \blue[1]_i_77_n_0 ;
  wire \blue[1]_i_78_n_0 ;
  wire \blue[1]_i_79_n_0 ;
  wire \blue[1]_i_7_n_0 ;
  wire \blue[1]_i_80_n_0 ;
  wire \blue[1]_i_81_n_0 ;
  wire \blue[1]_i_82_n_0 ;
  wire \blue[1]_i_83_n_0 ;
  wire \blue[1]_i_84_n_0 ;
  wire \blue[1]_i_85_n_0 ;
  wire \blue[1]_i_86_n_0 ;
  wire \blue[1]_i_87_n_0 ;
  wire \blue[1]_i_88_n_0 ;
  wire \blue[1]_i_89_n_0 ;
  wire \blue[1]_i_90_n_0 ;
  wire \blue[1]_i_91_n_0 ;
  wire \blue[1]_i_92_n_0 ;
  wire \blue[1]_i_93_n_0 ;
  wire \blue[1]_i_94_n_0 ;
  wire \blue[1]_i_95_n_0 ;
  wire \blue[1]_i_96_n_0 ;
  wire \blue[1]_i_97_n_0 ;
  wire \blue[1]_i_98_n_0 ;
  wire \blue[1]_i_99_n_0 ;
  wire \blue[2]_i_100_0 ;
  wire \blue[2]_i_100_1 ;
  wire \blue[2]_i_100_2 ;
  wire [5:0]\blue[2]_i_100_3 ;
  wire \blue[2]_i_100_n_0 ;
  wire \blue[2]_i_101_n_0 ;
  wire \blue[2]_i_102_n_0 ;
  wire [3:0]\blue[2]_i_103_0 ;
  wire \blue[2]_i_103_n_0 ;
  wire \blue[2]_i_104_n_0 ;
  wire \blue[2]_i_105_n_0 ;
  wire \blue[2]_i_106_n_0 ;
  wire \blue[2]_i_107_n_0 ;
  wire [4:0]\blue[2]_i_108_0 ;
  wire \blue[2]_i_108_n_0 ;
  wire \blue[2]_i_109_n_0 ;
  wire \blue[2]_i_110_n_0 ;
  wire \blue[2]_i_111_n_0 ;
  wire \blue[2]_i_112_n_0 ;
  wire \blue[2]_i_113_n_0 ;
  wire \blue[2]_i_114_n_0 ;
  wire \blue[2]_i_115_n_0 ;
  wire \blue[2]_i_116_0 ;
  wire \blue[2]_i_116_1 ;
  wire \blue[2]_i_116_2 ;
  wire [5:0]\blue[2]_i_116_3 ;
  wire \blue[2]_i_116_n_0 ;
  wire \blue[2]_i_117_n_0 ;
  wire \blue[2]_i_118_n_0 ;
  wire \blue[2]_i_119_n_0 ;
  wire \blue[2]_i_4_n_0 ;
  wire \blue[2]_i_56_n_0 ;
  wire \blue[2]_i_57_n_0 ;
  wire \blue[2]_i_58_n_0 ;
  wire [0:0]\blue[2]_i_59_0 ;
  wire \blue[2]_i_59_n_0 ;
  wire \blue[2]_i_5_n_0 ;
  wire \blue[2]_i_60_n_0 ;
  wire \blue[2]_i_61_n_0 ;
  wire \blue[2]_i_62_n_0 ;
  wire \blue[2]_i_63_n_0 ;
  wire \blue[2]_i_64_n_0 ;
  wire [4:0]\blue[2]_i_65_0 ;
  wire \blue[2]_i_65_n_0 ;
  wire \blue[2]_i_66_n_0 ;
  wire \blue[2]_i_67_n_0 ;
  wire \blue[2]_i_68_n_0 ;
  wire \blue[2]_i_69_n_0 ;
  wire \blue[2]_i_6_n_0 ;
  wire \blue[2]_i_70_n_0 ;
  wire \blue[2]_i_71_n_0 ;
  wire \blue[2]_i_72_n_0 ;
  wire \blue[2]_i_73_n_0 ;
  wire \blue[2]_i_74_n_0 ;
  wire \blue[2]_i_75_n_0 ;
  wire \blue[2]_i_76_n_0 ;
  wire \blue[2]_i_77_n_0 ;
  wire \blue[2]_i_78_n_0 ;
  wire \blue[2]_i_79_n_0 ;
  wire \blue[2]_i_7_n_0 ;
  wire \blue[2]_i_80_n_0 ;
  wire \blue[2]_i_81_n_0 ;
  wire \blue[2]_i_82_n_0 ;
  wire \blue[2]_i_83_n_0 ;
  wire \blue[2]_i_84_0 ;
  wire \blue[2]_i_84_1 ;
  wire \blue[2]_i_84_2 ;
  wire \blue[2]_i_84_n_0 ;
  wire \blue[2]_i_85_n_0 ;
  wire \blue[2]_i_86_n_0 ;
  wire \blue[2]_i_87_n_0 ;
  wire \blue[2]_i_88_n_0 ;
  wire \blue[2]_i_89_n_0 ;
  wire [0:0]\blue[2]_i_90_0 ;
  wire \blue[2]_i_90_n_0 ;
  wire \blue[2]_i_91_n_0 ;
  wire \blue[2]_i_92_n_0 ;
  wire \blue[2]_i_93_n_0 ;
  wire \blue[2]_i_94_n_0 ;
  wire \blue[2]_i_95_n_0 ;
  wire [4:0]\blue[2]_i_96_0 ;
  wire \blue[2]_i_96_n_0 ;
  wire \blue[2]_i_97_n_0 ;
  wire \blue[2]_i_98_n_0 ;
  wire \blue[2]_i_99_n_0 ;
  wire \blue[3]_i_100_n_0 ;
  wire \blue[3]_i_101_n_0 ;
  wire \blue[3]_i_102_n_0 ;
  wire \blue[3]_i_103_n_0 ;
  wire \blue[3]_i_104_n_0 ;
  wire \blue[3]_i_105_n_0 ;
  wire \blue[3]_i_106_n_0 ;
  wire \blue[3]_i_107_n_0 ;
  wire \blue[3]_i_108_n_0 ;
  wire \blue[3]_i_109_n_0 ;
  wire \blue[3]_i_110_n_0 ;
  wire \blue[3]_i_111_n_0 ;
  wire \blue[3]_i_112_n_0 ;
  wire \blue[3]_i_113_n_0 ;
  wire \blue[3]_i_114_n_0 ;
  wire \blue[3]_i_115_n_0 ;
  wire \blue[3]_i_116_n_0 ;
  wire \blue[3]_i_117_n_0 ;
  wire \blue[3]_i_118_n_0 ;
  wire \blue[3]_i_119_n_0 ;
  wire \blue[3]_i_4_n_0 ;
  wire \blue[3]_i_56_n_0 ;
  wire \blue[3]_i_57_n_0 ;
  wire \blue[3]_i_58_n_0 ;
  wire \blue[3]_i_59_n_0 ;
  wire \blue[3]_i_5_n_0 ;
  wire \blue[3]_i_60_n_0 ;
  wire \blue[3]_i_61_n_0 ;
  wire \blue[3]_i_62_n_0 ;
  wire \blue[3]_i_63_n_0 ;
  wire \blue[3]_i_64_n_0 ;
  wire \blue[3]_i_65_n_0 ;
  wire \blue[3]_i_66_n_0 ;
  wire \blue[3]_i_67_n_0 ;
  wire \blue[3]_i_68_n_0 ;
  wire \blue[3]_i_69_n_0 ;
  wire \blue[3]_i_6_n_0 ;
  wire \blue[3]_i_70_n_0 ;
  wire \blue[3]_i_71_n_0 ;
  wire \blue[3]_i_72_n_0 ;
  wire \blue[3]_i_73_n_0 ;
  wire \blue[3]_i_74_n_0 ;
  wire \blue[3]_i_75_n_0 ;
  wire \blue[3]_i_76_n_0 ;
  wire \blue[3]_i_77_n_0 ;
  wire \blue[3]_i_78_n_0 ;
  wire \blue[3]_i_79_n_0 ;
  wire \blue[3]_i_7_n_0 ;
  wire \blue[3]_i_80_n_0 ;
  wire \blue[3]_i_81_n_0 ;
  wire \blue[3]_i_82_n_0 ;
  wire \blue[3]_i_83_n_0 ;
  wire \blue[3]_i_84_n_0 ;
  wire \blue[3]_i_85_n_0 ;
  wire \blue[3]_i_86_n_0 ;
  wire \blue[3]_i_87_n_0 ;
  wire \blue[3]_i_88_n_0 ;
  wire \blue[3]_i_89_n_0 ;
  wire \blue[3]_i_90_n_0 ;
  wire \blue[3]_i_91_n_0 ;
  wire \blue[3]_i_92_n_0 ;
  wire \blue[3]_i_93_n_0 ;
  wire \blue[3]_i_94_n_0 ;
  wire \blue[3]_i_95_n_0 ;
  wire \blue[3]_i_96_n_0 ;
  wire \blue[3]_i_97_n_0 ;
  wire \blue[3]_i_98_n_0 ;
  wire \blue[3]_i_99_n_0 ;
  wire [3:0]\blue_reg[0]_0 ;
  wire \blue_reg[0]_i_10_n_0 ;
  wire \blue_reg[0]_i_11_n_0 ;
  wire \blue_reg[0]_i_12_n_0 ;
  wire \blue_reg[0]_i_13_n_0 ;
  wire \blue_reg[0]_i_14_n_0 ;
  wire \blue_reg[0]_i_15_n_0 ;
  wire \blue_reg[0]_i_16_n_0 ;
  wire \blue_reg[0]_i_17_n_0 ;
  wire \blue_reg[0]_i_18_n_0 ;
  wire \blue_reg[0]_i_19_n_0 ;
  wire \blue_reg[0]_i_1_n_0 ;
  wire \blue_reg[0]_i_20_n_0 ;
  wire \blue_reg[0]_i_21_n_0 ;
  wire \blue_reg[0]_i_22_n_0 ;
  wire \blue_reg[0]_i_23_n_0 ;
  wire \blue_reg[0]_i_24_n_0 ;
  wire \blue_reg[0]_i_25_n_0 ;
  wire \blue_reg[0]_i_26_n_0 ;
  wire \blue_reg[0]_i_27_n_0 ;
  wire \blue_reg[0]_i_28_n_0 ;
  wire \blue_reg[0]_i_29_n_0 ;
  wire \blue_reg[0]_i_2_n_0 ;
  wire \blue_reg[0]_i_30_n_0 ;
  wire \blue_reg[0]_i_31_n_0 ;
  wire \blue_reg[0]_i_32_n_0 ;
  wire \blue_reg[0]_i_33_n_0 ;
  wire \blue_reg[0]_i_34_n_0 ;
  wire \blue_reg[0]_i_35_n_0 ;
  wire \blue_reg[0]_i_36_n_0 ;
  wire \blue_reg[0]_i_37_n_0 ;
  wire \blue_reg[0]_i_38_n_0 ;
  wire \blue_reg[0]_i_39_n_0 ;
  wire \blue_reg[0]_i_3_n_0 ;
  wire \blue_reg[0]_i_40_n_0 ;
  wire \blue_reg[0]_i_41_n_0 ;
  wire \blue_reg[0]_i_42_n_0 ;
  wire \blue_reg[0]_i_43_n_0 ;
  wire \blue_reg[0]_i_44_n_0 ;
  wire \blue_reg[0]_i_45_n_0 ;
  wire \blue_reg[0]_i_46_n_0 ;
  wire \blue_reg[0]_i_47_n_0 ;
  wire \blue_reg[0]_i_48_n_0 ;
  wire \blue_reg[0]_i_49_0 ;
  wire \blue_reg[0]_i_49_n_0 ;
  wire \blue_reg[0]_i_50_n_0 ;
  wire \blue_reg[0]_i_51_n_0 ;
  wire \blue_reg[0]_i_52_n_0 ;
  wire \blue_reg[0]_i_53_n_0 ;
  wire \blue_reg[0]_i_54_n_0 ;
  wire \blue_reg[0]_i_55_n_0 ;
  wire \blue_reg[0]_i_8_n_0 ;
  wire \blue_reg[0]_i_9_n_0 ;
  wire \blue_reg[1]_i_10_n_0 ;
  wire \blue_reg[1]_i_11_n_0 ;
  wire \blue_reg[1]_i_12_n_0 ;
  wire \blue_reg[1]_i_13_n_0 ;
  wire \blue_reg[1]_i_14_n_0 ;
  wire \blue_reg[1]_i_15_n_0 ;
  wire \blue_reg[1]_i_16_n_0 ;
  wire \blue_reg[1]_i_17_n_0 ;
  wire \blue_reg[1]_i_18_n_0 ;
  wire \blue_reg[1]_i_19_n_0 ;
  wire \blue_reg[1]_i_1_n_0 ;
  wire \blue_reg[1]_i_20_n_0 ;
  wire \blue_reg[1]_i_21_n_0 ;
  wire \blue_reg[1]_i_22_n_0 ;
  wire \blue_reg[1]_i_23_n_0 ;
  wire \blue_reg[1]_i_24_n_0 ;
  wire \blue_reg[1]_i_25_n_0 ;
  wire \blue_reg[1]_i_26_n_0 ;
  wire \blue_reg[1]_i_27_n_0 ;
  wire \blue_reg[1]_i_28_n_0 ;
  wire \blue_reg[1]_i_29_n_0 ;
  wire \blue_reg[1]_i_2_n_0 ;
  wire \blue_reg[1]_i_30_n_0 ;
  wire \blue_reg[1]_i_31_n_0 ;
  wire \blue_reg[1]_i_32_n_0 ;
  wire \blue_reg[1]_i_33_n_0 ;
  wire \blue_reg[1]_i_34_n_0 ;
  wire \blue_reg[1]_i_35_n_0 ;
  wire \blue_reg[1]_i_36_n_0 ;
  wire \blue_reg[1]_i_37_n_0 ;
  wire \blue_reg[1]_i_38_n_0 ;
  wire \blue_reg[1]_i_39_n_0 ;
  wire \blue_reg[1]_i_3_n_0 ;
  wire \blue_reg[1]_i_40_n_0 ;
  wire \blue_reg[1]_i_41_n_0 ;
  wire \blue_reg[1]_i_42_n_0 ;
  wire \blue_reg[1]_i_43_n_0 ;
  wire \blue_reg[1]_i_44_n_0 ;
  wire \blue_reg[1]_i_45_n_0 ;
  wire \blue_reg[1]_i_46_n_0 ;
  wire \blue_reg[1]_i_47_n_0 ;
  wire \blue_reg[1]_i_48_n_0 ;
  wire \blue_reg[1]_i_49_0 ;
  wire \blue_reg[1]_i_49_n_0 ;
  wire \blue_reg[1]_i_50_n_0 ;
  wire \blue_reg[1]_i_51_n_0 ;
  wire \blue_reg[1]_i_52_n_0 ;
  wire \blue_reg[1]_i_53_n_0 ;
  wire \blue_reg[1]_i_54_n_0 ;
  wire \blue_reg[1]_i_55_n_0 ;
  wire \blue_reg[1]_i_8_n_0 ;
  wire \blue_reg[1]_i_9_n_0 ;
  wire \blue_reg[2]_i_10_n_0 ;
  wire \blue_reg[2]_i_11_n_0 ;
  wire \blue_reg[2]_i_12_n_0 ;
  wire \blue_reg[2]_i_13_n_0 ;
  wire \blue_reg[2]_i_14_n_0 ;
  wire \blue_reg[2]_i_15_n_0 ;
  wire \blue_reg[2]_i_16_n_0 ;
  wire \blue_reg[2]_i_17_n_0 ;
  wire \blue_reg[2]_i_18_n_0 ;
  wire \blue_reg[2]_i_19_n_0 ;
  wire \blue_reg[2]_i_1_n_0 ;
  wire \blue_reg[2]_i_20_0 ;
  wire \blue_reg[2]_i_20_n_0 ;
  wire \blue_reg[2]_i_21_n_0 ;
  wire \blue_reg[2]_i_22_n_0 ;
  wire \blue_reg[2]_i_23_n_0 ;
  wire \blue_reg[2]_i_24_n_0 ;
  wire \blue_reg[2]_i_25_n_0 ;
  wire \blue_reg[2]_i_26_n_0 ;
  wire \blue_reg[2]_i_27_n_0 ;
  wire \blue_reg[2]_i_28_n_0 ;
  wire \blue_reg[2]_i_29_n_0 ;
  wire \blue_reg[2]_i_2_n_0 ;
  wire \blue_reg[2]_i_30_n_0 ;
  wire \blue_reg[2]_i_31_n_0 ;
  wire \blue_reg[2]_i_32_n_0 ;
  wire \blue_reg[2]_i_33_n_0 ;
  wire \blue_reg[2]_i_34_n_0 ;
  wire \blue_reg[2]_i_35_n_0 ;
  wire \blue_reg[2]_i_36_n_0 ;
  wire \blue_reg[2]_i_37_n_0 ;
  wire \blue_reg[2]_i_38_n_0 ;
  wire \blue_reg[2]_i_39_n_0 ;
  wire \blue_reg[2]_i_3_n_0 ;
  wire \blue_reg[2]_i_40_n_0 ;
  wire \blue_reg[2]_i_41_n_0 ;
  wire \blue_reg[2]_i_42_n_0 ;
  wire \blue_reg[2]_i_43_n_0 ;
  wire \blue_reg[2]_i_44_n_0 ;
  wire \blue_reg[2]_i_45_n_0 ;
  wire \blue_reg[2]_i_46_n_0 ;
  wire \blue_reg[2]_i_47_n_0 ;
  wire \blue_reg[2]_i_48_n_0 ;
  wire \blue_reg[2]_i_49_0 ;
  wire \blue_reg[2]_i_49_n_0 ;
  wire \blue_reg[2]_i_50_n_0 ;
  wire \blue_reg[2]_i_51_n_0 ;
  wire \blue_reg[2]_i_52_n_0 ;
  wire \blue_reg[2]_i_53_n_0 ;
  wire \blue_reg[2]_i_54_n_0 ;
  wire \blue_reg[2]_i_55_n_0 ;
  wire \blue_reg[2]_i_8_n_0 ;
  wire \blue_reg[2]_i_9_n_0 ;
  wire \blue_reg[3]_i_10_n_0 ;
  wire \blue_reg[3]_i_11_n_0 ;
  wire \blue_reg[3]_i_12_n_0 ;
  wire \blue_reg[3]_i_13_n_0 ;
  wire \blue_reg[3]_i_14_n_0 ;
  wire \blue_reg[3]_i_15_n_0 ;
  wire \blue_reg[3]_i_16_n_0 ;
  wire \blue_reg[3]_i_17_n_0 ;
  wire \blue_reg[3]_i_18_n_0 ;
  wire \blue_reg[3]_i_19_n_0 ;
  wire \blue_reg[3]_i_1_n_0 ;
  wire \blue_reg[3]_i_20_n_0 ;
  wire \blue_reg[3]_i_21_n_0 ;
  wire \blue_reg[3]_i_22_n_0 ;
  wire \blue_reg[3]_i_23_n_0 ;
  wire \blue_reg[3]_i_24_n_0 ;
  wire \blue_reg[3]_i_25_n_0 ;
  wire \blue_reg[3]_i_26_n_0 ;
  wire \blue_reg[3]_i_27_n_0 ;
  wire \blue_reg[3]_i_28_n_0 ;
  wire \blue_reg[3]_i_29_n_0 ;
  wire \blue_reg[3]_i_2_n_0 ;
  wire \blue_reg[3]_i_30_n_0 ;
  wire \blue_reg[3]_i_31_n_0 ;
  wire \blue_reg[3]_i_32_n_0 ;
  wire \blue_reg[3]_i_33_n_0 ;
  wire \blue_reg[3]_i_34_n_0 ;
  wire \blue_reg[3]_i_35_n_0 ;
  wire \blue_reg[3]_i_36_n_0 ;
  wire \blue_reg[3]_i_37_n_0 ;
  wire \blue_reg[3]_i_38_n_0 ;
  wire \blue_reg[3]_i_39_n_0 ;
  wire \blue_reg[3]_i_3_n_0 ;
  wire \blue_reg[3]_i_40_n_0 ;
  wire \blue_reg[3]_i_41_n_0 ;
  wire \blue_reg[3]_i_42_n_0 ;
  wire \blue_reg[3]_i_43_n_0 ;
  wire \blue_reg[3]_i_44_n_0 ;
  wire \blue_reg[3]_i_45_n_0 ;
  wire \blue_reg[3]_i_46_n_0 ;
  wire \blue_reg[3]_i_47_n_0 ;
  wire \blue_reg[3]_i_48_n_0 ;
  wire \blue_reg[3]_i_49_0 ;
  wire \blue_reg[3]_i_49_n_0 ;
  wire \blue_reg[3]_i_50_n_0 ;
  wire \blue_reg[3]_i_51_n_0 ;
  wire \blue_reg[3]_i_52_n_0 ;
  wire \blue_reg[3]_i_53_n_0 ;
  wire \blue_reg[3]_i_54_n_0 ;
  wire \blue_reg[3]_i_55_n_0 ;
  wire \blue_reg[3]_i_8_n_0 ;
  wire \blue_reg[3]_i_9_n_0 ;
  wire clk;
  wire [3:0]green;
  wire \green[0]_i_100_n_0 ;
  wire \green[0]_i_101_n_0 ;
  wire \green[0]_i_102_n_0 ;
  wire \green[0]_i_103_n_0 ;
  wire \green[0]_i_104_n_0 ;
  wire \green[0]_i_105_n_0 ;
  wire \green[0]_i_106_n_0 ;
  wire \green[0]_i_107_n_0 ;
  wire \green[0]_i_108_n_0 ;
  wire \green[0]_i_109_n_0 ;
  wire \green[0]_i_110_n_0 ;
  wire \green[0]_i_111_n_0 ;
  wire \green[0]_i_112_n_0 ;
  wire \green[0]_i_113_n_0 ;
  wire \green[0]_i_114_n_0 ;
  wire \green[0]_i_115_n_0 ;
  wire \green[0]_i_116_n_0 ;
  wire \green[0]_i_117_n_0 ;
  wire \green[0]_i_118_n_0 ;
  wire \green[0]_i_119_n_0 ;
  wire \green[0]_i_4_n_0 ;
  wire \green[0]_i_56_n_0 ;
  wire \green[0]_i_57_n_0 ;
  wire \green[0]_i_58_n_0 ;
  wire \green[0]_i_59_n_0 ;
  wire \green[0]_i_5_n_0 ;
  wire \green[0]_i_60_n_0 ;
  wire \green[0]_i_61_n_0 ;
  wire \green[0]_i_62_n_0 ;
  wire \green[0]_i_63_n_0 ;
  wire \green[0]_i_64_n_0 ;
  wire \green[0]_i_65_n_0 ;
  wire \green[0]_i_66_n_0 ;
  wire \green[0]_i_67_n_0 ;
  wire \green[0]_i_68_n_0 ;
  wire \green[0]_i_69_n_0 ;
  wire \green[0]_i_6_n_0 ;
  wire \green[0]_i_70_n_0 ;
  wire \green[0]_i_71_n_0 ;
  wire \green[0]_i_72_n_0 ;
  wire \green[0]_i_73_n_0 ;
  wire \green[0]_i_74_n_0 ;
  wire \green[0]_i_75_n_0 ;
  wire \green[0]_i_76_n_0 ;
  wire \green[0]_i_77_n_0 ;
  wire \green[0]_i_78_n_0 ;
  wire \green[0]_i_79_n_0 ;
  wire \green[0]_i_7_n_0 ;
  wire \green[0]_i_80_n_0 ;
  wire \green[0]_i_81_n_0 ;
  wire \green[0]_i_82_n_0 ;
  wire \green[0]_i_83_n_0 ;
  wire \green[0]_i_84_n_0 ;
  wire \green[0]_i_85_n_0 ;
  wire \green[0]_i_86_n_0 ;
  wire \green[0]_i_87_n_0 ;
  wire \green[0]_i_88_n_0 ;
  wire \green[0]_i_89_n_0 ;
  wire \green[0]_i_90_n_0 ;
  wire \green[0]_i_91_n_0 ;
  wire \green[0]_i_92_n_0 ;
  wire \green[0]_i_93_n_0 ;
  wire \green[0]_i_94_n_0 ;
  wire \green[0]_i_95_n_0 ;
  wire \green[0]_i_96_n_0 ;
  wire \green[0]_i_97_n_0 ;
  wire \green[0]_i_98_n_0 ;
  wire \green[0]_i_99_n_0 ;
  wire \green[1]_i_100_0 ;
  wire \green[1]_i_100_1 ;
  wire \green[1]_i_100_2 ;
  wire [5:0]\green[1]_i_100_3 ;
  wire \green[1]_i_100_n_0 ;
  wire \green[1]_i_101_n_0 ;
  wire \green[1]_i_102_n_0 ;
  wire \green[1]_i_103_n_0 ;
  wire \green[1]_i_104_n_0 ;
  wire \green[1]_i_105_n_0 ;
  wire [0:0]\green[1]_i_106_0 ;
  wire \green[1]_i_106_n_0 ;
  wire \green[1]_i_107_n_0 ;
  wire \green[1]_i_108_n_0 ;
  wire \green[1]_i_109_n_0 ;
  wire \green[1]_i_110_n_0 ;
  wire \green[1]_i_111_n_0 ;
  wire \green[1]_i_112_n_0 ;
  wire \green[1]_i_113_n_0 ;
  wire \green[1]_i_114_n_0 ;
  wire \green[1]_i_115_n_0 ;
  wire [4:0]\green[1]_i_116_0 ;
  wire \green[1]_i_116_1 ;
  wire \green[1]_i_116_2 ;
  wire \green[1]_i_116_3 ;
  wire [5:0]\green[1]_i_116_4 ;
  wire \green[1]_i_116_n_0 ;
  wire \green[1]_i_117_n_0 ;
  wire \green[1]_i_118_n_0 ;
  wire \green[1]_i_119_n_0 ;
  wire \green[1]_i_4_n_0 ;
  wire \green[1]_i_56_n_0 ;
  wire \green[1]_i_57_n_0 ;
  wire \green[1]_i_58_n_0 ;
  wire \green[1]_i_59_n_0 ;
  wire \green[1]_i_5_n_0 ;
  wire \green[1]_i_60_n_0 ;
  wire \green[1]_i_61_n_0 ;
  wire \green[1]_i_62_n_0 ;
  wire \green[1]_i_63_n_0 ;
  wire \green[1]_i_64_n_0 ;
  wire \green[1]_i_65_n_0 ;
  wire \green[1]_i_66_n_0 ;
  wire [3:0]\green[1]_i_67_0 ;
  wire \green[1]_i_67_n_0 ;
  wire [5:0]\green[1]_i_68_0 ;
  wire \green[1]_i_68_n_0 ;
  wire \green[1]_i_69_n_0 ;
  wire \green[1]_i_6_n_0 ;
  wire \green[1]_i_70_n_0 ;
  wire \green[1]_i_71_n_0 ;
  wire [4:0]\green[1]_i_72_0 ;
  wire \green[1]_i_72_n_0 ;
  wire \green[1]_i_73_n_0 ;
  wire \green[1]_i_74_n_0 ;
  wire \green[1]_i_75_n_0 ;
  wire \green[1]_i_76_n_0 ;
  wire \green[1]_i_77_n_0 ;
  wire \green[1]_i_78_n_0 ;
  wire \green[1]_i_79_n_0 ;
  wire \green[1]_i_7_n_0 ;
  wire [0:0]\green[1]_i_80_0 ;
  wire \green[1]_i_80_n_0 ;
  wire \green[1]_i_81_n_0 ;
  wire \green[1]_i_82_n_0 ;
  wire \green[1]_i_83_n_0 ;
  wire \green[1]_i_84_0 ;
  wire \green[1]_i_84_1 ;
  wire \green[1]_i_84_2 ;
  wire [5:0]\green[1]_i_84_3 ;
  wire \green[1]_i_84_n_0 ;
  wire \green[1]_i_85_n_0 ;
  wire [4:0]\green[1]_i_86_0 ;
  wire \green[1]_i_86_n_0 ;
  wire \green[1]_i_87_n_0 ;
  wire \green[1]_i_88_n_0 ;
  wire \green[1]_i_89_n_0 ;
  wire \green[1]_i_90_n_0 ;
  wire \green[1]_i_91_n_0 ;
  wire \green[1]_i_92_n_0 ;
  wire \green[1]_i_93_n_0 ;
  wire \green[1]_i_94_n_0 ;
  wire \green[1]_i_95_n_0 ;
  wire \green[1]_i_96_n_0 ;
  wire \green[1]_i_97_n_0 ;
  wire [3:0]\green[1]_i_98_0 ;
  wire \green[1]_i_98_n_0 ;
  wire \green[1]_i_99_n_0 ;
  wire \green[2]_i_100_n_0 ;
  wire \green[2]_i_101_n_0 ;
  wire \green[2]_i_102_n_0 ;
  wire \green[2]_i_103_n_0 ;
  wire \green[2]_i_104_n_0 ;
  wire \green[2]_i_105_n_0 ;
  wire \green[2]_i_106_n_0 ;
  wire \green[2]_i_107_n_0 ;
  wire \green[2]_i_108_n_0 ;
  wire \green[2]_i_109_n_0 ;
  wire \green[2]_i_110_n_0 ;
  wire \green[2]_i_111_n_0 ;
  wire \green[2]_i_112_n_0 ;
  wire \green[2]_i_113_n_0 ;
  wire \green[2]_i_114_n_0 ;
  wire \green[2]_i_115_n_0 ;
  wire \green[2]_i_116_n_0 ;
  wire \green[2]_i_117_n_0 ;
  wire \green[2]_i_118_n_0 ;
  wire \green[2]_i_119_n_0 ;
  wire \green[2]_i_4_0 ;
  wire \green[2]_i_4_n_0 ;
  wire \green[2]_i_56_n_0 ;
  wire \green[2]_i_57_n_0 ;
  wire \green[2]_i_58_n_0 ;
  wire \green[2]_i_59_n_0 ;
  wire \green[2]_i_5_n_0 ;
  wire \green[2]_i_60_n_0 ;
  wire \green[2]_i_61_n_0 ;
  wire \green[2]_i_62_n_0 ;
  wire \green[2]_i_63_n_0 ;
  wire \green[2]_i_64_n_0 ;
  wire \green[2]_i_65_n_0 ;
  wire \green[2]_i_66_n_0 ;
  wire \green[2]_i_67_n_0 ;
  wire \green[2]_i_68_n_0 ;
  wire \green[2]_i_69_n_0 ;
  wire \green[2]_i_6_n_0 ;
  wire \green[2]_i_70_n_0 ;
  wire \green[2]_i_71_n_0 ;
  wire \green[2]_i_72_n_0 ;
  wire \green[2]_i_73_n_0 ;
  wire \green[2]_i_74_n_0 ;
  wire \green[2]_i_75_n_0 ;
  wire \green[2]_i_76_n_0 ;
  wire \green[2]_i_77_n_0 ;
  wire \green[2]_i_78_n_0 ;
  wire \green[2]_i_79_n_0 ;
  wire \green[2]_i_7_n_0 ;
  wire \green[2]_i_80_n_0 ;
  wire \green[2]_i_81_n_0 ;
  wire \green[2]_i_82_n_0 ;
  wire \green[2]_i_83_n_0 ;
  wire \green[2]_i_84_n_0 ;
  wire \green[2]_i_85_n_0 ;
  wire \green[2]_i_86_n_0 ;
  wire \green[2]_i_87_n_0 ;
  wire \green[2]_i_88_n_0 ;
  wire \green[2]_i_89_n_0 ;
  wire \green[2]_i_90_n_0 ;
  wire \green[2]_i_91_n_0 ;
  wire \green[2]_i_92_n_0 ;
  wire \green[2]_i_93_n_0 ;
  wire \green[2]_i_94_n_0 ;
  wire \green[2]_i_95_n_0 ;
  wire \green[2]_i_96_n_0 ;
  wire \green[2]_i_97_n_0 ;
  wire \green[2]_i_98_n_0 ;
  wire \green[2]_i_99_n_0 ;
  wire \green[3]_i_100_n_0 ;
  wire \green[3]_i_101_n_0 ;
  wire \green[3]_i_102_n_0 ;
  wire \green[3]_i_103_n_0 ;
  wire \green[3]_i_104_n_0 ;
  wire \green[3]_i_105_n_0 ;
  wire \green[3]_i_106_n_0 ;
  wire \green[3]_i_107_n_0 ;
  wire \green[3]_i_108_n_0 ;
  wire \green[3]_i_109_n_0 ;
  wire \green[3]_i_110_n_0 ;
  wire \green[3]_i_111_n_0 ;
  wire \green[3]_i_112_n_0 ;
  wire \green[3]_i_113_n_0 ;
  wire \green[3]_i_114_n_0 ;
  wire \green[3]_i_115_n_0 ;
  wire \green[3]_i_116_n_0 ;
  wire \green[3]_i_117_n_0 ;
  wire \green[3]_i_118_n_0 ;
  wire \green[3]_i_119_n_0 ;
  wire \green[3]_i_4_n_0 ;
  wire \green[3]_i_56_n_0 ;
  wire \green[3]_i_57_n_0 ;
  wire \green[3]_i_58_n_0 ;
  wire \green[3]_i_59_n_0 ;
  wire \green[3]_i_5_n_0 ;
  wire \green[3]_i_60_n_0 ;
  wire \green[3]_i_61_n_0 ;
  wire \green[3]_i_62_n_0 ;
  wire \green[3]_i_63_n_0 ;
  wire \green[3]_i_64_n_0 ;
  wire \green[3]_i_65_n_0 ;
  wire \green[3]_i_66_n_0 ;
  wire \green[3]_i_67_n_0 ;
  wire \green[3]_i_68_n_0 ;
  wire \green[3]_i_69_n_0 ;
  wire \green[3]_i_6_n_0 ;
  wire \green[3]_i_70_n_0 ;
  wire \green[3]_i_71_n_0 ;
  wire \green[3]_i_72_n_0 ;
  wire \green[3]_i_73_n_0 ;
  wire \green[3]_i_74_n_0 ;
  wire \green[3]_i_75_n_0 ;
  wire \green[3]_i_76_n_0 ;
  wire \green[3]_i_77_n_0 ;
  wire \green[3]_i_78_n_0 ;
  wire \green[3]_i_79_n_0 ;
  wire \green[3]_i_7_n_0 ;
  wire \green[3]_i_80_n_0 ;
  wire \green[3]_i_81_n_0 ;
  wire \green[3]_i_82_n_0 ;
  wire \green[3]_i_83_n_0 ;
  wire \green[3]_i_84_n_0 ;
  wire \green[3]_i_85_n_0 ;
  wire \green[3]_i_86_n_0 ;
  wire \green[3]_i_87_n_0 ;
  wire \green[3]_i_88_n_0 ;
  wire \green[3]_i_89_n_0 ;
  wire \green[3]_i_90_n_0 ;
  wire \green[3]_i_91_n_0 ;
  wire \green[3]_i_92_n_0 ;
  wire \green[3]_i_93_n_0 ;
  wire \green[3]_i_94_n_0 ;
  wire \green[3]_i_95_n_0 ;
  wire \green[3]_i_96_n_0 ;
  wire \green[3]_i_97_n_0 ;
  wire \green[3]_i_98_n_0 ;
  wire \green[3]_i_99_n_0 ;
  wire \green_reg[0]_i_10_n_0 ;
  wire \green_reg[0]_i_11_n_0 ;
  wire \green_reg[0]_i_12_n_0 ;
  wire \green_reg[0]_i_13_n_0 ;
  wire \green_reg[0]_i_14_n_0 ;
  wire \green_reg[0]_i_15_n_0 ;
  wire \green_reg[0]_i_16_n_0 ;
  wire \green_reg[0]_i_17_n_0 ;
  wire \green_reg[0]_i_18_n_0 ;
  wire \green_reg[0]_i_19_n_0 ;
  wire \green_reg[0]_i_1_n_0 ;
  wire \green_reg[0]_i_20_n_0 ;
  wire \green_reg[0]_i_21_n_0 ;
  wire \green_reg[0]_i_22_n_0 ;
  wire \green_reg[0]_i_23_n_0 ;
  wire \green_reg[0]_i_24_n_0 ;
  wire \green_reg[0]_i_25_n_0 ;
  wire \green_reg[0]_i_26_n_0 ;
  wire \green_reg[0]_i_27_n_0 ;
  wire \green_reg[0]_i_28_n_0 ;
  wire \green_reg[0]_i_29_n_0 ;
  wire \green_reg[0]_i_2_n_0 ;
  wire \green_reg[0]_i_30_n_0 ;
  wire \green_reg[0]_i_31_n_0 ;
  wire \green_reg[0]_i_32_n_0 ;
  wire \green_reg[0]_i_33_n_0 ;
  wire \green_reg[0]_i_34_n_0 ;
  wire \green_reg[0]_i_35_n_0 ;
  wire \green_reg[0]_i_36_n_0 ;
  wire \green_reg[0]_i_37_n_0 ;
  wire \green_reg[0]_i_38_n_0 ;
  wire \green_reg[0]_i_39_n_0 ;
  wire \green_reg[0]_i_3_n_0 ;
  wire \green_reg[0]_i_40_n_0 ;
  wire \green_reg[0]_i_41_n_0 ;
  wire \green_reg[0]_i_42_n_0 ;
  wire \green_reg[0]_i_43_n_0 ;
  wire \green_reg[0]_i_44_n_0 ;
  wire \green_reg[0]_i_45_n_0 ;
  wire \green_reg[0]_i_46_n_0 ;
  wire \green_reg[0]_i_47_n_0 ;
  wire \green_reg[0]_i_48_n_0 ;
  wire \green_reg[0]_i_49_0 ;
  wire \green_reg[0]_i_49_n_0 ;
  wire \green_reg[0]_i_50_n_0 ;
  wire \green_reg[0]_i_51_n_0 ;
  wire \green_reg[0]_i_52_n_0 ;
  wire \green_reg[0]_i_53_n_0 ;
  wire \green_reg[0]_i_54_n_0 ;
  wire \green_reg[0]_i_55_n_0 ;
  wire \green_reg[0]_i_8_n_0 ;
  wire \green_reg[0]_i_9_n_0 ;
  wire \green_reg[1]_i_10_n_0 ;
  wire \green_reg[1]_i_11_n_0 ;
  wire \green_reg[1]_i_12_n_0 ;
  wire \green_reg[1]_i_13_n_0 ;
  wire \green_reg[1]_i_14_n_0 ;
  wire \green_reg[1]_i_15_n_0 ;
  wire \green_reg[1]_i_16_n_0 ;
  wire \green_reg[1]_i_17_n_0 ;
  wire \green_reg[1]_i_18_n_0 ;
  wire \green_reg[1]_i_19_n_0 ;
  wire \green_reg[1]_i_1_n_0 ;
  wire \green_reg[1]_i_20_0 ;
  wire \green_reg[1]_i_20_n_0 ;
  wire \green_reg[1]_i_21_n_0 ;
  wire \green_reg[1]_i_22_n_0 ;
  wire \green_reg[1]_i_23_n_0 ;
  wire \green_reg[1]_i_24_n_0 ;
  wire \green_reg[1]_i_25_n_0 ;
  wire \green_reg[1]_i_26_n_0 ;
  wire \green_reg[1]_i_27_n_0 ;
  wire \green_reg[1]_i_28_n_0 ;
  wire \green_reg[1]_i_29_n_0 ;
  wire \green_reg[1]_i_2_n_0 ;
  wire \green_reg[1]_i_30_n_0 ;
  wire \green_reg[1]_i_31_n_0 ;
  wire \green_reg[1]_i_32_n_0 ;
  wire \green_reg[1]_i_33_n_0 ;
  wire \green_reg[1]_i_34_n_0 ;
  wire \green_reg[1]_i_35_n_0 ;
  wire \green_reg[1]_i_36_n_0 ;
  wire \green_reg[1]_i_37_n_0 ;
  wire \green_reg[1]_i_38_n_0 ;
  wire \green_reg[1]_i_39_n_0 ;
  wire \green_reg[1]_i_3_n_0 ;
  wire \green_reg[1]_i_40_n_0 ;
  wire \green_reg[1]_i_41_n_0 ;
  wire \green_reg[1]_i_42_n_0 ;
  wire \green_reg[1]_i_43_n_0 ;
  wire \green_reg[1]_i_44_n_0 ;
  wire \green_reg[1]_i_45_n_0 ;
  wire \green_reg[1]_i_46_n_0 ;
  wire \green_reg[1]_i_47_n_0 ;
  wire \green_reg[1]_i_48_n_0 ;
  wire \green_reg[1]_i_49_0 ;
  wire \green_reg[1]_i_49_n_0 ;
  wire \green_reg[1]_i_50_n_0 ;
  wire \green_reg[1]_i_51_n_0 ;
  wire \green_reg[1]_i_52_n_0 ;
  wire \green_reg[1]_i_53_n_0 ;
  wire \green_reg[1]_i_54_n_0 ;
  wire \green_reg[1]_i_55_n_0 ;
  wire \green_reg[1]_i_8_n_0 ;
  wire \green_reg[1]_i_9_n_0 ;
  wire \green_reg[2]_i_10_n_0 ;
  wire \green_reg[2]_i_11_n_0 ;
  wire \green_reg[2]_i_12_n_0 ;
  wire \green_reg[2]_i_13_n_0 ;
  wire \green_reg[2]_i_14_n_0 ;
  wire \green_reg[2]_i_15_n_0 ;
  wire \green_reg[2]_i_16_n_0 ;
  wire \green_reg[2]_i_17_n_0 ;
  wire \green_reg[2]_i_18_n_0 ;
  wire \green_reg[2]_i_19_n_0 ;
  wire \green_reg[2]_i_1_n_0 ;
  wire \green_reg[2]_i_20_n_0 ;
  wire \green_reg[2]_i_21_n_0 ;
  wire \green_reg[2]_i_22_n_0 ;
  wire \green_reg[2]_i_23_n_0 ;
  wire \green_reg[2]_i_24_n_0 ;
  wire \green_reg[2]_i_25_n_0 ;
  wire \green_reg[2]_i_26_n_0 ;
  wire \green_reg[2]_i_27_n_0 ;
  wire \green_reg[2]_i_28_n_0 ;
  wire \green_reg[2]_i_29_n_0 ;
  wire \green_reg[2]_i_2_n_0 ;
  wire \green_reg[2]_i_30_n_0 ;
  wire \green_reg[2]_i_31_n_0 ;
  wire \green_reg[2]_i_32_n_0 ;
  wire \green_reg[2]_i_33_n_0 ;
  wire \green_reg[2]_i_34_n_0 ;
  wire \green_reg[2]_i_35_n_0 ;
  wire \green_reg[2]_i_36_n_0 ;
  wire \green_reg[2]_i_37_n_0 ;
  wire \green_reg[2]_i_38_n_0 ;
  wire \green_reg[2]_i_39_n_0 ;
  wire \green_reg[2]_i_3_n_0 ;
  wire \green_reg[2]_i_40_n_0 ;
  wire \green_reg[2]_i_41_n_0 ;
  wire \green_reg[2]_i_42_n_0 ;
  wire \green_reg[2]_i_43_n_0 ;
  wire \green_reg[2]_i_44_n_0 ;
  wire \green_reg[2]_i_45_n_0 ;
  wire \green_reg[2]_i_46_n_0 ;
  wire \green_reg[2]_i_47_n_0 ;
  wire \green_reg[2]_i_48_n_0 ;
  wire \green_reg[2]_i_49_0 ;
  wire \green_reg[2]_i_49_n_0 ;
  wire \green_reg[2]_i_50_n_0 ;
  wire \green_reg[2]_i_51_n_0 ;
  wire \green_reg[2]_i_52_n_0 ;
  wire \green_reg[2]_i_53_n_0 ;
  wire \green_reg[2]_i_54_n_0 ;
  wire \green_reg[2]_i_55_n_0 ;
  wire \green_reg[2]_i_8_n_0 ;
  wire \green_reg[2]_i_9_n_0 ;
  wire \green_reg[3]_i_10_n_0 ;
  wire \green_reg[3]_i_11_n_0 ;
  wire \green_reg[3]_i_12_n_0 ;
  wire \green_reg[3]_i_13_n_0 ;
  wire \green_reg[3]_i_14_n_0 ;
  wire \green_reg[3]_i_15_n_0 ;
  wire \green_reg[3]_i_16_n_0 ;
  wire \green_reg[3]_i_17_n_0 ;
  wire \green_reg[3]_i_18_n_0 ;
  wire \green_reg[3]_i_19_n_0 ;
  wire \green_reg[3]_i_1_n_0 ;
  wire \green_reg[3]_i_20_n_0 ;
  wire \green_reg[3]_i_21_n_0 ;
  wire \green_reg[3]_i_22_n_0 ;
  wire \green_reg[3]_i_23_n_0 ;
  wire \green_reg[3]_i_24_n_0 ;
  wire \green_reg[3]_i_25_n_0 ;
  wire \green_reg[3]_i_26_n_0 ;
  wire \green_reg[3]_i_27_n_0 ;
  wire \green_reg[3]_i_28_n_0 ;
  wire \green_reg[3]_i_29_n_0 ;
  wire \green_reg[3]_i_2_n_0 ;
  wire \green_reg[3]_i_30_n_0 ;
  wire \green_reg[3]_i_31_n_0 ;
  wire \green_reg[3]_i_32_n_0 ;
  wire \green_reg[3]_i_33_n_0 ;
  wire \green_reg[3]_i_34_n_0 ;
  wire \green_reg[3]_i_35_n_0 ;
  wire \green_reg[3]_i_36_n_0 ;
  wire \green_reg[3]_i_37_n_0 ;
  wire \green_reg[3]_i_38_n_0 ;
  wire \green_reg[3]_i_39_n_0 ;
  wire \green_reg[3]_i_3_n_0 ;
  wire \green_reg[3]_i_40_n_0 ;
  wire \green_reg[3]_i_41_n_0 ;
  wire \green_reg[3]_i_42_n_0 ;
  wire \green_reg[3]_i_43_n_0 ;
  wire \green_reg[3]_i_44_n_0 ;
  wire \green_reg[3]_i_45_n_0 ;
  wire \green_reg[3]_i_46_n_0 ;
  wire \green_reg[3]_i_47_n_0 ;
  wire \green_reg[3]_i_48_n_0 ;
  wire \green_reg[3]_i_49_0 ;
  wire \green_reg[3]_i_49_n_0 ;
  wire \green_reg[3]_i_50_n_0 ;
  wire \green_reg[3]_i_51_n_0 ;
  wire \green_reg[3]_i_52_n_0 ;
  wire \green_reg[3]_i_53_n_0 ;
  wire \green_reg[3]_i_54_n_0 ;
  wire \green_reg[3]_i_55_n_0 ;
  wire \green_reg[3]_i_8_n_0 ;
  wire \green_reg[3]_i_9_n_0 ;
  wire hs;
  wire hsync;
  wire [3:0]p_1_in;
  wire [3:0]red;
  wire \red[0]_i_100_0 ;
  wire \red[0]_i_100_1 ;
  wire \red[0]_i_100_2 ;
  wire [5:0]\red[0]_i_100_3 ;
  wire \red[0]_i_100_n_0 ;
  wire \red[0]_i_101_n_0 ;
  wire \red[0]_i_102_n_0 ;
  wire \red[0]_i_103_n_0 ;
  wire \red[0]_i_104_n_0 ;
  wire [4:0]\red[0]_i_105_0 ;
  wire \red[0]_i_105_n_0 ;
  wire \red[0]_i_106_n_0 ;
  wire [0:0]\red[0]_i_107_0 ;
  wire \red[0]_i_107_n_0 ;
  wire \red[0]_i_108_n_0 ;
  wire \red[0]_i_109_n_0 ;
  wire \red[0]_i_110_n_0 ;
  wire \red[0]_i_111_n_0 ;
  wire \red[0]_i_112_n_0 ;
  wire \red[0]_i_113_n_0 ;
  wire \red[0]_i_114_n_0 ;
  wire \red[0]_i_115_n_0 ;
  wire \red[0]_i_116_0 ;
  wire \red[0]_i_116_1 ;
  wire \red[0]_i_116_2 ;
  wire [5:0]\red[0]_i_116_3 ;
  wire \red[0]_i_116_n_0 ;
  wire \red[0]_i_117_n_0 ;
  wire \red[0]_i_118_n_0 ;
  wire [4:0]\red[0]_i_119_0 ;
  wire \red[0]_i_119_n_0 ;
  wire \red[0]_i_4_n_0 ;
  wire \red[0]_i_56_n_0 ;
  wire \red[0]_i_57_n_0 ;
  wire \red[0]_i_58_n_0 ;
  wire \red[0]_i_59_n_0 ;
  wire \red[0]_i_5_n_0 ;
  wire \red[0]_i_60_n_0 ;
  wire \red[0]_i_61_n_0 ;
  wire [4:0]\red[0]_i_62_0 ;
  wire \red[0]_i_62_n_0 ;
  wire \red[0]_i_63_n_0 ;
  wire \red[0]_i_64_n_0 ;
  wire \red[0]_i_65_n_0 ;
  wire \red[0]_i_66_n_0 ;
  wire \red[0]_i_67_n_0 ;
  wire [4:0]\red[0]_i_68_0 ;
  wire [5:0]\red[0]_i_68_1 ;
  wire \red[0]_i_68_n_0 ;
  wire \red[0]_i_69_n_0 ;
  wire \red[0]_i_6_n_0 ;
  wire [1:0]\red[0]_i_70_0 ;
  wire \red[0]_i_70_n_0 ;
  wire \red[0]_i_71_n_0 ;
  wire \red[0]_i_72_n_0 ;
  wire \red[0]_i_73_n_0 ;
  wire [4:0]\red[0]_i_74_0 ;
  wire \red[0]_i_74_n_0 ;
  wire \red[0]_i_75_n_0 ;
  wire \red[0]_i_76_n_0 ;
  wire \red[0]_i_77_n_0 ;
  wire \red[0]_i_78_n_0 ;
  wire \red[0]_i_79_n_0 ;
  wire \red[0]_i_7_n_0 ;
  wire [2:0]\red[0]_i_80_0 ;
  wire \red[0]_i_80_n_0 ;
  wire \red[0]_i_81_n_0 ;
  wire \red[0]_i_82_n_0 ;
  wire \red[0]_i_83_n_0 ;
  wire \red[0]_i_84_0 ;
  wire \red[0]_i_84_1 ;
  wire \red[0]_i_84_2 ;
  wire [5:0]\red[0]_i_84_3 ;
  wire \red[0]_i_84_n_0 ;
  wire \red[0]_i_85_n_0 ;
  wire \red[0]_i_86_n_0 ;
  wire \red[0]_i_87_n_0 ;
  wire \red[0]_i_88_n_0 ;
  wire \red[0]_i_89_n_0 ;
  wire \red[0]_i_90_n_0 ;
  wire \red[0]_i_91_n_0 ;
  wire \red[0]_i_92_n_0 ;
  wire [4:0]\red[0]_i_93_0 ;
  wire \red[0]_i_93_n_0 ;
  wire \red[0]_i_94_n_0 ;
  wire \red[0]_i_95_n_0 ;
  wire \red[0]_i_96_n_0 ;
  wire \red[0]_i_97_n_0 ;
  wire \red[0]_i_98_n_0 ;
  wire \red[0]_i_99_n_0 ;
  wire \red[1]_i_100_n_0 ;
  wire \red[1]_i_101_n_0 ;
  wire \red[1]_i_102_n_0 ;
  wire \red[1]_i_103_n_0 ;
  wire \red[1]_i_104_n_0 ;
  wire \red[1]_i_105_n_0 ;
  wire \red[1]_i_106_n_0 ;
  wire \red[1]_i_107_n_0 ;
  wire \red[1]_i_108_n_0 ;
  wire \red[1]_i_109_n_0 ;
  wire \red[1]_i_110_n_0 ;
  wire \red[1]_i_111_n_0 ;
  wire \red[1]_i_112_n_0 ;
  wire \red[1]_i_113_n_0 ;
  wire \red[1]_i_114_n_0 ;
  wire \red[1]_i_115_n_0 ;
  wire \red[1]_i_116_n_0 ;
  wire \red[1]_i_117_n_0 ;
  wire \red[1]_i_118_n_0 ;
  wire \red[1]_i_119_n_0 ;
  wire \red[1]_i_4_n_0 ;
  wire \red[1]_i_56_n_0 ;
  wire \red[1]_i_57_n_0 ;
  wire \red[1]_i_58_n_0 ;
  wire \red[1]_i_59_n_0 ;
  wire \red[1]_i_5_n_0 ;
  wire \red[1]_i_60_n_0 ;
  wire \red[1]_i_61_n_0 ;
  wire \red[1]_i_62_n_0 ;
  wire \red[1]_i_63_n_0 ;
  wire \red[1]_i_64_n_0 ;
  wire \red[1]_i_65_n_0 ;
  wire \red[1]_i_66_n_0 ;
  wire \red[1]_i_67_n_0 ;
  wire \red[1]_i_68_n_0 ;
  wire \red[1]_i_69_n_0 ;
  wire \red[1]_i_6_n_0 ;
  wire \red[1]_i_70_n_0 ;
  wire \red[1]_i_71_n_0 ;
  wire \red[1]_i_72_n_0 ;
  wire \red[1]_i_73_n_0 ;
  wire \red[1]_i_74_n_0 ;
  wire \red[1]_i_75_n_0 ;
  wire \red[1]_i_76_n_0 ;
  wire \red[1]_i_77_n_0 ;
  wire \red[1]_i_78_n_0 ;
  wire \red[1]_i_79_n_0 ;
  wire \red[1]_i_7_n_0 ;
  wire \red[1]_i_80_n_0 ;
  wire \red[1]_i_81_n_0 ;
  wire \red[1]_i_82_n_0 ;
  wire \red[1]_i_83_n_0 ;
  wire \red[1]_i_84_n_0 ;
  wire \red[1]_i_85_n_0 ;
  wire \red[1]_i_86_n_0 ;
  wire \red[1]_i_87_n_0 ;
  wire \red[1]_i_88_n_0 ;
  wire \red[1]_i_89_n_0 ;
  wire \red[1]_i_90_n_0 ;
  wire \red[1]_i_91_n_0 ;
  wire \red[1]_i_92_n_0 ;
  wire \red[1]_i_93_n_0 ;
  wire \red[1]_i_94_n_0 ;
  wire \red[1]_i_95_n_0 ;
  wire \red[1]_i_96_n_0 ;
  wire \red[1]_i_97_n_0 ;
  wire \red[1]_i_98_n_0 ;
  wire \red[1]_i_99_n_0 ;
  wire \red[2]_i_100_n_0 ;
  wire \red[2]_i_101_n_0 ;
  wire \red[2]_i_102_n_0 ;
  wire \red[2]_i_103_n_0 ;
  wire \red[2]_i_104_n_0 ;
  wire \red[2]_i_105_n_0 ;
  wire \red[2]_i_106_n_0 ;
  wire \red[2]_i_107_n_0 ;
  wire \red[2]_i_108_n_0 ;
  wire \red[2]_i_109_n_0 ;
  wire \red[2]_i_110_n_0 ;
  wire \red[2]_i_111_n_0 ;
  wire \red[2]_i_112_n_0 ;
  wire \red[2]_i_113_n_0 ;
  wire \red[2]_i_114_n_0 ;
  wire \red[2]_i_115_n_0 ;
  wire \red[2]_i_116_n_0 ;
  wire \red[2]_i_117_n_0 ;
  wire \red[2]_i_118_n_0 ;
  wire \red[2]_i_119_n_0 ;
  wire \red[2]_i_4_n_0 ;
  wire \red[2]_i_56_n_0 ;
  wire \red[2]_i_57_n_0 ;
  wire \red[2]_i_58_n_0 ;
  wire \red[2]_i_59_n_0 ;
  wire \red[2]_i_5_n_0 ;
  wire \red[2]_i_60_n_0 ;
  wire \red[2]_i_61_n_0 ;
  wire \red[2]_i_62_n_0 ;
  wire \red[2]_i_63_n_0 ;
  wire \red[2]_i_64_n_0 ;
  wire \red[2]_i_65_n_0 ;
  wire \red[2]_i_66_n_0 ;
  wire \red[2]_i_67_n_0 ;
  wire \red[2]_i_68_n_0 ;
  wire \red[2]_i_69_n_0 ;
  wire \red[2]_i_6_n_0 ;
  wire \red[2]_i_70_n_0 ;
  wire \red[2]_i_71_n_0 ;
  wire \red[2]_i_72_n_0 ;
  wire \red[2]_i_73_n_0 ;
  wire \red[2]_i_74_n_0 ;
  wire \red[2]_i_75_n_0 ;
  wire \red[2]_i_76_n_0 ;
  wire \red[2]_i_77_n_0 ;
  wire \red[2]_i_78_n_0 ;
  wire \red[2]_i_79_n_0 ;
  wire \red[2]_i_7_n_0 ;
  wire \red[2]_i_80_n_0 ;
  wire \red[2]_i_81_n_0 ;
  wire \red[2]_i_82_n_0 ;
  wire \red[2]_i_83_n_0 ;
  wire \red[2]_i_84_n_0 ;
  wire \red[2]_i_85_n_0 ;
  wire \red[2]_i_86_n_0 ;
  wire \red[2]_i_87_n_0 ;
  wire \red[2]_i_88_n_0 ;
  wire \red[2]_i_89_n_0 ;
  wire \red[2]_i_90_n_0 ;
  wire \red[2]_i_91_n_0 ;
  wire \red[2]_i_92_n_0 ;
  wire \red[2]_i_93_n_0 ;
  wire \red[2]_i_94_n_0 ;
  wire \red[2]_i_95_n_0 ;
  wire \red[2]_i_96_n_0 ;
  wire \red[2]_i_97_n_0 ;
  wire \red[2]_i_98_n_0 ;
  wire \red[2]_i_99_n_0 ;
  wire \red[3]_i_100_n_0 ;
  wire \red[3]_i_101_n_0 ;
  wire \red[3]_i_102_n_0 ;
  wire \red[3]_i_103_n_0 ;
  wire \red[3]_i_104_0 ;
  wire \red[3]_i_104_1 ;
  wire \red[3]_i_104_2 ;
  wire [5:0]\red[3]_i_104_3 ;
  wire \red[3]_i_104_n_0 ;
  wire [0:0]\red[3]_i_105_0 ;
  wire \red[3]_i_105_n_0 ;
  wire \red[3]_i_106_n_0 ;
  wire \red[3]_i_107_n_0 ;
  wire \red[3]_i_108_n_0 ;
  wire \red[3]_i_109_n_0 ;
  wire \red[3]_i_10_n_0 ;
  wire \red[3]_i_110_n_0 ;
  wire \red[3]_i_111_n_0 ;
  wire \red[3]_i_112_n_0 ;
  wire \red[3]_i_113_n_0 ;
  wire \red[3]_i_114_n_0 ;
  wire \red[3]_i_115_n_0 ;
  wire \red[3]_i_116_n_0 ;
  wire [1:0]\red[3]_i_117_0 ;
  wire \red[3]_i_117_n_0 ;
  wire [0:0]\red[3]_i_118_0 ;
  wire \red[3]_i_118_n_0 ;
  wire \red[3]_i_119_n_0 ;
  wire \red[3]_i_11_0 ;
  wire \red[3]_i_11_n_0 ;
  wire \red[3]_i_120_0 ;
  wire \red[3]_i_120_1 ;
  wire \red[3]_i_120_2 ;
  wire [5:0]\red[3]_i_120_3 ;
  wire \red[3]_i_120_n_0 ;
  wire \red[3]_i_121_n_0 ;
  wire \red[3]_i_122_n_0 ;
  wire \red[3]_i_123_n_0 ;
  wire [3:0]\red[3]_i_60_0 ;
  wire [4:0]\red[3]_i_60_1 ;
  wire \red[3]_i_60_n_0 ;
  wire \red[3]_i_61_n_0 ;
  wire \red[3]_i_62_n_0 ;
  wire \red[3]_i_63_n_0 ;
  wire \red[3]_i_64_n_0 ;
  wire \red[3]_i_65_n_0 ;
  wire \red[3]_i_66_n_0 ;
  wire \red[3]_i_67_n_0 ;
  wire \red[3]_i_68_n_0 ;
  wire \red[3]_i_69_n_0 ;
  wire \red[3]_i_70_n_0 ;
  wire \red[3]_i_71_n_0 ;
  wire [5:0]\red[3]_i_72_0 ;
  wire \red[3]_i_72_n_0 ;
  wire \red[3]_i_73_n_0 ;
  wire [4:0]\red[3]_i_74_0 ;
  wire \red[3]_i_74_n_0 ;
  wire \red[3]_i_75_n_0 ;
  wire \red[3]_i_76_n_0 ;
  wire \red[3]_i_77_n_0 ;
  wire \red[3]_i_78_n_0 ;
  wire \red[3]_i_79_n_0 ;
  wire \red[3]_i_80_n_0 ;
  wire \red[3]_i_81_n_0 ;
  wire \red[3]_i_82_n_0 ;
  wire \red[3]_i_83_n_0 ;
  wire \red[3]_i_84_n_0 ;
  wire \red[3]_i_85_n_0 ;
  wire \red[3]_i_86_n_0 ;
  wire [4:0]\red[3]_i_87_0 ;
  wire \red[3]_i_87_n_0 ;
  wire \red[3]_i_88_0 ;
  wire \red[3]_i_88_1 ;
  wire \red[3]_i_88_2 ;
  wire [5:0]\red[3]_i_88_3 ;
  wire \red[3]_i_88_n_0 ;
  wire \red[3]_i_89_n_0 ;
  wire \red[3]_i_8_n_0 ;
  wire \red[3]_i_90_n_0 ;
  wire \red[3]_i_91_n_0 ;
  wire \red[3]_i_92_n_0 ;
  wire \red[3]_i_93_n_0 ;
  wire \red[3]_i_94_0 ;
  wire \red[3]_i_94_n_0 ;
  wire \red[3]_i_95_n_0 ;
  wire \red[3]_i_96_n_0 ;
  wire \red[3]_i_97_n_0 ;
  wire \red[3]_i_98_n_0 ;
  wire [4:0]\red[3]_i_99_0 ;
  wire \red[3]_i_99_n_0 ;
  wire \red[3]_i_9_n_0 ;
  wire \red_reg[0]_i_10_n_0 ;
  wire \red_reg[0]_i_11_n_0 ;
  wire \red_reg[0]_i_12_n_0 ;
  wire \red_reg[0]_i_13_n_0 ;
  wire \red_reg[0]_i_14_n_0 ;
  wire \red_reg[0]_i_15_n_0 ;
  wire \red_reg[0]_i_16_n_0 ;
  wire \red_reg[0]_i_17_n_0 ;
  wire \red_reg[0]_i_18_n_0 ;
  wire \red_reg[0]_i_19_n_0 ;
  wire \red_reg[0]_i_20_0 ;
  wire \red_reg[0]_i_20_n_0 ;
  wire \red_reg[0]_i_21_n_0 ;
  wire \red_reg[0]_i_22_n_0 ;
  wire \red_reg[0]_i_23_n_0 ;
  wire \red_reg[0]_i_24_n_0 ;
  wire \red_reg[0]_i_25_n_0 ;
  wire \red_reg[0]_i_26_n_0 ;
  wire \red_reg[0]_i_27_n_0 ;
  wire \red_reg[0]_i_28_n_0 ;
  wire \red_reg[0]_i_29_n_0 ;
  wire \red_reg[0]_i_2_n_0 ;
  wire \red_reg[0]_i_30_n_0 ;
  wire \red_reg[0]_i_31_n_0 ;
  wire \red_reg[0]_i_32_n_0 ;
  wire \red_reg[0]_i_33_n_0 ;
  wire \red_reg[0]_i_34_n_0 ;
  wire \red_reg[0]_i_35_n_0 ;
  wire \red_reg[0]_i_36_n_0 ;
  wire \red_reg[0]_i_37_n_0 ;
  wire \red_reg[0]_i_38_n_0 ;
  wire \red_reg[0]_i_39_n_0 ;
  wire \red_reg[0]_i_3_n_0 ;
  wire \red_reg[0]_i_40_n_0 ;
  wire \red_reg[0]_i_41_n_0 ;
  wire \red_reg[0]_i_42_n_0 ;
  wire \red_reg[0]_i_43_n_0 ;
  wire \red_reg[0]_i_44_n_0 ;
  wire \red_reg[0]_i_45_n_0 ;
  wire \red_reg[0]_i_46_n_0 ;
  wire \red_reg[0]_i_47_n_0 ;
  wire \red_reg[0]_i_48_n_0 ;
  wire \red_reg[0]_i_49_0 ;
  wire \red_reg[0]_i_49_n_0 ;
  wire \red_reg[0]_i_50_n_0 ;
  wire \red_reg[0]_i_51_n_0 ;
  wire \red_reg[0]_i_52_n_0 ;
  wire \red_reg[0]_i_53_n_0 ;
  wire \red_reg[0]_i_54_n_0 ;
  wire \red_reg[0]_i_55_n_0 ;
  wire \red_reg[0]_i_8_n_0 ;
  wire \red_reg[0]_i_9_n_0 ;
  wire \red_reg[1]_i_10_n_0 ;
  wire \red_reg[1]_i_11_n_0 ;
  wire \red_reg[1]_i_12_n_0 ;
  wire \red_reg[1]_i_13_n_0 ;
  wire \red_reg[1]_i_14_n_0 ;
  wire \red_reg[1]_i_15_n_0 ;
  wire \red_reg[1]_i_16_n_0 ;
  wire \red_reg[1]_i_17_n_0 ;
  wire \red_reg[1]_i_18_n_0 ;
  wire \red_reg[1]_i_19_n_0 ;
  wire \red_reg[1]_i_20_n_0 ;
  wire \red_reg[1]_i_21_n_0 ;
  wire \red_reg[1]_i_22_n_0 ;
  wire \red_reg[1]_i_23_n_0 ;
  wire \red_reg[1]_i_24_n_0 ;
  wire \red_reg[1]_i_25_n_0 ;
  wire \red_reg[1]_i_26_n_0 ;
  wire \red_reg[1]_i_27_n_0 ;
  wire \red_reg[1]_i_28_n_0 ;
  wire \red_reg[1]_i_29_n_0 ;
  wire \red_reg[1]_i_2_n_0 ;
  wire \red_reg[1]_i_30_n_0 ;
  wire \red_reg[1]_i_31_n_0 ;
  wire \red_reg[1]_i_32_n_0 ;
  wire \red_reg[1]_i_33_n_0 ;
  wire \red_reg[1]_i_34_n_0 ;
  wire \red_reg[1]_i_35_n_0 ;
  wire \red_reg[1]_i_36_n_0 ;
  wire \red_reg[1]_i_37_n_0 ;
  wire \red_reg[1]_i_38_n_0 ;
  wire \red_reg[1]_i_39_n_0 ;
  wire \red_reg[1]_i_3_n_0 ;
  wire \red_reg[1]_i_40_n_0 ;
  wire \red_reg[1]_i_41_n_0 ;
  wire \red_reg[1]_i_42_n_0 ;
  wire \red_reg[1]_i_43_n_0 ;
  wire \red_reg[1]_i_44_n_0 ;
  wire \red_reg[1]_i_45_n_0 ;
  wire \red_reg[1]_i_46_n_0 ;
  wire \red_reg[1]_i_47_n_0 ;
  wire \red_reg[1]_i_48_n_0 ;
  wire \red_reg[1]_i_49_0 ;
  wire \red_reg[1]_i_49_n_0 ;
  wire \red_reg[1]_i_50_n_0 ;
  wire \red_reg[1]_i_51_n_0 ;
  wire \red_reg[1]_i_52_n_0 ;
  wire \red_reg[1]_i_53_n_0 ;
  wire \red_reg[1]_i_54_n_0 ;
  wire \red_reg[1]_i_55_n_0 ;
  wire \red_reg[1]_i_8_n_0 ;
  wire \red_reg[1]_i_9_n_0 ;
  wire \red_reg[2]_i_10_n_0 ;
  wire \red_reg[2]_i_11_n_0 ;
  wire \red_reg[2]_i_12_n_0 ;
  wire \red_reg[2]_i_13_n_0 ;
  wire \red_reg[2]_i_14_n_0 ;
  wire \red_reg[2]_i_15_n_0 ;
  wire \red_reg[2]_i_16_n_0 ;
  wire \red_reg[2]_i_17_n_0 ;
  wire \red_reg[2]_i_18_n_0 ;
  wire \red_reg[2]_i_19_n_0 ;
  wire \red_reg[2]_i_20_n_0 ;
  wire \red_reg[2]_i_21_n_0 ;
  wire \red_reg[2]_i_22_n_0 ;
  wire \red_reg[2]_i_23_n_0 ;
  wire \red_reg[2]_i_24_n_0 ;
  wire \red_reg[2]_i_25_n_0 ;
  wire \red_reg[2]_i_26_n_0 ;
  wire \red_reg[2]_i_27_n_0 ;
  wire \red_reg[2]_i_28_n_0 ;
  wire \red_reg[2]_i_29_n_0 ;
  wire \red_reg[2]_i_2_n_0 ;
  wire \red_reg[2]_i_30_n_0 ;
  wire \red_reg[2]_i_31_n_0 ;
  wire \red_reg[2]_i_32_n_0 ;
  wire \red_reg[2]_i_33_n_0 ;
  wire \red_reg[2]_i_34_n_0 ;
  wire \red_reg[2]_i_35_n_0 ;
  wire \red_reg[2]_i_36_n_0 ;
  wire \red_reg[2]_i_37_n_0 ;
  wire \red_reg[2]_i_38_n_0 ;
  wire \red_reg[2]_i_39_n_0 ;
  wire \red_reg[2]_i_3_n_0 ;
  wire \red_reg[2]_i_40_n_0 ;
  wire \red_reg[2]_i_41_n_0 ;
  wire \red_reg[2]_i_42_n_0 ;
  wire \red_reg[2]_i_43_n_0 ;
  wire \red_reg[2]_i_44_n_0 ;
  wire \red_reg[2]_i_45_n_0 ;
  wire \red_reg[2]_i_46_n_0 ;
  wire \red_reg[2]_i_47_n_0 ;
  wire \red_reg[2]_i_48_n_0 ;
  wire \red_reg[2]_i_49_0 ;
  wire \red_reg[2]_i_49_n_0 ;
  wire \red_reg[2]_i_50_n_0 ;
  wire \red_reg[2]_i_51_n_0 ;
  wire \red_reg[2]_i_52_n_0 ;
  wire \red_reg[2]_i_53_n_0 ;
  wire \red_reg[2]_i_54_n_0 ;
  wire \red_reg[2]_i_55_n_0 ;
  wire \red_reg[2]_i_8_n_0 ;
  wire \red_reg[2]_i_9_n_0 ;
  wire \red_reg[3]_i_12_n_0 ;
  wire \red_reg[3]_i_13_n_0 ;
  wire \red_reg[3]_i_14_n_0 ;
  wire \red_reg[3]_i_15_n_0 ;
  wire \red_reg[3]_i_16_n_0 ;
  wire \red_reg[3]_i_17_n_0 ;
  wire \red_reg[3]_i_18_n_0 ;
  wire \red_reg[3]_i_19_n_0 ;
  wire \red_reg[3]_i_20_n_0 ;
  wire \red_reg[3]_i_21_n_0 ;
  wire \red_reg[3]_i_22_n_0 ;
  wire \red_reg[3]_i_23_n_0 ;
  wire \red_reg[3]_i_24_0 ;
  wire \red_reg[3]_i_24_n_0 ;
  wire \red_reg[3]_i_25_n_0 ;
  wire \red_reg[3]_i_26_n_0 ;
  wire \red_reg[3]_i_27_n_0 ;
  wire \red_reg[3]_i_28_n_0 ;
  wire \red_reg[3]_i_29_n_0 ;
  wire \red_reg[3]_i_30_n_0 ;
  wire \red_reg[3]_i_31_n_0 ;
  wire \red_reg[3]_i_32_n_0 ;
  wire \red_reg[3]_i_33_n_0 ;
  wire \red_reg[3]_i_34_n_0 ;
  wire \red_reg[3]_i_35_n_0 ;
  wire \red_reg[3]_i_36_n_0 ;
  wire \red_reg[3]_i_37_n_0 ;
  wire \red_reg[3]_i_38_n_0 ;
  wire \red_reg[3]_i_39_n_0 ;
  wire \red_reg[3]_i_40_n_0 ;
  wire \red_reg[3]_i_41_n_0 ;
  wire \red_reg[3]_i_42_n_0 ;
  wire \red_reg[3]_i_43_n_0 ;
  wire \red_reg[3]_i_44_n_0 ;
  wire \red_reg[3]_i_45_n_0 ;
  wire \red_reg[3]_i_46_n_0 ;
  wire \red_reg[3]_i_47_n_0 ;
  wire \red_reg[3]_i_48_n_0 ;
  wire \red_reg[3]_i_49_n_0 ;
  wire \red_reg[3]_i_50_n_0 ;
  wire \red_reg[3]_i_51_n_0 ;
  wire \red_reg[3]_i_52_n_0 ;
  wire [5:0]\red_reg[3]_i_53_0 ;
  wire \red_reg[3]_i_53_1 ;
  wire \red_reg[3]_i_53_n_0 ;
  wire \red_reg[3]_i_54_n_0 ;
  wire \red_reg[3]_i_55_n_0 ;
  wire \red_reg[3]_i_56_n_0 ;
  wire \red_reg[3]_i_57_n_0 ;
  wire \red_reg[3]_i_58_n_0 ;
  wire \red_reg[3]_i_59_n_0 ;
  wire \red_reg[3]_i_5_n_0 ;
  wire \red_reg[3]_i_6_n_0 ;
  wire vga_memory_reg_0_63_0_2_i_1_n_0;
  wire vga_memory_reg_0_63_0_2_i_2_n_0;
  wire vga_memory_reg_0_63_0_2_n_0;
  wire vga_memory_reg_0_63_0_2_n_1;
  wire vga_memory_reg_0_63_0_2_n_2;
  wire vga_memory_reg_0_63_3_5_n_0;
  wire vga_memory_reg_0_63_3_5_n_1;
  wire vga_memory_reg_0_63_3_5_n_2;
  wire vga_memory_reg_0_63_6_8_n_0;
  wire vga_memory_reg_0_63_6_8_n_1;
  wire vga_memory_reg_0_63_6_8_n_2;
  wire vga_memory_reg_0_63_9_11_n_0;
  wire vga_memory_reg_0_63_9_11_n_1;
  wire vga_memory_reg_0_63_9_11_n_2;
  wire vga_memory_reg_10048_10111_0_2_i_1_n_0;
  wire vga_memory_reg_10048_10111_0_2_n_0;
  wire vga_memory_reg_10048_10111_0_2_n_1;
  wire vga_memory_reg_10048_10111_0_2_n_2;
  wire vga_memory_reg_10048_10111_3_5_n_0;
  wire vga_memory_reg_10048_10111_3_5_n_1;
  wire vga_memory_reg_10048_10111_3_5_n_2;
  wire vga_memory_reg_10048_10111_6_8_n_0;
  wire vga_memory_reg_10048_10111_6_8_n_1;
  wire vga_memory_reg_10048_10111_6_8_n_2;
  wire vga_memory_reg_10048_10111_9_11_n_0;
  wire vga_memory_reg_10048_10111_9_11_n_1;
  wire vga_memory_reg_10048_10111_9_11_n_2;
  wire vga_memory_reg_10112_10175_0_2_i_1_n_0;
  wire vga_memory_reg_10112_10175_0_2_n_0;
  wire vga_memory_reg_10112_10175_0_2_n_1;
  wire vga_memory_reg_10112_10175_0_2_n_2;
  wire vga_memory_reg_10112_10175_3_5_n_0;
  wire vga_memory_reg_10112_10175_3_5_n_1;
  wire vga_memory_reg_10112_10175_3_5_n_2;
  wire vga_memory_reg_10112_10175_6_8_n_0;
  wire vga_memory_reg_10112_10175_6_8_n_1;
  wire vga_memory_reg_10112_10175_6_8_n_2;
  wire vga_memory_reg_10112_10175_9_11_n_0;
  wire vga_memory_reg_10112_10175_9_11_n_1;
  wire vga_memory_reg_10112_10175_9_11_n_2;
  wire vga_memory_reg_10176_10239_0_2_i_1_n_0;
  wire vga_memory_reg_10176_10239_0_2_n_0;
  wire vga_memory_reg_10176_10239_0_2_n_1;
  wire vga_memory_reg_10176_10239_0_2_n_2;
  wire vga_memory_reg_10176_10239_3_5_n_0;
  wire vga_memory_reg_10176_10239_3_5_n_1;
  wire vga_memory_reg_10176_10239_3_5_n_2;
  wire vga_memory_reg_10176_10239_6_8_n_0;
  wire vga_memory_reg_10176_10239_6_8_n_1;
  wire vga_memory_reg_10176_10239_6_8_n_2;
  wire vga_memory_reg_10176_10239_9_11_n_0;
  wire vga_memory_reg_10176_10239_9_11_n_1;
  wire vga_memory_reg_10176_10239_9_11_n_2;
  wire vga_memory_reg_10240_10303_0_2_i_1_n_0;
  wire vga_memory_reg_10240_10303_0_2_n_0;
  wire vga_memory_reg_10240_10303_0_2_n_1;
  wire vga_memory_reg_10240_10303_0_2_n_2;
  wire vga_memory_reg_10240_10303_3_5_n_0;
  wire vga_memory_reg_10240_10303_3_5_n_1;
  wire vga_memory_reg_10240_10303_3_5_n_2;
  wire vga_memory_reg_10240_10303_6_8_n_0;
  wire vga_memory_reg_10240_10303_6_8_n_1;
  wire vga_memory_reg_10240_10303_6_8_n_2;
  wire vga_memory_reg_10240_10303_9_11_n_0;
  wire vga_memory_reg_10240_10303_9_11_n_1;
  wire vga_memory_reg_10240_10303_9_11_n_2;
  wire vga_memory_reg_1024_1087_0_2_i_1_n_0;
  wire vga_memory_reg_1024_1087_0_2_n_0;
  wire vga_memory_reg_1024_1087_0_2_n_1;
  wire vga_memory_reg_1024_1087_0_2_n_2;
  wire vga_memory_reg_1024_1087_3_5_n_0;
  wire vga_memory_reg_1024_1087_3_5_n_1;
  wire vga_memory_reg_1024_1087_3_5_n_2;
  wire vga_memory_reg_1024_1087_6_8_n_0;
  wire vga_memory_reg_1024_1087_6_8_n_1;
  wire vga_memory_reg_1024_1087_6_8_n_2;
  wire vga_memory_reg_1024_1087_9_11_n_0;
  wire vga_memory_reg_1024_1087_9_11_n_1;
  wire vga_memory_reg_1024_1087_9_11_n_2;
  wire vga_memory_reg_10304_10367_0_2_i_1_n_0;
  wire vga_memory_reg_10304_10367_0_2_n_0;
  wire vga_memory_reg_10304_10367_0_2_n_1;
  wire vga_memory_reg_10304_10367_0_2_n_2;
  wire vga_memory_reg_10304_10367_3_5_n_0;
  wire vga_memory_reg_10304_10367_3_5_n_1;
  wire vga_memory_reg_10304_10367_3_5_n_2;
  wire vga_memory_reg_10304_10367_6_8_n_0;
  wire vga_memory_reg_10304_10367_6_8_n_1;
  wire vga_memory_reg_10304_10367_6_8_n_2;
  wire vga_memory_reg_10304_10367_9_11_n_0;
  wire vga_memory_reg_10304_10367_9_11_n_1;
  wire vga_memory_reg_10304_10367_9_11_n_2;
  wire vga_memory_reg_10368_10431_0_2_i_1_n_0;
  wire vga_memory_reg_10368_10431_0_2_n_0;
  wire vga_memory_reg_10368_10431_0_2_n_1;
  wire vga_memory_reg_10368_10431_0_2_n_2;
  wire vga_memory_reg_10368_10431_3_5_n_0;
  wire vga_memory_reg_10368_10431_3_5_n_1;
  wire vga_memory_reg_10368_10431_3_5_n_2;
  wire vga_memory_reg_10368_10431_6_8_n_0;
  wire vga_memory_reg_10368_10431_6_8_n_1;
  wire vga_memory_reg_10368_10431_6_8_n_2;
  wire vga_memory_reg_10368_10431_9_11_n_0;
  wire vga_memory_reg_10368_10431_9_11_n_1;
  wire vga_memory_reg_10368_10431_9_11_n_2;
  wire vga_memory_reg_10432_10495_0_2_i_1_n_0;
  wire vga_memory_reg_10432_10495_0_2_i_2_n_0;
  wire vga_memory_reg_10432_10495_0_2_n_0;
  wire vga_memory_reg_10432_10495_0_2_n_1;
  wire vga_memory_reg_10432_10495_0_2_n_2;
  wire vga_memory_reg_10432_10495_3_5_n_0;
  wire vga_memory_reg_10432_10495_3_5_n_1;
  wire vga_memory_reg_10432_10495_3_5_n_2;
  wire vga_memory_reg_10432_10495_6_8_n_0;
  wire vga_memory_reg_10432_10495_6_8_n_1;
  wire vga_memory_reg_10432_10495_6_8_n_2;
  wire vga_memory_reg_10432_10495_9_11_n_0;
  wire vga_memory_reg_10432_10495_9_11_n_1;
  wire vga_memory_reg_10432_10495_9_11_n_2;
  wire vga_memory_reg_10496_10559_0_2_i_1_n_0;
  wire vga_memory_reg_10496_10559_0_2_n_0;
  wire vga_memory_reg_10496_10559_0_2_n_1;
  wire vga_memory_reg_10496_10559_0_2_n_2;
  wire vga_memory_reg_10496_10559_3_5_n_0;
  wire vga_memory_reg_10496_10559_3_5_n_1;
  wire vga_memory_reg_10496_10559_3_5_n_2;
  wire vga_memory_reg_10496_10559_6_8_n_0;
  wire vga_memory_reg_10496_10559_6_8_n_1;
  wire vga_memory_reg_10496_10559_6_8_n_2;
  wire vga_memory_reg_10496_10559_9_11_n_0;
  wire vga_memory_reg_10496_10559_9_11_n_1;
  wire vga_memory_reg_10496_10559_9_11_n_2;
  wire vga_memory_reg_10560_10623_0_2_i_1_n_0;
  wire vga_memory_reg_10560_10623_0_2_n_0;
  wire vga_memory_reg_10560_10623_0_2_n_1;
  wire vga_memory_reg_10560_10623_0_2_n_2;
  wire vga_memory_reg_10560_10623_3_5_n_0;
  wire vga_memory_reg_10560_10623_3_5_n_1;
  wire vga_memory_reg_10560_10623_3_5_n_2;
  wire vga_memory_reg_10560_10623_6_8_n_0;
  wire vga_memory_reg_10560_10623_6_8_n_1;
  wire vga_memory_reg_10560_10623_6_8_n_2;
  wire vga_memory_reg_10560_10623_9_11_n_0;
  wire vga_memory_reg_10560_10623_9_11_n_1;
  wire vga_memory_reg_10560_10623_9_11_n_2;
  wire vga_memory_reg_10624_10687_0_2_i_1_n_0;
  wire vga_memory_reg_10624_10687_0_2_n_0;
  wire vga_memory_reg_10624_10687_0_2_n_1;
  wire vga_memory_reg_10624_10687_0_2_n_2;
  wire vga_memory_reg_10624_10687_3_5_n_0;
  wire vga_memory_reg_10624_10687_3_5_n_1;
  wire vga_memory_reg_10624_10687_3_5_n_2;
  wire vga_memory_reg_10624_10687_6_8_n_0;
  wire vga_memory_reg_10624_10687_6_8_n_1;
  wire vga_memory_reg_10624_10687_6_8_n_2;
  wire vga_memory_reg_10624_10687_9_11_n_0;
  wire vga_memory_reg_10624_10687_9_11_n_1;
  wire vga_memory_reg_10624_10687_9_11_n_2;
  wire vga_memory_reg_10688_10751_0_2_i_1_n_0;
  wire vga_memory_reg_10688_10751_0_2_i_2_n_0;
  wire vga_memory_reg_10688_10751_0_2_n_0;
  wire vga_memory_reg_10688_10751_0_2_n_1;
  wire vga_memory_reg_10688_10751_0_2_n_2;
  wire vga_memory_reg_10688_10751_3_5_n_0;
  wire vga_memory_reg_10688_10751_3_5_n_1;
  wire vga_memory_reg_10688_10751_3_5_n_2;
  wire vga_memory_reg_10688_10751_6_8_n_0;
  wire vga_memory_reg_10688_10751_6_8_n_1;
  wire vga_memory_reg_10688_10751_6_8_n_2;
  wire vga_memory_reg_10688_10751_9_11_n_0;
  wire vga_memory_reg_10688_10751_9_11_n_1;
  wire vga_memory_reg_10688_10751_9_11_n_2;
  wire vga_memory_reg_10752_10815_0_2_i_1_n_0;
  wire vga_memory_reg_10752_10815_0_2_n_0;
  wire vga_memory_reg_10752_10815_0_2_n_1;
  wire vga_memory_reg_10752_10815_0_2_n_2;
  wire vga_memory_reg_10752_10815_3_5_n_0;
  wire vga_memory_reg_10752_10815_3_5_n_1;
  wire vga_memory_reg_10752_10815_3_5_n_2;
  wire vga_memory_reg_10752_10815_6_8_n_0;
  wire vga_memory_reg_10752_10815_6_8_n_1;
  wire vga_memory_reg_10752_10815_6_8_n_2;
  wire vga_memory_reg_10752_10815_9_11_n_0;
  wire vga_memory_reg_10752_10815_9_11_n_1;
  wire vga_memory_reg_10752_10815_9_11_n_2;
  wire vga_memory_reg_10816_10879_0_2_i_1_n_0;
  wire vga_memory_reg_10816_10879_0_2_n_0;
  wire vga_memory_reg_10816_10879_0_2_n_1;
  wire vga_memory_reg_10816_10879_0_2_n_2;
  wire vga_memory_reg_10816_10879_3_5_n_0;
  wire vga_memory_reg_10816_10879_3_5_n_1;
  wire vga_memory_reg_10816_10879_3_5_n_2;
  wire vga_memory_reg_10816_10879_6_8_n_0;
  wire vga_memory_reg_10816_10879_6_8_n_1;
  wire vga_memory_reg_10816_10879_6_8_n_2;
  wire vga_memory_reg_10816_10879_9_11_n_0;
  wire vga_memory_reg_10816_10879_9_11_n_1;
  wire vga_memory_reg_10816_10879_9_11_n_2;
  wire vga_memory_reg_10880_10943_0_2_i_1_n_0;
  wire vga_memory_reg_10880_10943_0_2_n_0;
  wire vga_memory_reg_10880_10943_0_2_n_1;
  wire vga_memory_reg_10880_10943_0_2_n_2;
  wire vga_memory_reg_10880_10943_3_5_n_0;
  wire vga_memory_reg_10880_10943_3_5_n_1;
  wire vga_memory_reg_10880_10943_3_5_n_2;
  wire vga_memory_reg_10880_10943_6_8_n_0;
  wire vga_memory_reg_10880_10943_6_8_n_1;
  wire vga_memory_reg_10880_10943_6_8_n_2;
  wire vga_memory_reg_10880_10943_9_11_n_0;
  wire vga_memory_reg_10880_10943_9_11_n_1;
  wire vga_memory_reg_10880_10943_9_11_n_2;
  wire vga_memory_reg_1088_1151_0_2_i_1_n_0;
  wire vga_memory_reg_1088_1151_0_2_i_2_n_0;
  wire vga_memory_reg_1088_1151_0_2_n_0;
  wire vga_memory_reg_1088_1151_0_2_n_1;
  wire vga_memory_reg_1088_1151_0_2_n_2;
  wire vga_memory_reg_1088_1151_3_5_n_0;
  wire vga_memory_reg_1088_1151_3_5_n_1;
  wire vga_memory_reg_1088_1151_3_5_n_2;
  wire vga_memory_reg_1088_1151_6_8_n_0;
  wire vga_memory_reg_1088_1151_6_8_n_1;
  wire vga_memory_reg_1088_1151_6_8_n_2;
  wire vga_memory_reg_1088_1151_9_11_n_0;
  wire vga_memory_reg_1088_1151_9_11_n_1;
  wire vga_memory_reg_1088_1151_9_11_n_2;
  wire vga_memory_reg_10944_11007_0_2_i_1_n_0;
  wire vga_memory_reg_10944_11007_0_2_n_0;
  wire vga_memory_reg_10944_11007_0_2_n_1;
  wire vga_memory_reg_10944_11007_0_2_n_2;
  wire vga_memory_reg_10944_11007_3_5_n_0;
  wire vga_memory_reg_10944_11007_3_5_n_1;
  wire vga_memory_reg_10944_11007_3_5_n_2;
  wire vga_memory_reg_10944_11007_6_8_n_0;
  wire vga_memory_reg_10944_11007_6_8_n_1;
  wire vga_memory_reg_10944_11007_6_8_n_2;
  wire vga_memory_reg_10944_11007_9_11_n_0;
  wire vga_memory_reg_10944_11007_9_11_n_1;
  wire vga_memory_reg_10944_11007_9_11_n_2;
  wire vga_memory_reg_11008_11071_0_2_i_1_n_0;
  wire vga_memory_reg_11008_11071_0_2_n_0;
  wire vga_memory_reg_11008_11071_0_2_n_1;
  wire vga_memory_reg_11008_11071_0_2_n_2;
  wire vga_memory_reg_11008_11071_3_5_n_0;
  wire vga_memory_reg_11008_11071_3_5_n_1;
  wire vga_memory_reg_11008_11071_3_5_n_2;
  wire vga_memory_reg_11008_11071_6_8_n_0;
  wire vga_memory_reg_11008_11071_6_8_n_1;
  wire vga_memory_reg_11008_11071_6_8_n_2;
  wire vga_memory_reg_11008_11071_9_11_n_0;
  wire vga_memory_reg_11008_11071_9_11_n_1;
  wire vga_memory_reg_11008_11071_9_11_n_2;
  wire vga_memory_reg_11072_11135_0_2_i_1_n_0;
  wire vga_memory_reg_11072_11135_0_2_n_0;
  wire vga_memory_reg_11072_11135_0_2_n_1;
  wire vga_memory_reg_11072_11135_0_2_n_2;
  wire vga_memory_reg_11072_11135_3_5_n_0;
  wire vga_memory_reg_11072_11135_3_5_n_1;
  wire vga_memory_reg_11072_11135_3_5_n_2;
  wire vga_memory_reg_11072_11135_6_8_n_0;
  wire vga_memory_reg_11072_11135_6_8_n_1;
  wire vga_memory_reg_11072_11135_6_8_n_2;
  wire vga_memory_reg_11072_11135_9_11_n_0;
  wire vga_memory_reg_11072_11135_9_11_n_1;
  wire vga_memory_reg_11072_11135_9_11_n_2;
  wire vga_memory_reg_11136_11199_0_2_i_1_n_0;
  wire vga_memory_reg_11136_11199_0_2_n_0;
  wire vga_memory_reg_11136_11199_0_2_n_1;
  wire vga_memory_reg_11136_11199_0_2_n_2;
  wire vga_memory_reg_11136_11199_3_5_n_0;
  wire vga_memory_reg_11136_11199_3_5_n_1;
  wire vga_memory_reg_11136_11199_3_5_n_2;
  wire vga_memory_reg_11136_11199_6_8_n_0;
  wire vga_memory_reg_11136_11199_6_8_n_1;
  wire vga_memory_reg_11136_11199_6_8_n_2;
  wire vga_memory_reg_11136_11199_9_11_n_0;
  wire vga_memory_reg_11136_11199_9_11_n_1;
  wire vga_memory_reg_11136_11199_9_11_n_2;
  wire vga_memory_reg_11200_11263_0_2_i_1_n_0;
  wire vga_memory_reg_11200_11263_0_2_n_0;
  wire vga_memory_reg_11200_11263_0_2_n_1;
  wire vga_memory_reg_11200_11263_0_2_n_2;
  wire vga_memory_reg_11200_11263_3_5_n_0;
  wire vga_memory_reg_11200_11263_3_5_n_1;
  wire vga_memory_reg_11200_11263_3_5_n_2;
  wire vga_memory_reg_11200_11263_6_8_n_0;
  wire vga_memory_reg_11200_11263_6_8_n_1;
  wire vga_memory_reg_11200_11263_6_8_n_2;
  wire vga_memory_reg_11200_11263_9_11_n_0;
  wire vga_memory_reg_11200_11263_9_11_n_1;
  wire vga_memory_reg_11200_11263_9_11_n_2;
  wire vga_memory_reg_11264_11327_0_2_i_1_n_0;
  wire vga_memory_reg_11264_11327_0_2_n_0;
  wire vga_memory_reg_11264_11327_0_2_n_1;
  wire vga_memory_reg_11264_11327_0_2_n_2;
  wire vga_memory_reg_11264_11327_3_5_n_0;
  wire vga_memory_reg_11264_11327_3_5_n_1;
  wire vga_memory_reg_11264_11327_3_5_n_2;
  wire vga_memory_reg_11264_11327_6_8_n_0;
  wire vga_memory_reg_11264_11327_6_8_n_1;
  wire vga_memory_reg_11264_11327_6_8_n_2;
  wire vga_memory_reg_11264_11327_9_11_n_0;
  wire vga_memory_reg_11264_11327_9_11_n_1;
  wire vga_memory_reg_11264_11327_9_11_n_2;
  wire vga_memory_reg_11328_11391_0_2_i_1_n_0;
  wire vga_memory_reg_11328_11391_0_2_n_0;
  wire vga_memory_reg_11328_11391_0_2_n_1;
  wire vga_memory_reg_11328_11391_0_2_n_2;
  wire vga_memory_reg_11328_11391_3_5_n_0;
  wire vga_memory_reg_11328_11391_3_5_n_1;
  wire vga_memory_reg_11328_11391_3_5_n_2;
  wire vga_memory_reg_11328_11391_6_8_n_0;
  wire vga_memory_reg_11328_11391_6_8_n_1;
  wire vga_memory_reg_11328_11391_6_8_n_2;
  wire vga_memory_reg_11328_11391_9_11_n_0;
  wire vga_memory_reg_11328_11391_9_11_n_1;
  wire vga_memory_reg_11328_11391_9_11_n_2;
  wire vga_memory_reg_11392_11455_0_2_i_1_n_0;
  wire vga_memory_reg_11392_11455_0_2_n_0;
  wire vga_memory_reg_11392_11455_0_2_n_1;
  wire vga_memory_reg_11392_11455_0_2_n_2;
  wire vga_memory_reg_11392_11455_3_5_n_0;
  wire vga_memory_reg_11392_11455_3_5_n_1;
  wire vga_memory_reg_11392_11455_3_5_n_2;
  wire vga_memory_reg_11392_11455_6_8_n_0;
  wire vga_memory_reg_11392_11455_6_8_n_1;
  wire vga_memory_reg_11392_11455_6_8_n_2;
  wire vga_memory_reg_11392_11455_9_11_n_0;
  wire vga_memory_reg_11392_11455_9_11_n_1;
  wire vga_memory_reg_11392_11455_9_11_n_2;
  wire vga_memory_reg_11456_11519_0_2_i_1_n_0;
  wire vga_memory_reg_11456_11519_0_2_n_0;
  wire vga_memory_reg_11456_11519_0_2_n_1;
  wire vga_memory_reg_11456_11519_0_2_n_2;
  wire vga_memory_reg_11456_11519_3_5_n_0;
  wire vga_memory_reg_11456_11519_3_5_n_1;
  wire vga_memory_reg_11456_11519_3_5_n_2;
  wire vga_memory_reg_11456_11519_6_8_n_0;
  wire vga_memory_reg_11456_11519_6_8_n_1;
  wire vga_memory_reg_11456_11519_6_8_n_2;
  wire vga_memory_reg_11456_11519_9_11_n_0;
  wire vga_memory_reg_11456_11519_9_11_n_1;
  wire vga_memory_reg_11456_11519_9_11_n_2;
  wire vga_memory_reg_11520_11583_0_2_i_1_n_0;
  wire vga_memory_reg_11520_11583_0_2_n_0;
  wire vga_memory_reg_11520_11583_0_2_n_1;
  wire vga_memory_reg_11520_11583_0_2_n_2;
  wire vga_memory_reg_11520_11583_3_5_n_0;
  wire vga_memory_reg_11520_11583_3_5_n_1;
  wire vga_memory_reg_11520_11583_3_5_n_2;
  wire vga_memory_reg_11520_11583_6_8_n_0;
  wire vga_memory_reg_11520_11583_6_8_n_1;
  wire vga_memory_reg_11520_11583_6_8_n_2;
  wire vga_memory_reg_11520_11583_9_11_n_0;
  wire vga_memory_reg_11520_11583_9_11_n_1;
  wire vga_memory_reg_11520_11583_9_11_n_2;
  wire vga_memory_reg_1152_1215_0_2_i_1_n_0;
  wire vga_memory_reg_1152_1215_0_2_n_0;
  wire vga_memory_reg_1152_1215_0_2_n_1;
  wire vga_memory_reg_1152_1215_0_2_n_2;
  wire vga_memory_reg_1152_1215_3_5_n_0;
  wire vga_memory_reg_1152_1215_3_5_n_1;
  wire vga_memory_reg_1152_1215_3_5_n_2;
  wire vga_memory_reg_1152_1215_6_8_n_0;
  wire vga_memory_reg_1152_1215_6_8_n_1;
  wire vga_memory_reg_1152_1215_6_8_n_2;
  wire vga_memory_reg_1152_1215_9_11_n_0;
  wire vga_memory_reg_1152_1215_9_11_n_1;
  wire vga_memory_reg_1152_1215_9_11_n_2;
  wire vga_memory_reg_11584_11647_0_2_i_1_n_0;
  wire vga_memory_reg_11584_11647_0_2_n_0;
  wire vga_memory_reg_11584_11647_0_2_n_1;
  wire vga_memory_reg_11584_11647_0_2_n_2;
  wire vga_memory_reg_11584_11647_3_5_n_0;
  wire vga_memory_reg_11584_11647_3_5_n_1;
  wire vga_memory_reg_11584_11647_3_5_n_2;
  wire vga_memory_reg_11584_11647_6_8_n_0;
  wire vga_memory_reg_11584_11647_6_8_n_1;
  wire vga_memory_reg_11584_11647_6_8_n_2;
  wire vga_memory_reg_11584_11647_9_11_n_0;
  wire vga_memory_reg_11584_11647_9_11_n_1;
  wire vga_memory_reg_11584_11647_9_11_n_2;
  wire vga_memory_reg_11648_11711_0_2_i_1_n_0;
  wire vga_memory_reg_11648_11711_0_2_n_0;
  wire vga_memory_reg_11648_11711_0_2_n_1;
  wire vga_memory_reg_11648_11711_0_2_n_2;
  wire vga_memory_reg_11648_11711_3_5_n_0;
  wire vga_memory_reg_11648_11711_3_5_n_1;
  wire vga_memory_reg_11648_11711_3_5_n_2;
  wire vga_memory_reg_11648_11711_6_8_n_0;
  wire vga_memory_reg_11648_11711_6_8_n_1;
  wire vga_memory_reg_11648_11711_6_8_n_2;
  wire vga_memory_reg_11648_11711_9_11_n_0;
  wire vga_memory_reg_11648_11711_9_11_n_1;
  wire vga_memory_reg_11648_11711_9_11_n_2;
  wire vga_memory_reg_11712_11775_0_2_i_1_n_0;
  wire vga_memory_reg_11712_11775_0_2_n_0;
  wire vga_memory_reg_11712_11775_0_2_n_1;
  wire vga_memory_reg_11712_11775_0_2_n_2;
  wire vga_memory_reg_11712_11775_3_5_n_0;
  wire vga_memory_reg_11712_11775_3_5_n_1;
  wire vga_memory_reg_11712_11775_3_5_n_2;
  wire vga_memory_reg_11712_11775_6_8_n_0;
  wire vga_memory_reg_11712_11775_6_8_n_1;
  wire vga_memory_reg_11712_11775_6_8_n_2;
  wire vga_memory_reg_11712_11775_9_11_n_0;
  wire vga_memory_reg_11712_11775_9_11_n_1;
  wire vga_memory_reg_11712_11775_9_11_n_2;
  wire vga_memory_reg_11776_11839_0_2_i_1_n_0;
  wire vga_memory_reg_11776_11839_0_2_i_2_n_0;
  wire vga_memory_reg_11776_11839_0_2_n_0;
  wire vga_memory_reg_11776_11839_0_2_n_1;
  wire vga_memory_reg_11776_11839_0_2_n_2;
  wire vga_memory_reg_11776_11839_3_5_n_0;
  wire vga_memory_reg_11776_11839_3_5_n_1;
  wire vga_memory_reg_11776_11839_3_5_n_2;
  wire vga_memory_reg_11776_11839_6_8_n_0;
  wire vga_memory_reg_11776_11839_6_8_n_1;
  wire vga_memory_reg_11776_11839_6_8_n_2;
  wire vga_memory_reg_11776_11839_9_11_n_0;
  wire vga_memory_reg_11776_11839_9_11_n_1;
  wire vga_memory_reg_11776_11839_9_11_n_2;
  wire vga_memory_reg_11840_11903_0_2_i_1_n_0;
  wire vga_memory_reg_11840_11903_0_2_n_0;
  wire vga_memory_reg_11840_11903_0_2_n_1;
  wire vga_memory_reg_11840_11903_0_2_n_2;
  wire vga_memory_reg_11840_11903_3_5_n_0;
  wire vga_memory_reg_11840_11903_3_5_n_1;
  wire vga_memory_reg_11840_11903_3_5_n_2;
  wire vga_memory_reg_11840_11903_6_8_n_0;
  wire vga_memory_reg_11840_11903_6_8_n_1;
  wire vga_memory_reg_11840_11903_6_8_n_2;
  wire vga_memory_reg_11840_11903_9_11_n_0;
  wire vga_memory_reg_11840_11903_9_11_n_1;
  wire vga_memory_reg_11840_11903_9_11_n_2;
  wire vga_memory_reg_11904_11967_0_2_i_1_n_0;
  wire vga_memory_reg_11904_11967_0_2_n_0;
  wire vga_memory_reg_11904_11967_0_2_n_1;
  wire vga_memory_reg_11904_11967_0_2_n_2;
  wire vga_memory_reg_11904_11967_3_5_n_0;
  wire vga_memory_reg_11904_11967_3_5_n_1;
  wire vga_memory_reg_11904_11967_3_5_n_2;
  wire vga_memory_reg_11904_11967_6_8_n_0;
  wire vga_memory_reg_11904_11967_6_8_n_1;
  wire vga_memory_reg_11904_11967_6_8_n_2;
  wire vga_memory_reg_11904_11967_9_11_n_0;
  wire vga_memory_reg_11904_11967_9_11_n_1;
  wire vga_memory_reg_11904_11967_9_11_n_2;
  wire vga_memory_reg_11968_12031_0_2_i_1_n_0;
  wire vga_memory_reg_11968_12031_0_2_n_0;
  wire vga_memory_reg_11968_12031_0_2_n_1;
  wire vga_memory_reg_11968_12031_0_2_n_2;
  wire vga_memory_reg_11968_12031_3_5_n_0;
  wire vga_memory_reg_11968_12031_3_5_n_1;
  wire vga_memory_reg_11968_12031_3_5_n_2;
  wire vga_memory_reg_11968_12031_6_8_n_0;
  wire vga_memory_reg_11968_12031_6_8_n_1;
  wire vga_memory_reg_11968_12031_6_8_n_2;
  wire vga_memory_reg_11968_12031_9_11_n_0;
  wire vga_memory_reg_11968_12031_9_11_n_1;
  wire vga_memory_reg_11968_12031_9_11_n_2;
  wire vga_memory_reg_12032_12095_0_2_i_1_n_0;
  wire vga_memory_reg_12032_12095_0_2_i_2_n_0;
  wire vga_memory_reg_12032_12095_0_2_n_0;
  wire vga_memory_reg_12032_12095_0_2_n_1;
  wire vga_memory_reg_12032_12095_0_2_n_2;
  wire vga_memory_reg_12032_12095_3_5_n_0;
  wire vga_memory_reg_12032_12095_3_5_n_1;
  wire vga_memory_reg_12032_12095_3_5_n_2;
  wire vga_memory_reg_12032_12095_6_8_n_0;
  wire vga_memory_reg_12032_12095_6_8_n_1;
  wire vga_memory_reg_12032_12095_6_8_n_2;
  wire vga_memory_reg_12032_12095_9_11_n_0;
  wire vga_memory_reg_12032_12095_9_11_n_1;
  wire vga_memory_reg_12032_12095_9_11_n_2;
  wire vga_memory_reg_12096_12159_0_2_i_1_n_0;
  wire vga_memory_reg_12096_12159_0_2_n_0;
  wire vga_memory_reg_12096_12159_0_2_n_1;
  wire vga_memory_reg_12096_12159_0_2_n_2;
  wire vga_memory_reg_12096_12159_3_5_n_0;
  wire vga_memory_reg_12096_12159_3_5_n_1;
  wire vga_memory_reg_12096_12159_3_5_n_2;
  wire vga_memory_reg_12096_12159_6_8_n_0;
  wire vga_memory_reg_12096_12159_6_8_n_1;
  wire vga_memory_reg_12096_12159_6_8_n_2;
  wire vga_memory_reg_12096_12159_9_11_n_0;
  wire vga_memory_reg_12096_12159_9_11_n_1;
  wire vga_memory_reg_12096_12159_9_11_n_2;
  wire vga_memory_reg_12160_12223_0_2_i_1_n_0;
  wire vga_memory_reg_12160_12223_0_2_n_0;
  wire vga_memory_reg_12160_12223_0_2_n_1;
  wire vga_memory_reg_12160_12223_0_2_n_2;
  wire vga_memory_reg_12160_12223_3_5_n_0;
  wire vga_memory_reg_12160_12223_3_5_n_1;
  wire vga_memory_reg_12160_12223_3_5_n_2;
  wire vga_memory_reg_12160_12223_6_8_n_0;
  wire vga_memory_reg_12160_12223_6_8_n_1;
  wire vga_memory_reg_12160_12223_6_8_n_2;
  wire vga_memory_reg_12160_12223_9_11_n_0;
  wire vga_memory_reg_12160_12223_9_11_n_1;
  wire vga_memory_reg_12160_12223_9_11_n_2;
  wire vga_memory_reg_1216_1279_0_2_i_1_n_0;
  wire vga_memory_reg_1216_1279_0_2_i_2_n_0;
  wire vga_memory_reg_1216_1279_0_2_n_0;
  wire vga_memory_reg_1216_1279_0_2_n_1;
  wire vga_memory_reg_1216_1279_0_2_n_2;
  wire vga_memory_reg_1216_1279_3_5_n_0;
  wire vga_memory_reg_1216_1279_3_5_n_1;
  wire vga_memory_reg_1216_1279_3_5_n_2;
  wire vga_memory_reg_1216_1279_6_8_n_0;
  wire vga_memory_reg_1216_1279_6_8_n_1;
  wire vga_memory_reg_1216_1279_6_8_n_2;
  wire vga_memory_reg_1216_1279_9_11_n_0;
  wire vga_memory_reg_1216_1279_9_11_n_1;
  wire vga_memory_reg_1216_1279_9_11_n_2;
  wire vga_memory_reg_12224_12287_0_2_i_1_n_0;
  wire vga_memory_reg_12224_12287_0_2_n_0;
  wire vga_memory_reg_12224_12287_0_2_n_1;
  wire vga_memory_reg_12224_12287_0_2_n_2;
  wire vga_memory_reg_12224_12287_3_5_n_0;
  wire vga_memory_reg_12224_12287_3_5_n_1;
  wire vga_memory_reg_12224_12287_3_5_n_2;
  wire vga_memory_reg_12224_12287_6_8_n_0;
  wire vga_memory_reg_12224_12287_6_8_n_1;
  wire vga_memory_reg_12224_12287_6_8_n_2;
  wire vga_memory_reg_12224_12287_9_11_n_0;
  wire vga_memory_reg_12224_12287_9_11_n_1;
  wire vga_memory_reg_12224_12287_9_11_n_2;
  wire vga_memory_reg_12288_12351_0_2_i_1_n_0;
  wire vga_memory_reg_12288_12351_0_2_n_0;
  wire vga_memory_reg_12288_12351_0_2_n_1;
  wire vga_memory_reg_12288_12351_0_2_n_2;
  wire vga_memory_reg_12288_12351_3_5_n_0;
  wire vga_memory_reg_12288_12351_3_5_n_1;
  wire vga_memory_reg_12288_12351_3_5_n_2;
  wire vga_memory_reg_12288_12351_6_8_n_0;
  wire vga_memory_reg_12288_12351_6_8_n_1;
  wire vga_memory_reg_12288_12351_6_8_n_2;
  wire vga_memory_reg_12288_12351_9_11_n_0;
  wire vga_memory_reg_12288_12351_9_11_n_1;
  wire vga_memory_reg_12288_12351_9_11_n_2;
  wire vga_memory_reg_12352_12415_0_2_i_1_n_0;
  wire vga_memory_reg_12352_12415_0_2_n_0;
  wire vga_memory_reg_12352_12415_0_2_n_1;
  wire vga_memory_reg_12352_12415_0_2_n_2;
  wire vga_memory_reg_12352_12415_3_5_n_0;
  wire vga_memory_reg_12352_12415_3_5_n_1;
  wire vga_memory_reg_12352_12415_3_5_n_2;
  wire vga_memory_reg_12352_12415_6_8_n_0;
  wire vga_memory_reg_12352_12415_6_8_n_1;
  wire vga_memory_reg_12352_12415_6_8_n_2;
  wire vga_memory_reg_12352_12415_9_11_n_0;
  wire vga_memory_reg_12352_12415_9_11_n_1;
  wire vga_memory_reg_12352_12415_9_11_n_2;
  wire vga_memory_reg_12416_12479_0_2_i_1_n_0;
  wire vga_memory_reg_12416_12479_0_2_n_0;
  wire vga_memory_reg_12416_12479_0_2_n_1;
  wire vga_memory_reg_12416_12479_0_2_n_2;
  wire vga_memory_reg_12416_12479_3_5_n_0;
  wire vga_memory_reg_12416_12479_3_5_n_1;
  wire vga_memory_reg_12416_12479_3_5_n_2;
  wire vga_memory_reg_12416_12479_6_8_n_0;
  wire vga_memory_reg_12416_12479_6_8_n_1;
  wire vga_memory_reg_12416_12479_6_8_n_2;
  wire vga_memory_reg_12416_12479_9_11_n_0;
  wire vga_memory_reg_12416_12479_9_11_n_1;
  wire vga_memory_reg_12416_12479_9_11_n_2;
  wire vga_memory_reg_12480_12543_0_2_i_1_n_0;
  wire vga_memory_reg_12480_12543_0_2_i_2_n_0;
  wire vga_memory_reg_12480_12543_0_2_n_0;
  wire vga_memory_reg_12480_12543_0_2_n_1;
  wire vga_memory_reg_12480_12543_0_2_n_2;
  wire vga_memory_reg_12480_12543_3_5_n_0;
  wire vga_memory_reg_12480_12543_3_5_n_1;
  wire vga_memory_reg_12480_12543_3_5_n_2;
  wire vga_memory_reg_12480_12543_6_8_n_0;
  wire vga_memory_reg_12480_12543_6_8_n_1;
  wire vga_memory_reg_12480_12543_6_8_n_2;
  wire vga_memory_reg_12480_12543_9_11_n_0;
  wire vga_memory_reg_12480_12543_9_11_n_1;
  wire vga_memory_reg_12480_12543_9_11_n_2;
  wire vga_memory_reg_12544_12607_0_2_i_1_n_0;
  wire vga_memory_reg_12544_12607_0_2_n_0;
  wire vga_memory_reg_12544_12607_0_2_n_1;
  wire vga_memory_reg_12544_12607_0_2_n_2;
  wire vga_memory_reg_12544_12607_3_5_n_0;
  wire vga_memory_reg_12544_12607_3_5_n_1;
  wire vga_memory_reg_12544_12607_3_5_n_2;
  wire vga_memory_reg_12544_12607_6_8_n_0;
  wire vga_memory_reg_12544_12607_6_8_n_1;
  wire vga_memory_reg_12544_12607_6_8_n_2;
  wire vga_memory_reg_12544_12607_9_11_n_0;
  wire vga_memory_reg_12544_12607_9_11_n_1;
  wire vga_memory_reg_12544_12607_9_11_n_2;
  wire vga_memory_reg_12608_12671_0_2_i_1_n_0;
  wire vga_memory_reg_12608_12671_0_2_n_0;
  wire vga_memory_reg_12608_12671_0_2_n_1;
  wire vga_memory_reg_12608_12671_0_2_n_2;
  wire vga_memory_reg_12608_12671_3_5_n_0;
  wire vga_memory_reg_12608_12671_3_5_n_1;
  wire vga_memory_reg_12608_12671_3_5_n_2;
  wire vga_memory_reg_12608_12671_6_8_n_0;
  wire vga_memory_reg_12608_12671_6_8_n_1;
  wire vga_memory_reg_12608_12671_6_8_n_2;
  wire vga_memory_reg_12608_12671_9_11_n_0;
  wire vga_memory_reg_12608_12671_9_11_n_1;
  wire vga_memory_reg_12608_12671_9_11_n_2;
  wire vga_memory_reg_12672_12735_0_2_i_1_n_0;
  wire vga_memory_reg_12672_12735_0_2_n_0;
  wire vga_memory_reg_12672_12735_0_2_n_1;
  wire vga_memory_reg_12672_12735_0_2_n_2;
  wire vga_memory_reg_12672_12735_3_5_n_0;
  wire vga_memory_reg_12672_12735_3_5_n_1;
  wire vga_memory_reg_12672_12735_3_5_n_2;
  wire vga_memory_reg_12672_12735_6_8_n_0;
  wire vga_memory_reg_12672_12735_6_8_n_1;
  wire vga_memory_reg_12672_12735_6_8_n_2;
  wire vga_memory_reg_12672_12735_9_11_n_0;
  wire vga_memory_reg_12672_12735_9_11_n_1;
  wire vga_memory_reg_12672_12735_9_11_n_2;
  wire vga_memory_reg_12736_12799_0_2_i_1_n_0;
  wire vga_memory_reg_12736_12799_0_2_n_0;
  wire vga_memory_reg_12736_12799_0_2_n_1;
  wire vga_memory_reg_12736_12799_0_2_n_2;
  wire vga_memory_reg_12736_12799_3_5_n_0;
  wire vga_memory_reg_12736_12799_3_5_n_1;
  wire vga_memory_reg_12736_12799_3_5_n_2;
  wire vga_memory_reg_12736_12799_6_8_n_0;
  wire vga_memory_reg_12736_12799_6_8_n_1;
  wire vga_memory_reg_12736_12799_6_8_n_2;
  wire vga_memory_reg_12736_12799_9_11_n_0;
  wire vga_memory_reg_12736_12799_9_11_n_1;
  wire vga_memory_reg_12736_12799_9_11_n_2;
  wire vga_memory_reg_12800_12863_0_2_i_1_n_0;
  wire vga_memory_reg_12800_12863_0_2_n_0;
  wire vga_memory_reg_12800_12863_0_2_n_1;
  wire vga_memory_reg_12800_12863_0_2_n_2;
  wire vga_memory_reg_12800_12863_3_5_n_0;
  wire vga_memory_reg_12800_12863_3_5_n_1;
  wire vga_memory_reg_12800_12863_3_5_n_2;
  wire vga_memory_reg_12800_12863_6_8_n_0;
  wire vga_memory_reg_12800_12863_6_8_n_1;
  wire vga_memory_reg_12800_12863_6_8_n_2;
  wire vga_memory_reg_12800_12863_9_11_n_0;
  wire vga_memory_reg_12800_12863_9_11_n_1;
  wire vga_memory_reg_12800_12863_9_11_n_2;
  wire vga_memory_reg_1280_1343_0_2_i_1_n_0;
  wire vga_memory_reg_1280_1343_0_2_n_0;
  wire vga_memory_reg_1280_1343_0_2_n_1;
  wire vga_memory_reg_1280_1343_0_2_n_2;
  wire vga_memory_reg_1280_1343_3_5_n_0;
  wire vga_memory_reg_1280_1343_3_5_n_1;
  wire vga_memory_reg_1280_1343_3_5_n_2;
  wire vga_memory_reg_1280_1343_6_8_n_0;
  wire vga_memory_reg_1280_1343_6_8_n_1;
  wire vga_memory_reg_1280_1343_6_8_n_2;
  wire vga_memory_reg_1280_1343_9_11_n_0;
  wire vga_memory_reg_1280_1343_9_11_n_1;
  wire vga_memory_reg_1280_1343_9_11_n_2;
  wire vga_memory_reg_12864_12927_0_2_i_1_n_0;
  wire vga_memory_reg_12864_12927_0_2_n_0;
  wire vga_memory_reg_12864_12927_0_2_n_1;
  wire vga_memory_reg_12864_12927_0_2_n_2;
  wire vga_memory_reg_12864_12927_3_5_n_0;
  wire vga_memory_reg_12864_12927_3_5_n_1;
  wire vga_memory_reg_12864_12927_3_5_n_2;
  wire vga_memory_reg_12864_12927_6_8_n_0;
  wire vga_memory_reg_12864_12927_6_8_n_1;
  wire vga_memory_reg_12864_12927_6_8_n_2;
  wire vga_memory_reg_12864_12927_9_11_n_0;
  wire vga_memory_reg_12864_12927_9_11_n_1;
  wire vga_memory_reg_12864_12927_9_11_n_2;
  wire vga_memory_reg_128_191_0_2_i_1_n_0;
  wire vga_memory_reg_128_191_0_2_i_2_n_0;
  wire vga_memory_reg_128_191_0_2_n_0;
  wire vga_memory_reg_128_191_0_2_n_1;
  wire vga_memory_reg_128_191_0_2_n_2;
  wire vga_memory_reg_128_191_3_5_n_0;
  wire vga_memory_reg_128_191_3_5_n_1;
  wire vga_memory_reg_128_191_3_5_n_2;
  wire vga_memory_reg_128_191_6_8_n_0;
  wire vga_memory_reg_128_191_6_8_n_1;
  wire vga_memory_reg_128_191_6_8_n_2;
  wire vga_memory_reg_128_191_9_11_n_0;
  wire vga_memory_reg_128_191_9_11_n_1;
  wire vga_memory_reg_128_191_9_11_n_2;
  wire vga_memory_reg_12928_12991_0_2_i_1_n_0;
  wire vga_memory_reg_12928_12991_0_2_n_0;
  wire vga_memory_reg_12928_12991_0_2_n_1;
  wire vga_memory_reg_12928_12991_0_2_n_2;
  wire vga_memory_reg_12928_12991_3_5_n_0;
  wire vga_memory_reg_12928_12991_3_5_n_1;
  wire vga_memory_reg_12928_12991_3_5_n_2;
  wire vga_memory_reg_12928_12991_6_8_n_0;
  wire vga_memory_reg_12928_12991_6_8_n_1;
  wire vga_memory_reg_12928_12991_6_8_n_2;
  wire vga_memory_reg_12928_12991_9_11_n_0;
  wire vga_memory_reg_12928_12991_9_11_n_1;
  wire vga_memory_reg_12928_12991_9_11_n_2;
  wire vga_memory_reg_12992_13055_0_2_i_1_n_0;
  wire vga_memory_reg_12992_13055_0_2_i_2_n_0;
  wire vga_memory_reg_12992_13055_0_2_n_0;
  wire vga_memory_reg_12992_13055_0_2_n_1;
  wire vga_memory_reg_12992_13055_0_2_n_2;
  wire vga_memory_reg_12992_13055_3_5_n_0;
  wire vga_memory_reg_12992_13055_3_5_n_1;
  wire vga_memory_reg_12992_13055_3_5_n_2;
  wire vga_memory_reg_12992_13055_6_8_n_0;
  wire vga_memory_reg_12992_13055_6_8_n_1;
  wire vga_memory_reg_12992_13055_6_8_n_2;
  wire vga_memory_reg_12992_13055_9_11_n_0;
  wire vga_memory_reg_12992_13055_9_11_n_1;
  wire vga_memory_reg_12992_13055_9_11_n_2;
  wire vga_memory_reg_13056_13119_0_2_i_1_n_0;
  wire vga_memory_reg_13056_13119_0_2_n_0;
  wire vga_memory_reg_13056_13119_0_2_n_1;
  wire vga_memory_reg_13056_13119_0_2_n_2;
  wire vga_memory_reg_13056_13119_3_5_n_0;
  wire vga_memory_reg_13056_13119_3_5_n_1;
  wire vga_memory_reg_13056_13119_3_5_n_2;
  wire vga_memory_reg_13056_13119_6_8_n_0;
  wire vga_memory_reg_13056_13119_6_8_n_1;
  wire vga_memory_reg_13056_13119_6_8_n_2;
  wire vga_memory_reg_13056_13119_9_11_n_0;
  wire vga_memory_reg_13056_13119_9_11_n_1;
  wire vga_memory_reg_13056_13119_9_11_n_2;
  wire vga_memory_reg_13120_13183_0_2_i_1_n_0;
  wire vga_memory_reg_13120_13183_0_2_n_0;
  wire vga_memory_reg_13120_13183_0_2_n_1;
  wire vga_memory_reg_13120_13183_0_2_n_2;
  wire vga_memory_reg_13120_13183_3_5_n_0;
  wire vga_memory_reg_13120_13183_3_5_n_1;
  wire vga_memory_reg_13120_13183_3_5_n_2;
  wire vga_memory_reg_13120_13183_6_8_n_0;
  wire vga_memory_reg_13120_13183_6_8_n_1;
  wire vga_memory_reg_13120_13183_6_8_n_2;
  wire vga_memory_reg_13120_13183_9_11_n_0;
  wire vga_memory_reg_13120_13183_9_11_n_1;
  wire vga_memory_reg_13120_13183_9_11_n_2;
  wire vga_memory_reg_13184_13247_0_2_i_1_n_0;
  wire vga_memory_reg_13184_13247_0_2_n_0;
  wire vga_memory_reg_13184_13247_0_2_n_1;
  wire vga_memory_reg_13184_13247_0_2_n_2;
  wire vga_memory_reg_13184_13247_3_5_n_0;
  wire vga_memory_reg_13184_13247_3_5_n_1;
  wire vga_memory_reg_13184_13247_3_5_n_2;
  wire vga_memory_reg_13184_13247_6_8_n_0;
  wire vga_memory_reg_13184_13247_6_8_n_1;
  wire vga_memory_reg_13184_13247_6_8_n_2;
  wire vga_memory_reg_13184_13247_9_11_n_0;
  wire vga_memory_reg_13184_13247_9_11_n_1;
  wire vga_memory_reg_13184_13247_9_11_n_2;
  wire vga_memory_reg_13248_13311_0_2_i_1_n_0;
  wire vga_memory_reg_13248_13311_0_2_n_0;
  wire vga_memory_reg_13248_13311_0_2_n_1;
  wire vga_memory_reg_13248_13311_0_2_n_2;
  wire vga_memory_reg_13248_13311_3_5_n_0;
  wire vga_memory_reg_13248_13311_3_5_n_1;
  wire vga_memory_reg_13248_13311_3_5_n_2;
  wire vga_memory_reg_13248_13311_6_8_n_0;
  wire vga_memory_reg_13248_13311_6_8_n_1;
  wire vga_memory_reg_13248_13311_6_8_n_2;
  wire vga_memory_reg_13248_13311_9_11_n_0;
  wire vga_memory_reg_13248_13311_9_11_n_1;
  wire vga_memory_reg_13248_13311_9_11_n_2;
  wire vga_memory_reg_13312_13375_0_2_i_1_n_0;
  wire vga_memory_reg_13312_13375_0_2_n_0;
  wire vga_memory_reg_13312_13375_0_2_n_1;
  wire vga_memory_reg_13312_13375_0_2_n_2;
  wire vga_memory_reg_13312_13375_3_5_n_0;
  wire vga_memory_reg_13312_13375_3_5_n_1;
  wire vga_memory_reg_13312_13375_3_5_n_2;
  wire vga_memory_reg_13312_13375_6_8_n_0;
  wire vga_memory_reg_13312_13375_6_8_n_1;
  wire vga_memory_reg_13312_13375_6_8_n_2;
  wire vga_memory_reg_13312_13375_9_11_n_0;
  wire vga_memory_reg_13312_13375_9_11_n_1;
  wire vga_memory_reg_13312_13375_9_11_n_2;
  wire vga_memory_reg_13376_13439_0_2_i_1_n_0;
  wire vga_memory_reg_13376_13439_0_2_n_0;
  wire vga_memory_reg_13376_13439_0_2_n_1;
  wire vga_memory_reg_13376_13439_0_2_n_2;
  wire vga_memory_reg_13376_13439_3_5_n_0;
  wire vga_memory_reg_13376_13439_3_5_n_1;
  wire vga_memory_reg_13376_13439_3_5_n_2;
  wire vga_memory_reg_13376_13439_6_8_n_0;
  wire vga_memory_reg_13376_13439_6_8_n_1;
  wire vga_memory_reg_13376_13439_6_8_n_2;
  wire vga_memory_reg_13376_13439_9_11_n_0;
  wire vga_memory_reg_13376_13439_9_11_n_1;
  wire vga_memory_reg_13376_13439_9_11_n_2;
  wire vga_memory_reg_13440_13503_0_2_i_1_n_0;
  wire vga_memory_reg_13440_13503_0_2_n_0;
  wire vga_memory_reg_13440_13503_0_2_n_1;
  wire vga_memory_reg_13440_13503_0_2_n_2;
  wire vga_memory_reg_13440_13503_3_5_n_0;
  wire vga_memory_reg_13440_13503_3_5_n_1;
  wire vga_memory_reg_13440_13503_3_5_n_2;
  wire vga_memory_reg_13440_13503_6_8_n_0;
  wire vga_memory_reg_13440_13503_6_8_n_1;
  wire vga_memory_reg_13440_13503_6_8_n_2;
  wire vga_memory_reg_13440_13503_9_11_n_0;
  wire vga_memory_reg_13440_13503_9_11_n_1;
  wire vga_memory_reg_13440_13503_9_11_n_2;
  wire vga_memory_reg_1344_1407_0_2_i_1_n_0;
  wire vga_memory_reg_1344_1407_0_2_i_2_n_0;
  wire vga_memory_reg_1344_1407_0_2_n_0;
  wire vga_memory_reg_1344_1407_0_2_n_1;
  wire vga_memory_reg_1344_1407_0_2_n_2;
  wire vga_memory_reg_1344_1407_3_5_n_0;
  wire vga_memory_reg_1344_1407_3_5_n_1;
  wire vga_memory_reg_1344_1407_3_5_n_2;
  wire vga_memory_reg_1344_1407_6_8_n_0;
  wire vga_memory_reg_1344_1407_6_8_n_1;
  wire vga_memory_reg_1344_1407_6_8_n_2;
  wire vga_memory_reg_1344_1407_9_11_n_0;
  wire vga_memory_reg_1344_1407_9_11_n_1;
  wire vga_memory_reg_1344_1407_9_11_n_2;
  wire vga_memory_reg_13504_13567_0_2_i_1_n_0;
  wire vga_memory_reg_13504_13567_0_2_n_0;
  wire vga_memory_reg_13504_13567_0_2_n_1;
  wire vga_memory_reg_13504_13567_0_2_n_2;
  wire vga_memory_reg_13504_13567_3_5_n_0;
  wire vga_memory_reg_13504_13567_3_5_n_1;
  wire vga_memory_reg_13504_13567_3_5_n_2;
  wire vga_memory_reg_13504_13567_6_8_n_0;
  wire vga_memory_reg_13504_13567_6_8_n_1;
  wire vga_memory_reg_13504_13567_6_8_n_2;
  wire vga_memory_reg_13504_13567_9_11_n_0;
  wire vga_memory_reg_13504_13567_9_11_n_1;
  wire vga_memory_reg_13504_13567_9_11_n_2;
  wire vga_memory_reg_13568_13631_0_2_i_1_n_0;
  wire vga_memory_reg_13568_13631_0_2_n_0;
  wire vga_memory_reg_13568_13631_0_2_n_1;
  wire vga_memory_reg_13568_13631_0_2_n_2;
  wire vga_memory_reg_13568_13631_3_5_n_0;
  wire vga_memory_reg_13568_13631_3_5_n_1;
  wire vga_memory_reg_13568_13631_3_5_n_2;
  wire vga_memory_reg_13568_13631_6_8_n_0;
  wire vga_memory_reg_13568_13631_6_8_n_1;
  wire vga_memory_reg_13568_13631_6_8_n_2;
  wire vga_memory_reg_13568_13631_9_11_n_0;
  wire vga_memory_reg_13568_13631_9_11_n_1;
  wire vga_memory_reg_13568_13631_9_11_n_2;
  wire vga_memory_reg_13632_13695_0_2_i_1_n_0;
  wire vga_memory_reg_13632_13695_0_2_n_0;
  wire vga_memory_reg_13632_13695_0_2_n_1;
  wire vga_memory_reg_13632_13695_0_2_n_2;
  wire vga_memory_reg_13632_13695_3_5_n_0;
  wire vga_memory_reg_13632_13695_3_5_n_1;
  wire vga_memory_reg_13632_13695_3_5_n_2;
  wire vga_memory_reg_13632_13695_6_8_n_0;
  wire vga_memory_reg_13632_13695_6_8_n_1;
  wire vga_memory_reg_13632_13695_6_8_n_2;
  wire vga_memory_reg_13632_13695_9_11_n_0;
  wire vga_memory_reg_13632_13695_9_11_n_1;
  wire vga_memory_reg_13632_13695_9_11_n_2;
  wire vga_memory_reg_13696_13759_0_2_i_1_n_0;
  wire vga_memory_reg_13696_13759_0_2_n_0;
  wire vga_memory_reg_13696_13759_0_2_n_1;
  wire vga_memory_reg_13696_13759_0_2_n_2;
  wire vga_memory_reg_13696_13759_3_5_n_0;
  wire vga_memory_reg_13696_13759_3_5_n_1;
  wire vga_memory_reg_13696_13759_3_5_n_2;
  wire vga_memory_reg_13696_13759_6_8_n_0;
  wire vga_memory_reg_13696_13759_6_8_n_1;
  wire vga_memory_reg_13696_13759_6_8_n_2;
  wire vga_memory_reg_13696_13759_9_11_n_0;
  wire vga_memory_reg_13696_13759_9_11_n_1;
  wire vga_memory_reg_13696_13759_9_11_n_2;
  wire vga_memory_reg_13760_13823_0_2_i_1_n_0;
  wire vga_memory_reg_13760_13823_0_2_n_0;
  wire vga_memory_reg_13760_13823_0_2_n_1;
  wire vga_memory_reg_13760_13823_0_2_n_2;
  wire vga_memory_reg_13760_13823_3_5_n_0;
  wire vga_memory_reg_13760_13823_3_5_n_1;
  wire vga_memory_reg_13760_13823_3_5_n_2;
  wire vga_memory_reg_13760_13823_6_8_n_0;
  wire vga_memory_reg_13760_13823_6_8_n_1;
  wire vga_memory_reg_13760_13823_6_8_n_2;
  wire vga_memory_reg_13760_13823_9_11_n_0;
  wire vga_memory_reg_13760_13823_9_11_n_1;
  wire vga_memory_reg_13760_13823_9_11_n_2;
  wire vga_memory_reg_13824_13887_0_2_i_1_n_0;
  wire vga_memory_reg_13824_13887_0_2_n_0;
  wire vga_memory_reg_13824_13887_0_2_n_1;
  wire vga_memory_reg_13824_13887_0_2_n_2;
  wire vga_memory_reg_13824_13887_3_5_n_0;
  wire vga_memory_reg_13824_13887_3_5_n_1;
  wire vga_memory_reg_13824_13887_3_5_n_2;
  wire vga_memory_reg_13824_13887_6_8_n_0;
  wire vga_memory_reg_13824_13887_6_8_n_1;
  wire vga_memory_reg_13824_13887_6_8_n_2;
  wire vga_memory_reg_13824_13887_9_11_n_0;
  wire vga_memory_reg_13824_13887_9_11_n_1;
  wire vga_memory_reg_13824_13887_9_11_n_2;
  wire vga_memory_reg_13888_13951_0_2_i_1_n_0;
  wire vga_memory_reg_13888_13951_0_2_n_0;
  wire vga_memory_reg_13888_13951_0_2_n_1;
  wire vga_memory_reg_13888_13951_0_2_n_2;
  wire vga_memory_reg_13888_13951_3_5_n_0;
  wire vga_memory_reg_13888_13951_3_5_n_1;
  wire vga_memory_reg_13888_13951_3_5_n_2;
  wire vga_memory_reg_13888_13951_6_8_n_0;
  wire vga_memory_reg_13888_13951_6_8_n_1;
  wire vga_memory_reg_13888_13951_6_8_n_2;
  wire vga_memory_reg_13888_13951_9_11_n_0;
  wire vga_memory_reg_13888_13951_9_11_n_1;
  wire vga_memory_reg_13888_13951_9_11_n_2;
  wire vga_memory_reg_13952_14015_0_2_i_1_n_0;
  wire vga_memory_reg_13952_14015_0_2_i_2_n_0;
  wire vga_memory_reg_13952_14015_0_2_n_0;
  wire vga_memory_reg_13952_14015_0_2_n_1;
  wire vga_memory_reg_13952_14015_0_2_n_2;
  wire vga_memory_reg_13952_14015_3_5_n_0;
  wire vga_memory_reg_13952_14015_3_5_n_1;
  wire vga_memory_reg_13952_14015_3_5_n_2;
  wire vga_memory_reg_13952_14015_6_8_n_0;
  wire vga_memory_reg_13952_14015_6_8_n_1;
  wire vga_memory_reg_13952_14015_6_8_n_2;
  wire vga_memory_reg_13952_14015_9_11_n_0;
  wire vga_memory_reg_13952_14015_9_11_n_1;
  wire vga_memory_reg_13952_14015_9_11_n_2;
  wire vga_memory_reg_14016_14079_0_2_i_1_n_0;
  wire vga_memory_reg_14016_14079_0_2_n_0;
  wire vga_memory_reg_14016_14079_0_2_n_1;
  wire vga_memory_reg_14016_14079_0_2_n_2;
  wire vga_memory_reg_14016_14079_3_5_n_0;
  wire vga_memory_reg_14016_14079_3_5_n_1;
  wire vga_memory_reg_14016_14079_3_5_n_2;
  wire vga_memory_reg_14016_14079_6_8_n_0;
  wire vga_memory_reg_14016_14079_6_8_n_1;
  wire vga_memory_reg_14016_14079_6_8_n_2;
  wire vga_memory_reg_14016_14079_9_11_n_0;
  wire vga_memory_reg_14016_14079_9_11_n_1;
  wire vga_memory_reg_14016_14079_9_11_n_2;
  wire vga_memory_reg_14080_14143_0_2_i_1_n_0;
  wire vga_memory_reg_14080_14143_0_2_n_0;
  wire vga_memory_reg_14080_14143_0_2_n_1;
  wire vga_memory_reg_14080_14143_0_2_n_2;
  wire vga_memory_reg_14080_14143_3_5_n_0;
  wire vga_memory_reg_14080_14143_3_5_n_1;
  wire vga_memory_reg_14080_14143_3_5_n_2;
  wire vga_memory_reg_14080_14143_6_8_n_0;
  wire vga_memory_reg_14080_14143_6_8_n_1;
  wire vga_memory_reg_14080_14143_6_8_n_2;
  wire vga_memory_reg_14080_14143_9_11_n_0;
  wire vga_memory_reg_14080_14143_9_11_n_1;
  wire vga_memory_reg_14080_14143_9_11_n_2;
  wire vga_memory_reg_1408_1471_0_2_i_1_n_0;
  wire vga_memory_reg_1408_1471_0_2_n_0;
  wire vga_memory_reg_1408_1471_0_2_n_1;
  wire vga_memory_reg_1408_1471_0_2_n_2;
  wire vga_memory_reg_1408_1471_3_5_n_0;
  wire vga_memory_reg_1408_1471_3_5_n_1;
  wire vga_memory_reg_1408_1471_3_5_n_2;
  wire vga_memory_reg_1408_1471_6_8_n_0;
  wire vga_memory_reg_1408_1471_6_8_n_1;
  wire vga_memory_reg_1408_1471_6_8_n_2;
  wire vga_memory_reg_1408_1471_9_11_n_0;
  wire vga_memory_reg_1408_1471_9_11_n_1;
  wire vga_memory_reg_1408_1471_9_11_n_2;
  wire vga_memory_reg_14144_14207_0_2_i_1_n_0;
  wire vga_memory_reg_14144_14207_0_2_n_0;
  wire vga_memory_reg_14144_14207_0_2_n_1;
  wire vga_memory_reg_14144_14207_0_2_n_2;
  wire vga_memory_reg_14144_14207_3_5_n_0;
  wire vga_memory_reg_14144_14207_3_5_n_1;
  wire vga_memory_reg_14144_14207_3_5_n_2;
  wire vga_memory_reg_14144_14207_6_8_n_0;
  wire vga_memory_reg_14144_14207_6_8_n_1;
  wire vga_memory_reg_14144_14207_6_8_n_2;
  wire vga_memory_reg_14144_14207_9_11_n_0;
  wire vga_memory_reg_14144_14207_9_11_n_1;
  wire vga_memory_reg_14144_14207_9_11_n_2;
  wire vga_memory_reg_14208_14271_0_2_i_1_n_0;
  wire vga_memory_reg_14208_14271_0_2_n_0;
  wire vga_memory_reg_14208_14271_0_2_n_1;
  wire vga_memory_reg_14208_14271_0_2_n_2;
  wire vga_memory_reg_14208_14271_3_5_n_0;
  wire vga_memory_reg_14208_14271_3_5_n_1;
  wire vga_memory_reg_14208_14271_3_5_n_2;
  wire vga_memory_reg_14208_14271_6_8_n_0;
  wire vga_memory_reg_14208_14271_6_8_n_1;
  wire vga_memory_reg_14208_14271_6_8_n_2;
  wire vga_memory_reg_14208_14271_9_11_n_0;
  wire vga_memory_reg_14208_14271_9_11_n_1;
  wire vga_memory_reg_14208_14271_9_11_n_2;
  wire vga_memory_reg_14272_14335_0_2_i_1_n_0;
  wire vga_memory_reg_14272_14335_0_2_n_0;
  wire vga_memory_reg_14272_14335_0_2_n_1;
  wire vga_memory_reg_14272_14335_0_2_n_2;
  wire vga_memory_reg_14272_14335_3_5_n_0;
  wire vga_memory_reg_14272_14335_3_5_n_1;
  wire vga_memory_reg_14272_14335_3_5_n_2;
  wire vga_memory_reg_14272_14335_6_8_n_0;
  wire vga_memory_reg_14272_14335_6_8_n_1;
  wire vga_memory_reg_14272_14335_6_8_n_2;
  wire vga_memory_reg_14272_14335_9_11_n_0;
  wire vga_memory_reg_14272_14335_9_11_n_1;
  wire vga_memory_reg_14272_14335_9_11_n_2;
  wire vga_memory_reg_14336_14399_0_2_i_1_n_0;
  wire vga_memory_reg_14336_14399_0_2_n_0;
  wire vga_memory_reg_14336_14399_0_2_n_1;
  wire vga_memory_reg_14336_14399_0_2_n_2;
  wire vga_memory_reg_14336_14399_3_5_n_0;
  wire vga_memory_reg_14336_14399_3_5_n_1;
  wire vga_memory_reg_14336_14399_3_5_n_2;
  wire vga_memory_reg_14336_14399_6_8_n_0;
  wire vga_memory_reg_14336_14399_6_8_n_1;
  wire vga_memory_reg_14336_14399_6_8_n_2;
  wire vga_memory_reg_14336_14399_9_11_n_0;
  wire vga_memory_reg_14336_14399_9_11_n_1;
  wire vga_memory_reg_14336_14399_9_11_n_2;
  wire vga_memory_reg_14400_14463_0_2_i_1_n_0;
  wire vga_memory_reg_14400_14463_0_2_n_0;
  wire vga_memory_reg_14400_14463_0_2_n_1;
  wire vga_memory_reg_14400_14463_0_2_n_2;
  wire vga_memory_reg_14400_14463_3_5_n_0;
  wire vga_memory_reg_14400_14463_3_5_n_1;
  wire vga_memory_reg_14400_14463_3_5_n_2;
  wire vga_memory_reg_14400_14463_6_8_n_0;
  wire vga_memory_reg_14400_14463_6_8_n_1;
  wire vga_memory_reg_14400_14463_6_8_n_2;
  wire vga_memory_reg_14400_14463_9_11_n_0;
  wire vga_memory_reg_14400_14463_9_11_n_1;
  wire vga_memory_reg_14400_14463_9_11_n_2;
  wire vga_memory_reg_14464_14527_0_2_i_1_n_0;
  wire vga_memory_reg_14464_14527_0_2_n_0;
  wire vga_memory_reg_14464_14527_0_2_n_1;
  wire vga_memory_reg_14464_14527_0_2_n_2;
  wire vga_memory_reg_14464_14527_3_5_n_0;
  wire vga_memory_reg_14464_14527_3_5_n_1;
  wire vga_memory_reg_14464_14527_3_5_n_2;
  wire vga_memory_reg_14464_14527_6_8_n_0;
  wire vga_memory_reg_14464_14527_6_8_n_1;
  wire vga_memory_reg_14464_14527_6_8_n_2;
  wire vga_memory_reg_14464_14527_9_11_n_0;
  wire vga_memory_reg_14464_14527_9_11_n_1;
  wire vga_memory_reg_14464_14527_9_11_n_2;
  wire vga_memory_reg_14528_14591_0_2_i_1_n_0;
  wire vga_memory_reg_14528_14591_0_2_n_0;
  wire vga_memory_reg_14528_14591_0_2_n_1;
  wire vga_memory_reg_14528_14591_0_2_n_2;
  wire vga_memory_reg_14528_14591_3_5_n_0;
  wire vga_memory_reg_14528_14591_3_5_n_1;
  wire vga_memory_reg_14528_14591_3_5_n_2;
  wire vga_memory_reg_14528_14591_6_8_n_0;
  wire vga_memory_reg_14528_14591_6_8_n_1;
  wire vga_memory_reg_14528_14591_6_8_n_2;
  wire vga_memory_reg_14528_14591_9_11_n_0;
  wire vga_memory_reg_14528_14591_9_11_n_1;
  wire vga_memory_reg_14528_14591_9_11_n_2;
  wire vga_memory_reg_14592_14655_0_2_i_1_n_0;
  wire vga_memory_reg_14592_14655_0_2_i_2_n_0;
  wire vga_memory_reg_14592_14655_0_2_n_0;
  wire vga_memory_reg_14592_14655_0_2_n_1;
  wire vga_memory_reg_14592_14655_0_2_n_2;
  wire vga_memory_reg_14592_14655_3_5_n_0;
  wire vga_memory_reg_14592_14655_3_5_n_1;
  wire vga_memory_reg_14592_14655_3_5_n_2;
  wire vga_memory_reg_14592_14655_6_8_n_0;
  wire vga_memory_reg_14592_14655_6_8_n_1;
  wire vga_memory_reg_14592_14655_6_8_n_2;
  wire vga_memory_reg_14592_14655_9_11_n_0;
  wire vga_memory_reg_14592_14655_9_11_n_1;
  wire vga_memory_reg_14592_14655_9_11_n_2;
  wire vga_memory_reg_14656_14719_0_2_i_1_n_0;
  wire vga_memory_reg_14656_14719_0_2_n_0;
  wire vga_memory_reg_14656_14719_0_2_n_1;
  wire vga_memory_reg_14656_14719_0_2_n_2;
  wire vga_memory_reg_14656_14719_3_5_n_0;
  wire vga_memory_reg_14656_14719_3_5_n_1;
  wire vga_memory_reg_14656_14719_3_5_n_2;
  wire vga_memory_reg_14656_14719_6_8_n_0;
  wire vga_memory_reg_14656_14719_6_8_n_1;
  wire vga_memory_reg_14656_14719_6_8_n_2;
  wire vga_memory_reg_14656_14719_9_11_n_0;
  wire vga_memory_reg_14656_14719_9_11_n_1;
  wire vga_memory_reg_14656_14719_9_11_n_2;
  wire vga_memory_reg_14720_14783_0_2_i_1_n_0;
  wire vga_memory_reg_14720_14783_0_2_n_0;
  wire vga_memory_reg_14720_14783_0_2_n_1;
  wire vga_memory_reg_14720_14783_0_2_n_2;
  wire vga_memory_reg_14720_14783_3_5_n_0;
  wire vga_memory_reg_14720_14783_3_5_n_1;
  wire vga_memory_reg_14720_14783_3_5_n_2;
  wire vga_memory_reg_14720_14783_6_8_n_0;
  wire vga_memory_reg_14720_14783_6_8_n_1;
  wire vga_memory_reg_14720_14783_6_8_n_2;
  wire vga_memory_reg_14720_14783_9_11_n_0;
  wire vga_memory_reg_14720_14783_9_11_n_1;
  wire vga_memory_reg_14720_14783_9_11_n_2;
  wire vga_memory_reg_1472_1535_0_2_i_1_n_0;
  wire vga_memory_reg_1472_1535_0_2_i_2_n_0;
  wire vga_memory_reg_1472_1535_0_2_n_0;
  wire vga_memory_reg_1472_1535_0_2_n_1;
  wire vga_memory_reg_1472_1535_0_2_n_2;
  wire vga_memory_reg_1472_1535_3_5_n_0;
  wire vga_memory_reg_1472_1535_3_5_n_1;
  wire vga_memory_reg_1472_1535_3_5_n_2;
  wire vga_memory_reg_1472_1535_6_8_n_0;
  wire vga_memory_reg_1472_1535_6_8_n_1;
  wire vga_memory_reg_1472_1535_6_8_n_2;
  wire vga_memory_reg_1472_1535_9_11_n_0;
  wire vga_memory_reg_1472_1535_9_11_n_1;
  wire vga_memory_reg_1472_1535_9_11_n_2;
  wire vga_memory_reg_14784_14847_0_2_i_1_n_0;
  wire vga_memory_reg_14784_14847_0_2_n_0;
  wire vga_memory_reg_14784_14847_0_2_n_1;
  wire vga_memory_reg_14784_14847_0_2_n_2;
  wire vga_memory_reg_14784_14847_3_5_n_0;
  wire vga_memory_reg_14784_14847_3_5_n_1;
  wire vga_memory_reg_14784_14847_3_5_n_2;
  wire vga_memory_reg_14784_14847_6_8_n_0;
  wire vga_memory_reg_14784_14847_6_8_n_1;
  wire vga_memory_reg_14784_14847_6_8_n_2;
  wire vga_memory_reg_14784_14847_9_11_n_0;
  wire vga_memory_reg_14784_14847_9_11_n_1;
  wire vga_memory_reg_14784_14847_9_11_n_2;
  wire vga_memory_reg_14848_14911_0_2_i_1_n_0;
  wire vga_memory_reg_14848_14911_0_2_n_0;
  wire vga_memory_reg_14848_14911_0_2_n_1;
  wire vga_memory_reg_14848_14911_0_2_n_2;
  wire vga_memory_reg_14848_14911_3_5_n_0;
  wire vga_memory_reg_14848_14911_3_5_n_1;
  wire vga_memory_reg_14848_14911_3_5_n_2;
  wire vga_memory_reg_14848_14911_6_8_n_0;
  wire vga_memory_reg_14848_14911_6_8_n_1;
  wire vga_memory_reg_14848_14911_6_8_n_2;
  wire vga_memory_reg_14848_14911_9_11_n_0;
  wire vga_memory_reg_14848_14911_9_11_n_1;
  wire vga_memory_reg_14848_14911_9_11_n_2;
  wire vga_memory_reg_14912_14975_0_2_i_1_n_0;
  wire vga_memory_reg_14912_14975_0_2_n_0;
  wire vga_memory_reg_14912_14975_0_2_n_1;
  wire vga_memory_reg_14912_14975_0_2_n_2;
  wire vga_memory_reg_14912_14975_3_5_n_0;
  wire vga_memory_reg_14912_14975_3_5_n_1;
  wire vga_memory_reg_14912_14975_3_5_n_2;
  wire vga_memory_reg_14912_14975_6_8_n_0;
  wire vga_memory_reg_14912_14975_6_8_n_1;
  wire vga_memory_reg_14912_14975_6_8_n_2;
  wire vga_memory_reg_14912_14975_9_11_n_0;
  wire vga_memory_reg_14912_14975_9_11_n_1;
  wire vga_memory_reg_14912_14975_9_11_n_2;
  wire vga_memory_reg_14976_15039_0_2_i_1_n_0;
  wire vga_memory_reg_14976_15039_0_2_n_0;
  wire vga_memory_reg_14976_15039_0_2_n_1;
  wire vga_memory_reg_14976_15039_0_2_n_2;
  wire vga_memory_reg_14976_15039_3_5_n_0;
  wire vga_memory_reg_14976_15039_3_5_n_1;
  wire vga_memory_reg_14976_15039_3_5_n_2;
  wire vga_memory_reg_14976_15039_6_8_n_0;
  wire vga_memory_reg_14976_15039_6_8_n_1;
  wire vga_memory_reg_14976_15039_6_8_n_2;
  wire vga_memory_reg_14976_15039_9_11_n_0;
  wire vga_memory_reg_14976_15039_9_11_n_1;
  wire vga_memory_reg_14976_15039_9_11_n_2;
  wire vga_memory_reg_15040_15103_0_2_i_1_n_0;
  wire vga_memory_reg_15040_15103_0_2_n_0;
  wire vga_memory_reg_15040_15103_0_2_n_1;
  wire vga_memory_reg_15040_15103_0_2_n_2;
  wire vga_memory_reg_15040_15103_3_5_n_0;
  wire vga_memory_reg_15040_15103_3_5_n_1;
  wire vga_memory_reg_15040_15103_3_5_n_2;
  wire vga_memory_reg_15040_15103_6_8_n_0;
  wire vga_memory_reg_15040_15103_6_8_n_1;
  wire vga_memory_reg_15040_15103_6_8_n_2;
  wire vga_memory_reg_15040_15103_9_11_n_0;
  wire vga_memory_reg_15040_15103_9_11_n_1;
  wire vga_memory_reg_15040_15103_9_11_n_2;
  wire vga_memory_reg_15104_15167_0_2_i_1_n_0;
  wire vga_memory_reg_15104_15167_0_2_n_0;
  wire vga_memory_reg_15104_15167_0_2_n_1;
  wire vga_memory_reg_15104_15167_0_2_n_2;
  wire vga_memory_reg_15104_15167_3_5_n_0;
  wire vga_memory_reg_15104_15167_3_5_n_1;
  wire vga_memory_reg_15104_15167_3_5_n_2;
  wire vga_memory_reg_15104_15167_6_8_n_0;
  wire vga_memory_reg_15104_15167_6_8_n_1;
  wire vga_memory_reg_15104_15167_6_8_n_2;
  wire vga_memory_reg_15104_15167_9_11_n_0;
  wire vga_memory_reg_15104_15167_9_11_n_1;
  wire vga_memory_reg_15104_15167_9_11_n_2;
  wire vga_memory_reg_15168_15231_0_2_i_1_n_0;
  wire vga_memory_reg_15168_15231_0_2_n_0;
  wire vga_memory_reg_15168_15231_0_2_n_1;
  wire vga_memory_reg_15168_15231_0_2_n_2;
  wire vga_memory_reg_15168_15231_3_5_n_0;
  wire vga_memory_reg_15168_15231_3_5_n_1;
  wire vga_memory_reg_15168_15231_3_5_n_2;
  wire vga_memory_reg_15168_15231_6_8_n_0;
  wire vga_memory_reg_15168_15231_6_8_n_1;
  wire vga_memory_reg_15168_15231_6_8_n_2;
  wire vga_memory_reg_15168_15231_9_11_n_0;
  wire vga_memory_reg_15168_15231_9_11_n_1;
  wire vga_memory_reg_15168_15231_9_11_n_2;
  wire vga_memory_reg_15232_15295_0_2_i_1_n_0;
  wire vga_memory_reg_15232_15295_0_2_n_0;
  wire vga_memory_reg_15232_15295_0_2_n_1;
  wire vga_memory_reg_15232_15295_0_2_n_2;
  wire vga_memory_reg_15232_15295_3_5_n_0;
  wire vga_memory_reg_15232_15295_3_5_n_1;
  wire vga_memory_reg_15232_15295_3_5_n_2;
  wire vga_memory_reg_15232_15295_6_8_n_0;
  wire vga_memory_reg_15232_15295_6_8_n_1;
  wire vga_memory_reg_15232_15295_6_8_n_2;
  wire vga_memory_reg_15232_15295_9_11_n_0;
  wire vga_memory_reg_15232_15295_9_11_n_1;
  wire vga_memory_reg_15232_15295_9_11_n_2;
  wire vga_memory_reg_15296_15359_0_2_i_1_n_0;
  wire vga_memory_reg_15296_15359_0_2_n_0;
  wire vga_memory_reg_15296_15359_0_2_n_1;
  wire vga_memory_reg_15296_15359_0_2_n_2;
  wire vga_memory_reg_15296_15359_3_5_n_0;
  wire vga_memory_reg_15296_15359_3_5_n_1;
  wire vga_memory_reg_15296_15359_3_5_n_2;
  wire vga_memory_reg_15296_15359_6_8_n_0;
  wire vga_memory_reg_15296_15359_6_8_n_1;
  wire vga_memory_reg_15296_15359_6_8_n_2;
  wire vga_memory_reg_15296_15359_9_11_n_0;
  wire vga_memory_reg_15296_15359_9_11_n_1;
  wire vga_memory_reg_15296_15359_9_11_n_2;
  wire vga_memory_reg_15360_15423_0_2_i_1_n_0;
  wire vga_memory_reg_15360_15423_0_2_n_0;
  wire vga_memory_reg_15360_15423_0_2_n_1;
  wire vga_memory_reg_15360_15423_0_2_n_2;
  wire vga_memory_reg_15360_15423_3_5_n_0;
  wire vga_memory_reg_15360_15423_3_5_n_1;
  wire vga_memory_reg_15360_15423_3_5_n_2;
  wire vga_memory_reg_15360_15423_6_8_n_0;
  wire vga_memory_reg_15360_15423_6_8_n_1;
  wire vga_memory_reg_15360_15423_6_8_n_2;
  wire vga_memory_reg_15360_15423_9_11_n_0;
  wire vga_memory_reg_15360_15423_9_11_n_1;
  wire vga_memory_reg_15360_15423_9_11_n_2;
  wire vga_memory_reg_1536_1599_0_2_i_1_n_0;
  wire vga_memory_reg_1536_1599_0_2_i_2_n_0;
  wire vga_memory_reg_1536_1599_0_2_n_0;
  wire vga_memory_reg_1536_1599_0_2_n_1;
  wire vga_memory_reg_1536_1599_0_2_n_2;
  wire vga_memory_reg_1536_1599_3_5_n_0;
  wire vga_memory_reg_1536_1599_3_5_n_1;
  wire vga_memory_reg_1536_1599_3_5_n_2;
  wire vga_memory_reg_1536_1599_6_8_n_0;
  wire vga_memory_reg_1536_1599_6_8_n_1;
  wire vga_memory_reg_1536_1599_6_8_n_2;
  wire vga_memory_reg_1536_1599_9_11_n_0;
  wire vga_memory_reg_1536_1599_9_11_n_1;
  wire vga_memory_reg_1536_1599_9_11_n_2;
  wire vga_memory_reg_15424_15487_0_2_i_1_n_0;
  wire vga_memory_reg_15424_15487_0_2_n_0;
  wire vga_memory_reg_15424_15487_0_2_n_1;
  wire vga_memory_reg_15424_15487_0_2_n_2;
  wire vga_memory_reg_15424_15487_3_5_n_0;
  wire vga_memory_reg_15424_15487_3_5_n_1;
  wire vga_memory_reg_15424_15487_3_5_n_2;
  wire vga_memory_reg_15424_15487_6_8_n_0;
  wire vga_memory_reg_15424_15487_6_8_n_1;
  wire vga_memory_reg_15424_15487_6_8_n_2;
  wire vga_memory_reg_15424_15487_9_11_n_0;
  wire vga_memory_reg_15424_15487_9_11_n_1;
  wire vga_memory_reg_15424_15487_9_11_n_2;
  wire vga_memory_reg_15488_15551_0_2_i_1_n_0;
  wire vga_memory_reg_15488_15551_0_2_n_0;
  wire vga_memory_reg_15488_15551_0_2_n_1;
  wire vga_memory_reg_15488_15551_0_2_n_2;
  wire vga_memory_reg_15488_15551_3_5_n_0;
  wire vga_memory_reg_15488_15551_3_5_n_1;
  wire vga_memory_reg_15488_15551_3_5_n_2;
  wire vga_memory_reg_15488_15551_6_8_n_0;
  wire vga_memory_reg_15488_15551_6_8_n_1;
  wire vga_memory_reg_15488_15551_6_8_n_2;
  wire vga_memory_reg_15488_15551_9_11_n_0;
  wire vga_memory_reg_15488_15551_9_11_n_1;
  wire vga_memory_reg_15488_15551_9_11_n_2;
  wire vga_memory_reg_15552_15615_0_2_i_1_n_0;
  wire vga_memory_reg_15552_15615_0_2_n_0;
  wire vga_memory_reg_15552_15615_0_2_n_1;
  wire vga_memory_reg_15552_15615_0_2_n_2;
  wire vga_memory_reg_15552_15615_3_5_n_0;
  wire vga_memory_reg_15552_15615_3_5_n_1;
  wire vga_memory_reg_15552_15615_3_5_n_2;
  wire vga_memory_reg_15552_15615_6_8_n_0;
  wire vga_memory_reg_15552_15615_6_8_n_1;
  wire vga_memory_reg_15552_15615_6_8_n_2;
  wire vga_memory_reg_15552_15615_9_11_n_0;
  wire vga_memory_reg_15552_15615_9_11_n_1;
  wire vga_memory_reg_15552_15615_9_11_n_2;
  wire vga_memory_reg_15616_15679_0_2_i_1_n_0;
  wire vga_memory_reg_15616_15679_0_2_n_0;
  wire vga_memory_reg_15616_15679_0_2_n_1;
  wire vga_memory_reg_15616_15679_0_2_n_2;
  wire vga_memory_reg_15616_15679_3_5_n_0;
  wire vga_memory_reg_15616_15679_3_5_n_1;
  wire vga_memory_reg_15616_15679_3_5_n_2;
  wire vga_memory_reg_15616_15679_6_8_n_0;
  wire vga_memory_reg_15616_15679_6_8_n_1;
  wire vga_memory_reg_15616_15679_6_8_n_2;
  wire vga_memory_reg_15616_15679_9_11_n_0;
  wire vga_memory_reg_15616_15679_9_11_n_1;
  wire vga_memory_reg_15616_15679_9_11_n_2;
  wire vga_memory_reg_15680_15743_0_2_i_1_n_0;
  wire vga_memory_reg_15680_15743_0_2_n_0;
  wire vga_memory_reg_15680_15743_0_2_n_1;
  wire vga_memory_reg_15680_15743_0_2_n_2;
  wire vga_memory_reg_15680_15743_3_5_n_0;
  wire vga_memory_reg_15680_15743_3_5_n_1;
  wire vga_memory_reg_15680_15743_3_5_n_2;
  wire vga_memory_reg_15680_15743_6_8_n_0;
  wire vga_memory_reg_15680_15743_6_8_n_1;
  wire vga_memory_reg_15680_15743_6_8_n_2;
  wire vga_memory_reg_15680_15743_9_11_n_0;
  wire vga_memory_reg_15680_15743_9_11_n_1;
  wire vga_memory_reg_15680_15743_9_11_n_2;
  wire vga_memory_reg_15744_15807_0_2_i_1_n_0;
  wire vga_memory_reg_15744_15807_0_2_n_0;
  wire vga_memory_reg_15744_15807_0_2_n_1;
  wire vga_memory_reg_15744_15807_0_2_n_2;
  wire vga_memory_reg_15744_15807_3_5_n_0;
  wire vga_memory_reg_15744_15807_3_5_n_1;
  wire vga_memory_reg_15744_15807_3_5_n_2;
  wire vga_memory_reg_15744_15807_6_8_n_0;
  wire vga_memory_reg_15744_15807_6_8_n_1;
  wire vga_memory_reg_15744_15807_6_8_n_2;
  wire vga_memory_reg_15744_15807_9_11_n_0;
  wire vga_memory_reg_15744_15807_9_11_n_1;
  wire vga_memory_reg_15744_15807_9_11_n_2;
  wire vga_memory_reg_15808_15871_0_2_i_1_n_0;
  wire vga_memory_reg_15808_15871_0_2_n_0;
  wire vga_memory_reg_15808_15871_0_2_n_1;
  wire vga_memory_reg_15808_15871_0_2_n_2;
  wire vga_memory_reg_15808_15871_3_5_n_0;
  wire vga_memory_reg_15808_15871_3_5_n_1;
  wire vga_memory_reg_15808_15871_3_5_n_2;
  wire vga_memory_reg_15808_15871_6_8_n_0;
  wire vga_memory_reg_15808_15871_6_8_n_1;
  wire vga_memory_reg_15808_15871_6_8_n_2;
  wire vga_memory_reg_15808_15871_9_11_n_0;
  wire vga_memory_reg_15808_15871_9_11_n_1;
  wire vga_memory_reg_15808_15871_9_11_n_2;
  wire vga_memory_reg_15872_15935_0_2_i_1_n_0;
  wire vga_memory_reg_15872_15935_0_2_n_0;
  wire vga_memory_reg_15872_15935_0_2_n_1;
  wire vga_memory_reg_15872_15935_0_2_n_2;
  wire vga_memory_reg_15872_15935_3_5_n_0;
  wire vga_memory_reg_15872_15935_3_5_n_1;
  wire vga_memory_reg_15872_15935_3_5_n_2;
  wire vga_memory_reg_15872_15935_6_8_n_0;
  wire vga_memory_reg_15872_15935_6_8_n_1;
  wire vga_memory_reg_15872_15935_6_8_n_2;
  wire vga_memory_reg_15872_15935_9_11_n_0;
  wire vga_memory_reg_15872_15935_9_11_n_1;
  wire vga_memory_reg_15872_15935_9_11_n_2;
  wire vga_memory_reg_15936_15999_0_2_i_1_n_0;
  wire vga_memory_reg_15936_15999_0_2_n_0;
  wire vga_memory_reg_15936_15999_0_2_n_1;
  wire vga_memory_reg_15936_15999_0_2_n_2;
  wire vga_memory_reg_15936_15999_3_5_n_0;
  wire vga_memory_reg_15936_15999_3_5_n_1;
  wire vga_memory_reg_15936_15999_3_5_n_2;
  wire vga_memory_reg_15936_15999_6_8_n_0;
  wire vga_memory_reg_15936_15999_6_8_n_1;
  wire vga_memory_reg_15936_15999_6_8_n_2;
  wire vga_memory_reg_15936_15999_9_11_n_0;
  wire vga_memory_reg_15936_15999_9_11_n_1;
  wire vga_memory_reg_15936_15999_9_11_n_2;
  wire vga_memory_reg_16000_16063_0_2_i_1_n_0;
  wire vga_memory_reg_16000_16063_0_2_n_0;
  wire vga_memory_reg_16000_16063_0_2_n_1;
  wire vga_memory_reg_16000_16063_0_2_n_2;
  wire vga_memory_reg_16000_16063_3_5_n_0;
  wire vga_memory_reg_16000_16063_3_5_n_1;
  wire vga_memory_reg_16000_16063_3_5_n_2;
  wire vga_memory_reg_16000_16063_6_8_n_0;
  wire vga_memory_reg_16000_16063_6_8_n_1;
  wire vga_memory_reg_16000_16063_6_8_n_2;
  wire vga_memory_reg_16000_16063_9_11_n_0;
  wire vga_memory_reg_16000_16063_9_11_n_1;
  wire vga_memory_reg_16000_16063_9_11_n_2;
  wire vga_memory_reg_1600_1663_0_2_i_1_n_0;
  wire vga_memory_reg_1600_1663_0_2_n_0;
  wire vga_memory_reg_1600_1663_0_2_n_1;
  wire vga_memory_reg_1600_1663_0_2_n_2;
  wire vga_memory_reg_1600_1663_3_5_n_0;
  wire vga_memory_reg_1600_1663_3_5_n_1;
  wire vga_memory_reg_1600_1663_3_5_n_2;
  wire vga_memory_reg_1600_1663_6_8_n_0;
  wire vga_memory_reg_1600_1663_6_8_n_1;
  wire vga_memory_reg_1600_1663_6_8_n_2;
  wire vga_memory_reg_1600_1663_9_11_n_0;
  wire vga_memory_reg_1600_1663_9_11_n_1;
  wire vga_memory_reg_1600_1663_9_11_n_2;
  wire vga_memory_reg_16064_16127_0_2_i_1_n_0;
  wire vga_memory_reg_16064_16127_0_2_n_0;
  wire vga_memory_reg_16064_16127_0_2_n_1;
  wire vga_memory_reg_16064_16127_0_2_n_2;
  wire vga_memory_reg_16064_16127_3_5_n_0;
  wire vga_memory_reg_16064_16127_3_5_n_1;
  wire vga_memory_reg_16064_16127_3_5_n_2;
  wire vga_memory_reg_16064_16127_6_8_n_0;
  wire vga_memory_reg_16064_16127_6_8_n_1;
  wire vga_memory_reg_16064_16127_6_8_n_2;
  wire vga_memory_reg_16064_16127_9_11_n_0;
  wire vga_memory_reg_16064_16127_9_11_n_1;
  wire vga_memory_reg_16064_16127_9_11_n_2;
  wire vga_memory_reg_16128_16191_0_2_i_1_n_0;
  wire vga_memory_reg_16128_16191_0_2_n_0;
  wire vga_memory_reg_16128_16191_0_2_n_1;
  wire vga_memory_reg_16128_16191_0_2_n_2;
  wire vga_memory_reg_16128_16191_3_5_n_0;
  wire vga_memory_reg_16128_16191_3_5_n_1;
  wire vga_memory_reg_16128_16191_3_5_n_2;
  wire vga_memory_reg_16128_16191_6_8_n_0;
  wire vga_memory_reg_16128_16191_6_8_n_1;
  wire vga_memory_reg_16128_16191_6_8_n_2;
  wire vga_memory_reg_16128_16191_9_11_n_0;
  wire vga_memory_reg_16128_16191_9_11_n_1;
  wire vga_memory_reg_16128_16191_9_11_n_2;
  wire vga_memory_reg_16192_16255_0_2_i_1_n_0;
  wire vga_memory_reg_16192_16255_0_2_n_0;
  wire vga_memory_reg_16192_16255_0_2_n_1;
  wire vga_memory_reg_16192_16255_0_2_n_2;
  wire vga_memory_reg_16192_16255_3_5_n_0;
  wire vga_memory_reg_16192_16255_3_5_n_1;
  wire vga_memory_reg_16192_16255_3_5_n_2;
  wire vga_memory_reg_16192_16255_6_8_n_0;
  wire vga_memory_reg_16192_16255_6_8_n_1;
  wire vga_memory_reg_16192_16255_6_8_n_2;
  wire vga_memory_reg_16192_16255_9_11_n_0;
  wire vga_memory_reg_16192_16255_9_11_n_1;
  wire vga_memory_reg_16192_16255_9_11_n_2;
  wire vga_memory_reg_16256_16319_0_2_i_1_n_0;
  wire vga_memory_reg_16256_16319_0_2_n_0;
  wire vga_memory_reg_16256_16319_0_2_n_1;
  wire vga_memory_reg_16256_16319_0_2_n_2;
  wire vga_memory_reg_16256_16319_3_5_n_0;
  wire vga_memory_reg_16256_16319_3_5_n_1;
  wire vga_memory_reg_16256_16319_3_5_n_2;
  wire vga_memory_reg_16256_16319_6_8_n_0;
  wire vga_memory_reg_16256_16319_6_8_n_1;
  wire vga_memory_reg_16256_16319_6_8_n_2;
  wire vga_memory_reg_16256_16319_9_11_n_0;
  wire vga_memory_reg_16256_16319_9_11_n_1;
  wire vga_memory_reg_16256_16319_9_11_n_2;
  wire vga_memory_reg_16320_16383_0_2_i_1_n_0;
  wire vga_memory_reg_16320_16383_0_2_n_0;
  wire vga_memory_reg_16320_16383_0_2_n_1;
  wire vga_memory_reg_16320_16383_0_2_n_2;
  wire vga_memory_reg_16320_16383_3_5_n_0;
  wire vga_memory_reg_16320_16383_3_5_n_1;
  wire vga_memory_reg_16320_16383_3_5_n_2;
  wire vga_memory_reg_16320_16383_6_8_n_0;
  wire vga_memory_reg_16320_16383_6_8_n_1;
  wire vga_memory_reg_16320_16383_6_8_n_2;
  wire vga_memory_reg_16320_16383_9_11_n_0;
  wire vga_memory_reg_16320_16383_9_11_n_1;
  wire vga_memory_reg_16320_16383_9_11_n_2;
  wire vga_memory_reg_1664_1727_0_2_i_1_n_0;
  wire vga_memory_reg_1664_1727_0_2_n_0;
  wire vga_memory_reg_1664_1727_0_2_n_1;
  wire vga_memory_reg_1664_1727_0_2_n_2;
  wire vga_memory_reg_1664_1727_3_5_n_0;
  wire vga_memory_reg_1664_1727_3_5_n_1;
  wire vga_memory_reg_1664_1727_3_5_n_2;
  wire vga_memory_reg_1664_1727_6_8_n_0;
  wire vga_memory_reg_1664_1727_6_8_n_1;
  wire vga_memory_reg_1664_1727_6_8_n_2;
  wire vga_memory_reg_1664_1727_9_11_n_0;
  wire vga_memory_reg_1664_1727_9_11_n_1;
  wire vga_memory_reg_1664_1727_9_11_n_2;
  wire vga_memory_reg_1728_1791_0_2_i_1_n_0;
  wire vga_memory_reg_1728_1791_0_2_i_2_n_0;
  wire vga_memory_reg_1728_1791_0_2_n_0;
  wire vga_memory_reg_1728_1791_0_2_n_1;
  wire vga_memory_reg_1728_1791_0_2_n_2;
  wire vga_memory_reg_1728_1791_3_5_n_0;
  wire vga_memory_reg_1728_1791_3_5_n_1;
  wire vga_memory_reg_1728_1791_3_5_n_2;
  wire vga_memory_reg_1728_1791_6_8_n_0;
  wire vga_memory_reg_1728_1791_6_8_n_1;
  wire vga_memory_reg_1728_1791_6_8_n_2;
  wire vga_memory_reg_1728_1791_9_11_n_0;
  wire vga_memory_reg_1728_1791_9_11_n_1;
  wire vga_memory_reg_1728_1791_9_11_n_2;
  wire vga_memory_reg_1792_1855_0_2_i_1_n_0;
  wire vga_memory_reg_1792_1855_0_2_n_0;
  wire vga_memory_reg_1792_1855_0_2_n_1;
  wire vga_memory_reg_1792_1855_0_2_n_2;
  wire vga_memory_reg_1792_1855_3_5_n_0;
  wire vga_memory_reg_1792_1855_3_5_n_1;
  wire vga_memory_reg_1792_1855_3_5_n_2;
  wire vga_memory_reg_1792_1855_6_8_n_0;
  wire vga_memory_reg_1792_1855_6_8_n_1;
  wire vga_memory_reg_1792_1855_6_8_n_2;
  wire vga_memory_reg_1792_1855_9_11_n_0;
  wire vga_memory_reg_1792_1855_9_11_n_1;
  wire vga_memory_reg_1792_1855_9_11_n_2;
  wire vga_memory_reg_1856_1919_0_2_i_1_n_0;
  wire vga_memory_reg_1856_1919_0_2_i_2_n_0;
  wire vga_memory_reg_1856_1919_0_2_n_0;
  wire vga_memory_reg_1856_1919_0_2_n_1;
  wire vga_memory_reg_1856_1919_0_2_n_2;
  wire vga_memory_reg_1856_1919_3_5_n_0;
  wire vga_memory_reg_1856_1919_3_5_n_1;
  wire vga_memory_reg_1856_1919_3_5_n_2;
  wire vga_memory_reg_1856_1919_6_8_n_0;
  wire vga_memory_reg_1856_1919_6_8_n_1;
  wire vga_memory_reg_1856_1919_6_8_n_2;
  wire vga_memory_reg_1856_1919_9_11_n_0;
  wire vga_memory_reg_1856_1919_9_11_n_1;
  wire vga_memory_reg_1856_1919_9_11_n_2;
  wire vga_memory_reg_1920_1983_0_2_i_1_n_0;
  wire vga_memory_reg_1920_1983_0_2_i_2_n_0;
  wire vga_memory_reg_1920_1983_0_2_n_0;
  wire vga_memory_reg_1920_1983_0_2_n_1;
  wire vga_memory_reg_1920_1983_0_2_n_2;
  wire vga_memory_reg_1920_1983_3_5_n_0;
  wire vga_memory_reg_1920_1983_3_5_n_1;
  wire vga_memory_reg_1920_1983_3_5_n_2;
  wire vga_memory_reg_1920_1983_6_8_n_0;
  wire vga_memory_reg_1920_1983_6_8_n_1;
  wire vga_memory_reg_1920_1983_6_8_n_2;
  wire vga_memory_reg_1920_1983_9_11_n_0;
  wire vga_memory_reg_1920_1983_9_11_n_1;
  wire vga_memory_reg_1920_1983_9_11_n_2;
  wire vga_memory_reg_192_255_0_2_i_1_n_0;
  wire vga_memory_reg_192_255_0_2_i_2_n_0;
  wire vga_memory_reg_192_255_0_2_i_3_n_0;
  wire vga_memory_reg_192_255_0_2_i_4_n_0;
  wire vga_memory_reg_192_255_0_2_n_0;
  wire vga_memory_reg_192_255_0_2_n_1;
  wire vga_memory_reg_192_255_0_2_n_2;
  wire vga_memory_reg_192_255_3_5_n_0;
  wire vga_memory_reg_192_255_3_5_n_1;
  wire vga_memory_reg_192_255_3_5_n_2;
  wire vga_memory_reg_192_255_6_8_n_0;
  wire vga_memory_reg_192_255_6_8_n_1;
  wire vga_memory_reg_192_255_6_8_n_2;
  wire vga_memory_reg_192_255_9_11_n_0;
  wire vga_memory_reg_192_255_9_11_n_1;
  wire vga_memory_reg_192_255_9_11_n_2;
  wire vga_memory_reg_1984_2047_0_2_i_1_n_0;
  wire vga_memory_reg_1984_2047_0_2_n_0;
  wire vga_memory_reg_1984_2047_0_2_n_1;
  wire vga_memory_reg_1984_2047_0_2_n_2;
  wire vga_memory_reg_1984_2047_3_5_n_0;
  wire vga_memory_reg_1984_2047_3_5_n_1;
  wire vga_memory_reg_1984_2047_3_5_n_2;
  wire vga_memory_reg_1984_2047_6_8_n_0;
  wire vga_memory_reg_1984_2047_6_8_n_1;
  wire vga_memory_reg_1984_2047_6_8_n_2;
  wire vga_memory_reg_1984_2047_9_11_n_0;
  wire vga_memory_reg_1984_2047_9_11_n_1;
  wire vga_memory_reg_1984_2047_9_11_n_2;
  wire vga_memory_reg_2048_2111_0_2_i_1_n_0;
  wire vga_memory_reg_2048_2111_0_2_n_0;
  wire vga_memory_reg_2048_2111_0_2_n_1;
  wire vga_memory_reg_2048_2111_0_2_n_2;
  wire vga_memory_reg_2048_2111_3_5_n_0;
  wire vga_memory_reg_2048_2111_3_5_n_1;
  wire vga_memory_reg_2048_2111_3_5_n_2;
  wire vga_memory_reg_2048_2111_6_8_n_0;
  wire vga_memory_reg_2048_2111_6_8_n_1;
  wire vga_memory_reg_2048_2111_6_8_n_2;
  wire vga_memory_reg_2048_2111_9_11_n_0;
  wire vga_memory_reg_2048_2111_9_11_n_1;
  wire vga_memory_reg_2048_2111_9_11_n_2;
  wire vga_memory_reg_2112_2175_0_2_i_1_n_0;
  wire vga_memory_reg_2112_2175_0_2_n_0;
  wire vga_memory_reg_2112_2175_0_2_n_1;
  wire vga_memory_reg_2112_2175_0_2_n_2;
  wire vga_memory_reg_2112_2175_3_5_n_0;
  wire vga_memory_reg_2112_2175_3_5_n_1;
  wire vga_memory_reg_2112_2175_3_5_n_2;
  wire vga_memory_reg_2112_2175_6_8_n_0;
  wire vga_memory_reg_2112_2175_6_8_n_1;
  wire vga_memory_reg_2112_2175_6_8_n_2;
  wire vga_memory_reg_2112_2175_9_11_n_0;
  wire vga_memory_reg_2112_2175_9_11_n_1;
  wire vga_memory_reg_2112_2175_9_11_n_2;
  wire vga_memory_reg_2176_2239_0_2_i_1_n_0;
  wire vga_memory_reg_2176_2239_0_2_n_0;
  wire vga_memory_reg_2176_2239_0_2_n_1;
  wire vga_memory_reg_2176_2239_0_2_n_2;
  wire vga_memory_reg_2176_2239_3_5_n_0;
  wire vga_memory_reg_2176_2239_3_5_n_1;
  wire vga_memory_reg_2176_2239_3_5_n_2;
  wire vga_memory_reg_2176_2239_6_8_n_0;
  wire vga_memory_reg_2176_2239_6_8_n_1;
  wire vga_memory_reg_2176_2239_6_8_n_2;
  wire vga_memory_reg_2176_2239_9_11_n_0;
  wire vga_memory_reg_2176_2239_9_11_n_1;
  wire vga_memory_reg_2176_2239_9_11_n_2;
  wire vga_memory_reg_2240_2303_0_2_i_1_n_0;
  wire vga_memory_reg_2240_2303_0_2_i_2_n_0;
  wire vga_memory_reg_2240_2303_0_2_n_0;
  wire vga_memory_reg_2240_2303_0_2_n_1;
  wire vga_memory_reg_2240_2303_0_2_n_2;
  wire vga_memory_reg_2240_2303_3_5_n_0;
  wire vga_memory_reg_2240_2303_3_5_n_1;
  wire vga_memory_reg_2240_2303_3_5_n_2;
  wire vga_memory_reg_2240_2303_6_8_n_0;
  wire vga_memory_reg_2240_2303_6_8_n_1;
  wire vga_memory_reg_2240_2303_6_8_n_2;
  wire vga_memory_reg_2240_2303_9_11_n_0;
  wire vga_memory_reg_2240_2303_9_11_n_1;
  wire vga_memory_reg_2240_2303_9_11_n_2;
  wire vga_memory_reg_2304_2367_0_2_i_1_n_0;
  wire vga_memory_reg_2304_2367_0_2_n_0;
  wire vga_memory_reg_2304_2367_0_2_n_1;
  wire vga_memory_reg_2304_2367_0_2_n_2;
  wire vga_memory_reg_2304_2367_3_5_n_0;
  wire vga_memory_reg_2304_2367_3_5_n_1;
  wire vga_memory_reg_2304_2367_3_5_n_2;
  wire vga_memory_reg_2304_2367_6_8_n_0;
  wire vga_memory_reg_2304_2367_6_8_n_1;
  wire vga_memory_reg_2304_2367_6_8_n_2;
  wire vga_memory_reg_2304_2367_9_11_n_0;
  wire vga_memory_reg_2304_2367_9_11_n_1;
  wire vga_memory_reg_2304_2367_9_11_n_2;
  wire vga_memory_reg_2368_2431_0_2_i_1_n_0;
  wire vga_memory_reg_2368_2431_0_2_i_2_n_0;
  wire vga_memory_reg_2368_2431_0_2_n_0;
  wire vga_memory_reg_2368_2431_0_2_n_1;
  wire vga_memory_reg_2368_2431_0_2_n_2;
  wire vga_memory_reg_2368_2431_3_5_n_0;
  wire vga_memory_reg_2368_2431_3_5_n_1;
  wire vga_memory_reg_2368_2431_3_5_n_2;
  wire vga_memory_reg_2368_2431_6_8_n_0;
  wire vga_memory_reg_2368_2431_6_8_n_1;
  wire vga_memory_reg_2368_2431_6_8_n_2;
  wire vga_memory_reg_2368_2431_9_11_n_0;
  wire vga_memory_reg_2368_2431_9_11_n_1;
  wire vga_memory_reg_2368_2431_9_11_n_2;
  wire vga_memory_reg_2432_2495_0_2_i_1_n_0;
  wire vga_memory_reg_2432_2495_0_2_i_2_n_0;
  wire vga_memory_reg_2432_2495_0_2_n_0;
  wire vga_memory_reg_2432_2495_0_2_n_1;
  wire vga_memory_reg_2432_2495_0_2_n_2;
  wire vga_memory_reg_2432_2495_3_5_n_0;
  wire vga_memory_reg_2432_2495_3_5_n_1;
  wire vga_memory_reg_2432_2495_3_5_n_2;
  wire vga_memory_reg_2432_2495_6_8_n_0;
  wire vga_memory_reg_2432_2495_6_8_n_1;
  wire vga_memory_reg_2432_2495_6_8_n_2;
  wire vga_memory_reg_2432_2495_9_11_n_0;
  wire vga_memory_reg_2432_2495_9_11_n_1;
  wire vga_memory_reg_2432_2495_9_11_n_2;
  wire vga_memory_reg_2496_2559_0_2_i_1_n_0;
  wire vga_memory_reg_2496_2559_0_2_i_2_n_0;
  wire vga_memory_reg_2496_2559_0_2_n_0;
  wire vga_memory_reg_2496_2559_0_2_n_1;
  wire vga_memory_reg_2496_2559_0_2_n_2;
  wire vga_memory_reg_2496_2559_3_5_n_0;
  wire vga_memory_reg_2496_2559_3_5_n_1;
  wire vga_memory_reg_2496_2559_3_5_n_2;
  wire vga_memory_reg_2496_2559_6_8_n_0;
  wire vga_memory_reg_2496_2559_6_8_n_1;
  wire vga_memory_reg_2496_2559_6_8_n_2;
  wire vga_memory_reg_2496_2559_9_11_n_0;
  wire vga_memory_reg_2496_2559_9_11_n_1;
  wire vga_memory_reg_2496_2559_9_11_n_2;
  wire vga_memory_reg_2560_2623_0_2_i_1_n_0;
  wire vga_memory_reg_2560_2623_0_2_n_0;
  wire vga_memory_reg_2560_2623_0_2_n_1;
  wire vga_memory_reg_2560_2623_0_2_n_2;
  wire vga_memory_reg_2560_2623_3_5_n_0;
  wire vga_memory_reg_2560_2623_3_5_n_1;
  wire vga_memory_reg_2560_2623_3_5_n_2;
  wire vga_memory_reg_2560_2623_6_8_n_0;
  wire vga_memory_reg_2560_2623_6_8_n_1;
  wire vga_memory_reg_2560_2623_6_8_n_2;
  wire vga_memory_reg_2560_2623_9_11_n_0;
  wire vga_memory_reg_2560_2623_9_11_n_1;
  wire vga_memory_reg_2560_2623_9_11_n_2;
  wire vga_memory_reg_256_319_0_2_i_1_n_0;
  wire vga_memory_reg_256_319_0_2_i_2_n_0;
  wire vga_memory_reg_256_319_0_2_n_0;
  wire vga_memory_reg_256_319_0_2_n_1;
  wire vga_memory_reg_256_319_0_2_n_2;
  wire vga_memory_reg_256_319_3_5_n_0;
  wire vga_memory_reg_256_319_3_5_n_1;
  wire vga_memory_reg_256_319_3_5_n_2;
  wire vga_memory_reg_256_319_6_8_n_0;
  wire vga_memory_reg_256_319_6_8_n_1;
  wire vga_memory_reg_256_319_6_8_n_2;
  wire vga_memory_reg_256_319_9_11_n_0;
  wire vga_memory_reg_256_319_9_11_n_1;
  wire vga_memory_reg_256_319_9_11_n_2;
  wire vga_memory_reg_2624_2687_0_2_i_1_n_0;
  wire vga_memory_reg_2624_2687_0_2_n_0;
  wire vga_memory_reg_2624_2687_0_2_n_1;
  wire vga_memory_reg_2624_2687_0_2_n_2;
  wire vga_memory_reg_2624_2687_3_5_n_0;
  wire vga_memory_reg_2624_2687_3_5_n_1;
  wire vga_memory_reg_2624_2687_3_5_n_2;
  wire vga_memory_reg_2624_2687_6_8_n_0;
  wire vga_memory_reg_2624_2687_6_8_n_1;
  wire vga_memory_reg_2624_2687_6_8_n_2;
  wire vga_memory_reg_2624_2687_9_11_n_0;
  wire vga_memory_reg_2624_2687_9_11_n_1;
  wire vga_memory_reg_2624_2687_9_11_n_2;
  wire vga_memory_reg_2688_2751_0_2_i_1_n_0;
  wire vga_memory_reg_2688_2751_0_2_n_0;
  wire vga_memory_reg_2688_2751_0_2_n_1;
  wire vga_memory_reg_2688_2751_0_2_n_2;
  wire vga_memory_reg_2688_2751_3_5_n_0;
  wire vga_memory_reg_2688_2751_3_5_n_1;
  wire vga_memory_reg_2688_2751_3_5_n_2;
  wire vga_memory_reg_2688_2751_6_8_n_0;
  wire vga_memory_reg_2688_2751_6_8_n_1;
  wire vga_memory_reg_2688_2751_6_8_n_2;
  wire vga_memory_reg_2688_2751_9_11_n_0;
  wire vga_memory_reg_2688_2751_9_11_n_1;
  wire vga_memory_reg_2688_2751_9_11_n_2;
  wire vga_memory_reg_2752_2815_0_2_i_1_n_0;
  wire vga_memory_reg_2752_2815_0_2_i_2_n_0;
  wire vga_memory_reg_2752_2815_0_2_n_0;
  wire vga_memory_reg_2752_2815_0_2_n_1;
  wire vga_memory_reg_2752_2815_0_2_n_2;
  wire vga_memory_reg_2752_2815_3_5_n_0;
  wire vga_memory_reg_2752_2815_3_5_n_1;
  wire vga_memory_reg_2752_2815_3_5_n_2;
  wire vga_memory_reg_2752_2815_6_8_n_0;
  wire vga_memory_reg_2752_2815_6_8_n_1;
  wire vga_memory_reg_2752_2815_6_8_n_2;
  wire vga_memory_reg_2752_2815_9_11_n_0;
  wire vga_memory_reg_2752_2815_9_11_n_1;
  wire vga_memory_reg_2752_2815_9_11_n_2;
  wire vga_memory_reg_2816_2879_0_2_i_1_n_0;
  wire vga_memory_reg_2816_2879_0_2_i_2_n_0;
  wire vga_memory_reg_2816_2879_0_2_n_0;
  wire vga_memory_reg_2816_2879_0_2_n_1;
  wire vga_memory_reg_2816_2879_0_2_n_2;
  wire vga_memory_reg_2816_2879_3_5_n_0;
  wire vga_memory_reg_2816_2879_3_5_n_1;
  wire vga_memory_reg_2816_2879_3_5_n_2;
  wire vga_memory_reg_2816_2879_6_8_n_0;
  wire vga_memory_reg_2816_2879_6_8_n_1;
  wire vga_memory_reg_2816_2879_6_8_n_2;
  wire vga_memory_reg_2816_2879_9_11_n_0;
  wire vga_memory_reg_2816_2879_9_11_n_1;
  wire vga_memory_reg_2816_2879_9_11_n_2;
  wire vga_memory_reg_2880_2943_0_2_i_1_n_0;
  wire vga_memory_reg_2880_2943_0_2_i_2_n_0;
  wire vga_memory_reg_2880_2943_0_2_n_0;
  wire vga_memory_reg_2880_2943_0_2_n_1;
  wire vga_memory_reg_2880_2943_0_2_n_2;
  wire vga_memory_reg_2880_2943_3_5_n_0;
  wire vga_memory_reg_2880_2943_3_5_n_1;
  wire vga_memory_reg_2880_2943_3_5_n_2;
  wire vga_memory_reg_2880_2943_6_8_n_0;
  wire vga_memory_reg_2880_2943_6_8_n_1;
  wire vga_memory_reg_2880_2943_6_8_n_2;
  wire vga_memory_reg_2880_2943_9_11_n_0;
  wire vga_memory_reg_2880_2943_9_11_n_1;
  wire vga_memory_reg_2880_2943_9_11_n_2;
  wire vga_memory_reg_2944_3007_0_2_i_1_n_0;
  wire vga_memory_reg_2944_3007_0_2_i_2_n_0;
  wire vga_memory_reg_2944_3007_0_2_n_0;
  wire vga_memory_reg_2944_3007_0_2_n_1;
  wire vga_memory_reg_2944_3007_0_2_n_2;
  wire vga_memory_reg_2944_3007_3_5_n_0;
  wire vga_memory_reg_2944_3007_3_5_n_1;
  wire vga_memory_reg_2944_3007_3_5_n_2;
  wire vga_memory_reg_2944_3007_6_8_n_0;
  wire vga_memory_reg_2944_3007_6_8_n_1;
  wire vga_memory_reg_2944_3007_6_8_n_2;
  wire vga_memory_reg_2944_3007_9_11_n_0;
  wire vga_memory_reg_2944_3007_9_11_n_1;
  wire vga_memory_reg_2944_3007_9_11_n_2;
  wire vga_memory_reg_3008_3071_0_2_i_1_n_0;
  wire vga_memory_reg_3008_3071_0_2_n_0;
  wire vga_memory_reg_3008_3071_0_2_n_1;
  wire vga_memory_reg_3008_3071_0_2_n_2;
  wire vga_memory_reg_3008_3071_3_5_n_0;
  wire vga_memory_reg_3008_3071_3_5_n_1;
  wire vga_memory_reg_3008_3071_3_5_n_2;
  wire vga_memory_reg_3008_3071_6_8_n_0;
  wire vga_memory_reg_3008_3071_6_8_n_1;
  wire vga_memory_reg_3008_3071_6_8_n_2;
  wire vga_memory_reg_3008_3071_9_11_n_0;
  wire vga_memory_reg_3008_3071_9_11_n_1;
  wire vga_memory_reg_3008_3071_9_11_n_2;
  wire vga_memory_reg_3072_3135_0_2_i_1_n_0;
  wire vga_memory_reg_3072_3135_0_2_n_0;
  wire vga_memory_reg_3072_3135_0_2_n_1;
  wire vga_memory_reg_3072_3135_0_2_n_2;
  wire vga_memory_reg_3072_3135_3_5_n_0;
  wire vga_memory_reg_3072_3135_3_5_n_1;
  wire vga_memory_reg_3072_3135_3_5_n_2;
  wire vga_memory_reg_3072_3135_6_8_n_0;
  wire vga_memory_reg_3072_3135_6_8_n_1;
  wire vga_memory_reg_3072_3135_6_8_n_2;
  wire vga_memory_reg_3072_3135_9_11_n_0;
  wire vga_memory_reg_3072_3135_9_11_n_1;
  wire vga_memory_reg_3072_3135_9_11_n_2;
  wire vga_memory_reg_3136_3199_0_2_i_1_n_0;
  wire vga_memory_reg_3136_3199_0_2_i_2_n_0;
  wire vga_memory_reg_3136_3199_0_2_n_0;
  wire vga_memory_reg_3136_3199_0_2_n_1;
  wire vga_memory_reg_3136_3199_0_2_n_2;
  wire vga_memory_reg_3136_3199_3_5_n_0;
  wire vga_memory_reg_3136_3199_3_5_n_1;
  wire vga_memory_reg_3136_3199_3_5_n_2;
  wire vga_memory_reg_3136_3199_6_8_n_0;
  wire vga_memory_reg_3136_3199_6_8_n_1;
  wire vga_memory_reg_3136_3199_6_8_n_2;
  wire vga_memory_reg_3136_3199_9_11_n_0;
  wire vga_memory_reg_3136_3199_9_11_n_1;
  wire vga_memory_reg_3136_3199_9_11_n_2;
  wire vga_memory_reg_3200_3263_0_2_i_1_n_0;
  wire vga_memory_reg_3200_3263_0_2_n_0;
  wire vga_memory_reg_3200_3263_0_2_n_1;
  wire vga_memory_reg_3200_3263_0_2_n_2;
  wire vga_memory_reg_3200_3263_3_5_n_0;
  wire vga_memory_reg_3200_3263_3_5_n_1;
  wire vga_memory_reg_3200_3263_3_5_n_2;
  wire vga_memory_reg_3200_3263_6_8_n_0;
  wire vga_memory_reg_3200_3263_6_8_n_1;
  wire vga_memory_reg_3200_3263_6_8_n_2;
  wire vga_memory_reg_3200_3263_9_11_n_0;
  wire vga_memory_reg_3200_3263_9_11_n_1;
  wire vga_memory_reg_3200_3263_9_11_n_2;
  wire vga_memory_reg_320_383_0_2_i_1_n_0;
  wire vga_memory_reg_320_383_0_2_i_2_n_0;
  wire vga_memory_reg_320_383_0_2_n_0;
  wire vga_memory_reg_320_383_0_2_n_1;
  wire vga_memory_reg_320_383_0_2_n_2;
  wire vga_memory_reg_320_383_3_5_n_0;
  wire vga_memory_reg_320_383_3_5_n_1;
  wire vga_memory_reg_320_383_3_5_n_2;
  wire vga_memory_reg_320_383_6_8_n_0;
  wire vga_memory_reg_320_383_6_8_n_1;
  wire vga_memory_reg_320_383_6_8_n_2;
  wire vga_memory_reg_320_383_9_11_n_0;
  wire vga_memory_reg_320_383_9_11_n_1;
  wire vga_memory_reg_320_383_9_11_n_2;
  wire vga_memory_reg_3264_3327_0_2_i_1_n_0;
  wire vga_memory_reg_3264_3327_0_2_n_0;
  wire vga_memory_reg_3264_3327_0_2_n_1;
  wire vga_memory_reg_3264_3327_0_2_n_2;
  wire vga_memory_reg_3264_3327_3_5_n_0;
  wire vga_memory_reg_3264_3327_3_5_n_1;
  wire vga_memory_reg_3264_3327_3_5_n_2;
  wire vga_memory_reg_3264_3327_6_8_n_0;
  wire vga_memory_reg_3264_3327_6_8_n_1;
  wire vga_memory_reg_3264_3327_6_8_n_2;
  wire vga_memory_reg_3264_3327_9_11_n_0;
  wire vga_memory_reg_3264_3327_9_11_n_1;
  wire vga_memory_reg_3264_3327_9_11_n_2;
  wire vga_memory_reg_3328_3391_0_2_i_1_n_0;
  wire vga_memory_reg_3328_3391_0_2_i_2_n_0;
  wire vga_memory_reg_3328_3391_0_2_n_0;
  wire vga_memory_reg_3328_3391_0_2_n_1;
  wire vga_memory_reg_3328_3391_0_2_n_2;
  wire vga_memory_reg_3328_3391_3_5_n_0;
  wire vga_memory_reg_3328_3391_3_5_n_1;
  wire vga_memory_reg_3328_3391_3_5_n_2;
  wire vga_memory_reg_3328_3391_6_8_n_0;
  wire vga_memory_reg_3328_3391_6_8_n_1;
  wire vga_memory_reg_3328_3391_6_8_n_2;
  wire vga_memory_reg_3328_3391_9_11_n_0;
  wire vga_memory_reg_3328_3391_9_11_n_1;
  wire vga_memory_reg_3328_3391_9_11_n_2;
  wire vga_memory_reg_3392_3455_0_2_i_1_n_0;
  wire vga_memory_reg_3392_3455_0_2_n_0;
  wire vga_memory_reg_3392_3455_0_2_n_1;
  wire vga_memory_reg_3392_3455_0_2_n_2;
  wire vga_memory_reg_3392_3455_3_5_n_0;
  wire vga_memory_reg_3392_3455_3_5_n_1;
  wire vga_memory_reg_3392_3455_3_5_n_2;
  wire vga_memory_reg_3392_3455_6_8_n_0;
  wire vga_memory_reg_3392_3455_6_8_n_1;
  wire vga_memory_reg_3392_3455_6_8_n_2;
  wire vga_memory_reg_3392_3455_9_11_n_0;
  wire vga_memory_reg_3392_3455_9_11_n_1;
  wire vga_memory_reg_3392_3455_9_11_n_2;
  wire vga_memory_reg_3456_3519_0_2_i_1_n_0;
  wire vga_memory_reg_3456_3519_0_2_n_0;
  wire vga_memory_reg_3456_3519_0_2_n_1;
  wire vga_memory_reg_3456_3519_0_2_n_2;
  wire vga_memory_reg_3456_3519_3_5_n_0;
  wire vga_memory_reg_3456_3519_3_5_n_1;
  wire vga_memory_reg_3456_3519_3_5_n_2;
  wire vga_memory_reg_3456_3519_6_8_n_0;
  wire vga_memory_reg_3456_3519_6_8_n_1;
  wire vga_memory_reg_3456_3519_6_8_n_2;
  wire vga_memory_reg_3456_3519_9_11_n_0;
  wire vga_memory_reg_3456_3519_9_11_n_1;
  wire vga_memory_reg_3456_3519_9_11_n_2;
  wire vga_memory_reg_3520_3583_0_2_i_1_n_0;
  wire vga_memory_reg_3520_3583_0_2_n_0;
  wire vga_memory_reg_3520_3583_0_2_n_1;
  wire vga_memory_reg_3520_3583_0_2_n_2;
  wire vga_memory_reg_3520_3583_3_5_n_0;
  wire vga_memory_reg_3520_3583_3_5_n_1;
  wire vga_memory_reg_3520_3583_3_5_n_2;
  wire vga_memory_reg_3520_3583_6_8_n_0;
  wire vga_memory_reg_3520_3583_6_8_n_1;
  wire vga_memory_reg_3520_3583_6_8_n_2;
  wire vga_memory_reg_3520_3583_9_11_n_0;
  wire vga_memory_reg_3520_3583_9_11_n_1;
  wire vga_memory_reg_3520_3583_9_11_n_2;
  wire vga_memory_reg_3584_3647_0_2_i_1_n_0;
  wire vga_memory_reg_3584_3647_0_2_i_2_n_0;
  wire vga_memory_reg_3584_3647_0_2_n_0;
  wire vga_memory_reg_3584_3647_0_2_n_1;
  wire vga_memory_reg_3584_3647_0_2_n_2;
  wire vga_memory_reg_3584_3647_3_5_n_0;
  wire vga_memory_reg_3584_3647_3_5_n_1;
  wire vga_memory_reg_3584_3647_3_5_n_2;
  wire vga_memory_reg_3584_3647_6_8_n_0;
  wire vga_memory_reg_3584_3647_6_8_n_1;
  wire vga_memory_reg_3584_3647_6_8_n_2;
  wire vga_memory_reg_3584_3647_9_11_n_0;
  wire vga_memory_reg_3584_3647_9_11_n_1;
  wire vga_memory_reg_3584_3647_9_11_n_2;
  wire vga_memory_reg_3648_3711_0_2_i_1_n_0;
  wire vga_memory_reg_3648_3711_0_2_i_2_n_0;
  wire vga_memory_reg_3648_3711_0_2_n_0;
  wire vga_memory_reg_3648_3711_0_2_n_1;
  wire vga_memory_reg_3648_3711_0_2_n_2;
  wire vga_memory_reg_3648_3711_3_5_n_0;
  wire vga_memory_reg_3648_3711_3_5_n_1;
  wire vga_memory_reg_3648_3711_3_5_n_2;
  wire vga_memory_reg_3648_3711_6_8_n_0;
  wire vga_memory_reg_3648_3711_6_8_n_1;
  wire vga_memory_reg_3648_3711_6_8_n_2;
  wire vga_memory_reg_3648_3711_9_11_n_0;
  wire vga_memory_reg_3648_3711_9_11_n_1;
  wire vga_memory_reg_3648_3711_9_11_n_2;
  wire vga_memory_reg_3712_3775_0_2_i_1_n_0;
  wire vga_memory_reg_3712_3775_0_2_n_0;
  wire vga_memory_reg_3712_3775_0_2_n_1;
  wire vga_memory_reg_3712_3775_0_2_n_2;
  wire vga_memory_reg_3712_3775_3_5_n_0;
  wire vga_memory_reg_3712_3775_3_5_n_1;
  wire vga_memory_reg_3712_3775_3_5_n_2;
  wire vga_memory_reg_3712_3775_6_8_n_0;
  wire vga_memory_reg_3712_3775_6_8_n_1;
  wire vga_memory_reg_3712_3775_6_8_n_2;
  wire vga_memory_reg_3712_3775_9_11_n_0;
  wire vga_memory_reg_3712_3775_9_11_n_1;
  wire vga_memory_reg_3712_3775_9_11_n_2;
  wire vga_memory_reg_3776_3839_0_2_i_1_n_0;
  wire vga_memory_reg_3776_3839_0_2_n_0;
  wire vga_memory_reg_3776_3839_0_2_n_1;
  wire vga_memory_reg_3776_3839_0_2_n_2;
  wire vga_memory_reg_3776_3839_3_5_n_0;
  wire vga_memory_reg_3776_3839_3_5_n_1;
  wire vga_memory_reg_3776_3839_3_5_n_2;
  wire vga_memory_reg_3776_3839_6_8_n_0;
  wire vga_memory_reg_3776_3839_6_8_n_1;
  wire vga_memory_reg_3776_3839_6_8_n_2;
  wire vga_memory_reg_3776_3839_9_11_n_0;
  wire vga_memory_reg_3776_3839_9_11_n_1;
  wire vga_memory_reg_3776_3839_9_11_n_2;
  wire vga_memory_reg_3840_3903_0_2_i_1_n_0;
  wire vga_memory_reg_3840_3903_0_2_n_0;
  wire vga_memory_reg_3840_3903_0_2_n_1;
  wire vga_memory_reg_3840_3903_0_2_n_2;
  wire vga_memory_reg_3840_3903_3_5_n_0;
  wire vga_memory_reg_3840_3903_3_5_n_1;
  wire vga_memory_reg_3840_3903_3_5_n_2;
  wire vga_memory_reg_3840_3903_6_8_n_0;
  wire vga_memory_reg_3840_3903_6_8_n_1;
  wire vga_memory_reg_3840_3903_6_8_n_2;
  wire vga_memory_reg_3840_3903_9_11_n_0;
  wire vga_memory_reg_3840_3903_9_11_n_1;
  wire vga_memory_reg_3840_3903_9_11_n_2;
  wire vga_memory_reg_384_447_0_2_i_1_n_0;
  wire vga_memory_reg_384_447_0_2_i_2_n_0;
  wire vga_memory_reg_384_447_0_2_n_0;
  wire vga_memory_reg_384_447_0_2_n_1;
  wire vga_memory_reg_384_447_0_2_n_2;
  wire vga_memory_reg_384_447_3_5_n_0;
  wire vga_memory_reg_384_447_3_5_n_1;
  wire vga_memory_reg_384_447_3_5_n_2;
  wire vga_memory_reg_384_447_6_8_n_0;
  wire vga_memory_reg_384_447_6_8_n_1;
  wire vga_memory_reg_384_447_6_8_n_2;
  wire vga_memory_reg_384_447_9_11_n_0;
  wire vga_memory_reg_384_447_9_11_n_1;
  wire vga_memory_reg_384_447_9_11_n_2;
  wire vga_memory_reg_3904_3967_0_2_i_1_n_0;
  wire vga_memory_reg_3904_3967_0_2_n_0;
  wire vga_memory_reg_3904_3967_0_2_n_1;
  wire vga_memory_reg_3904_3967_0_2_n_2;
  wire vga_memory_reg_3904_3967_3_5_n_0;
  wire vga_memory_reg_3904_3967_3_5_n_1;
  wire vga_memory_reg_3904_3967_3_5_n_2;
  wire vga_memory_reg_3904_3967_6_8_n_0;
  wire vga_memory_reg_3904_3967_6_8_n_1;
  wire vga_memory_reg_3904_3967_6_8_n_2;
  wire vga_memory_reg_3904_3967_9_11_n_0;
  wire vga_memory_reg_3904_3967_9_11_n_1;
  wire vga_memory_reg_3904_3967_9_11_n_2;
  wire vga_memory_reg_3968_4031_0_2_i_1_n_0;
  wire vga_memory_reg_3968_4031_0_2_n_0;
  wire vga_memory_reg_3968_4031_0_2_n_1;
  wire vga_memory_reg_3968_4031_0_2_n_2;
  wire vga_memory_reg_3968_4031_3_5_n_0;
  wire vga_memory_reg_3968_4031_3_5_n_1;
  wire vga_memory_reg_3968_4031_3_5_n_2;
  wire vga_memory_reg_3968_4031_6_8_n_0;
  wire vga_memory_reg_3968_4031_6_8_n_1;
  wire vga_memory_reg_3968_4031_6_8_n_2;
  wire vga_memory_reg_3968_4031_9_11_n_0;
  wire vga_memory_reg_3968_4031_9_11_n_1;
  wire vga_memory_reg_3968_4031_9_11_n_2;
  wire vga_memory_reg_4032_4095_0_2_i_1_n_0;
  wire vga_memory_reg_4032_4095_0_2_n_0;
  wire vga_memory_reg_4032_4095_0_2_n_1;
  wire vga_memory_reg_4032_4095_0_2_n_2;
  wire vga_memory_reg_4032_4095_3_5_n_0;
  wire vga_memory_reg_4032_4095_3_5_n_1;
  wire vga_memory_reg_4032_4095_3_5_n_2;
  wire vga_memory_reg_4032_4095_6_8_n_0;
  wire vga_memory_reg_4032_4095_6_8_n_1;
  wire vga_memory_reg_4032_4095_6_8_n_2;
  wire vga_memory_reg_4032_4095_9_11_n_0;
  wire vga_memory_reg_4032_4095_9_11_n_1;
  wire vga_memory_reg_4032_4095_9_11_n_2;
  wire vga_memory_reg_4096_4159_0_2_i_1_n_0;
  wire vga_memory_reg_4096_4159_0_2_n_0;
  wire vga_memory_reg_4096_4159_0_2_n_1;
  wire vga_memory_reg_4096_4159_0_2_n_2;
  wire vga_memory_reg_4096_4159_3_5_n_0;
  wire vga_memory_reg_4096_4159_3_5_n_1;
  wire vga_memory_reg_4096_4159_3_5_n_2;
  wire vga_memory_reg_4096_4159_6_8_n_0;
  wire vga_memory_reg_4096_4159_6_8_n_1;
  wire vga_memory_reg_4096_4159_6_8_n_2;
  wire vga_memory_reg_4096_4159_9_11_n_0;
  wire vga_memory_reg_4096_4159_9_11_n_1;
  wire vga_memory_reg_4096_4159_9_11_n_2;
  wire vga_memory_reg_4160_4223_0_2_i_1_n_0;
  wire vga_memory_reg_4160_4223_0_2_n_0;
  wire vga_memory_reg_4160_4223_0_2_n_1;
  wire vga_memory_reg_4160_4223_0_2_n_2;
  wire vga_memory_reg_4160_4223_3_5_n_0;
  wire vga_memory_reg_4160_4223_3_5_n_1;
  wire vga_memory_reg_4160_4223_3_5_n_2;
  wire vga_memory_reg_4160_4223_6_8_n_0;
  wire vga_memory_reg_4160_4223_6_8_n_1;
  wire vga_memory_reg_4160_4223_6_8_n_2;
  wire vga_memory_reg_4160_4223_9_11_n_0;
  wire vga_memory_reg_4160_4223_9_11_n_1;
  wire vga_memory_reg_4160_4223_9_11_n_2;
  wire vga_memory_reg_4224_4287_0_2_i_1_n_0;
  wire vga_memory_reg_4224_4287_0_2_n_0;
  wire vga_memory_reg_4224_4287_0_2_n_1;
  wire vga_memory_reg_4224_4287_0_2_n_2;
  wire vga_memory_reg_4224_4287_3_5_n_0;
  wire vga_memory_reg_4224_4287_3_5_n_1;
  wire vga_memory_reg_4224_4287_3_5_n_2;
  wire vga_memory_reg_4224_4287_6_8_n_0;
  wire vga_memory_reg_4224_4287_6_8_n_1;
  wire vga_memory_reg_4224_4287_6_8_n_2;
  wire vga_memory_reg_4224_4287_9_11_n_0;
  wire vga_memory_reg_4224_4287_9_11_n_1;
  wire vga_memory_reg_4224_4287_9_11_n_2;
  wire vga_memory_reg_4288_4351_0_2_i_1_n_0;
  wire vga_memory_reg_4288_4351_0_2_n_0;
  wire vga_memory_reg_4288_4351_0_2_n_1;
  wire vga_memory_reg_4288_4351_0_2_n_2;
  wire vga_memory_reg_4288_4351_3_5_n_0;
  wire vga_memory_reg_4288_4351_3_5_n_1;
  wire vga_memory_reg_4288_4351_3_5_n_2;
  wire vga_memory_reg_4288_4351_6_8_n_0;
  wire vga_memory_reg_4288_4351_6_8_n_1;
  wire vga_memory_reg_4288_4351_6_8_n_2;
  wire vga_memory_reg_4288_4351_9_11_n_0;
  wire vga_memory_reg_4288_4351_9_11_n_1;
  wire vga_memory_reg_4288_4351_9_11_n_2;
  wire vga_memory_reg_4352_4415_0_2_i_1_n_0;
  wire vga_memory_reg_4352_4415_0_2_n_0;
  wire vga_memory_reg_4352_4415_0_2_n_1;
  wire vga_memory_reg_4352_4415_0_2_n_2;
  wire vga_memory_reg_4352_4415_3_5_n_0;
  wire vga_memory_reg_4352_4415_3_5_n_1;
  wire vga_memory_reg_4352_4415_3_5_n_2;
  wire vga_memory_reg_4352_4415_6_8_n_0;
  wire vga_memory_reg_4352_4415_6_8_n_1;
  wire vga_memory_reg_4352_4415_6_8_n_2;
  wire vga_memory_reg_4352_4415_9_11_n_0;
  wire vga_memory_reg_4352_4415_9_11_n_1;
  wire vga_memory_reg_4352_4415_9_11_n_2;
  wire vga_memory_reg_4416_4479_0_2_i_1_n_0;
  wire vga_memory_reg_4416_4479_0_2_n_0;
  wire vga_memory_reg_4416_4479_0_2_n_1;
  wire vga_memory_reg_4416_4479_0_2_n_2;
  wire vga_memory_reg_4416_4479_3_5_n_0;
  wire vga_memory_reg_4416_4479_3_5_n_1;
  wire vga_memory_reg_4416_4479_3_5_n_2;
  wire vga_memory_reg_4416_4479_6_8_n_0;
  wire vga_memory_reg_4416_4479_6_8_n_1;
  wire vga_memory_reg_4416_4479_6_8_n_2;
  wire vga_memory_reg_4416_4479_9_11_n_0;
  wire vga_memory_reg_4416_4479_9_11_n_1;
  wire vga_memory_reg_4416_4479_9_11_n_2;
  wire vga_memory_reg_4480_4543_0_2_i_1_n_0;
  wire vga_memory_reg_4480_4543_0_2_i_2_n_0;
  wire vga_memory_reg_4480_4543_0_2_n_0;
  wire vga_memory_reg_4480_4543_0_2_n_1;
  wire vga_memory_reg_4480_4543_0_2_n_2;
  wire vga_memory_reg_4480_4543_3_5_n_0;
  wire vga_memory_reg_4480_4543_3_5_n_1;
  wire vga_memory_reg_4480_4543_3_5_n_2;
  wire vga_memory_reg_4480_4543_6_8_n_0;
  wire vga_memory_reg_4480_4543_6_8_n_1;
  wire vga_memory_reg_4480_4543_6_8_n_2;
  wire vga_memory_reg_4480_4543_9_11_n_0;
  wire vga_memory_reg_4480_4543_9_11_n_1;
  wire vga_memory_reg_4480_4543_9_11_n_2;
  wire vga_memory_reg_448_511_0_2_i_1_n_0;
  wire vga_memory_reg_448_511_0_2_i_2_n_0;
  wire vga_memory_reg_448_511_0_2_i_3_n_0;
  wire vga_memory_reg_448_511_0_2_n_0;
  wire vga_memory_reg_448_511_0_2_n_1;
  wire vga_memory_reg_448_511_0_2_n_2;
  wire vga_memory_reg_448_511_3_5_n_0;
  wire vga_memory_reg_448_511_3_5_n_1;
  wire vga_memory_reg_448_511_3_5_n_2;
  wire vga_memory_reg_448_511_6_8_n_0;
  wire vga_memory_reg_448_511_6_8_n_1;
  wire vga_memory_reg_448_511_6_8_n_2;
  wire vga_memory_reg_448_511_9_11_n_0;
  wire vga_memory_reg_448_511_9_11_n_1;
  wire vga_memory_reg_448_511_9_11_n_2;
  wire vga_memory_reg_4544_4607_0_2_i_1_n_0;
  wire vga_memory_reg_4544_4607_0_2_i_2_n_0;
  wire vga_memory_reg_4544_4607_0_2_n_0;
  wire vga_memory_reg_4544_4607_0_2_n_1;
  wire vga_memory_reg_4544_4607_0_2_n_2;
  wire vga_memory_reg_4544_4607_3_5_n_0;
  wire vga_memory_reg_4544_4607_3_5_n_1;
  wire vga_memory_reg_4544_4607_3_5_n_2;
  wire vga_memory_reg_4544_4607_6_8_n_0;
  wire vga_memory_reg_4544_4607_6_8_n_1;
  wire vga_memory_reg_4544_4607_6_8_n_2;
  wire vga_memory_reg_4544_4607_9_11_n_0;
  wire vga_memory_reg_4544_4607_9_11_n_1;
  wire vga_memory_reg_4544_4607_9_11_n_2;
  wire vga_memory_reg_4608_4671_0_2_i_1_n_0;
  wire vga_memory_reg_4608_4671_0_2_n_0;
  wire vga_memory_reg_4608_4671_0_2_n_1;
  wire vga_memory_reg_4608_4671_0_2_n_2;
  wire vga_memory_reg_4608_4671_3_5_n_0;
  wire vga_memory_reg_4608_4671_3_5_n_1;
  wire vga_memory_reg_4608_4671_3_5_n_2;
  wire vga_memory_reg_4608_4671_6_8_n_0;
  wire vga_memory_reg_4608_4671_6_8_n_1;
  wire vga_memory_reg_4608_4671_6_8_n_2;
  wire vga_memory_reg_4608_4671_9_11_n_0;
  wire vga_memory_reg_4608_4671_9_11_n_1;
  wire vga_memory_reg_4608_4671_9_11_n_2;
  wire vga_memory_reg_4672_4735_0_2_i_1_n_0;
  wire vga_memory_reg_4672_4735_0_2_n_0;
  wire vga_memory_reg_4672_4735_0_2_n_1;
  wire vga_memory_reg_4672_4735_0_2_n_2;
  wire vga_memory_reg_4672_4735_3_5_n_0;
  wire vga_memory_reg_4672_4735_3_5_n_1;
  wire vga_memory_reg_4672_4735_3_5_n_2;
  wire vga_memory_reg_4672_4735_6_8_n_0;
  wire vga_memory_reg_4672_4735_6_8_n_1;
  wire vga_memory_reg_4672_4735_6_8_n_2;
  wire vga_memory_reg_4672_4735_9_11_n_0;
  wire vga_memory_reg_4672_4735_9_11_n_1;
  wire vga_memory_reg_4672_4735_9_11_n_2;
  wire vga_memory_reg_4736_4799_0_2_i_1_n_0;
  wire vga_memory_reg_4736_4799_0_2_n_0;
  wire vga_memory_reg_4736_4799_0_2_n_1;
  wire vga_memory_reg_4736_4799_0_2_n_2;
  wire vga_memory_reg_4736_4799_3_5_n_0;
  wire vga_memory_reg_4736_4799_3_5_n_1;
  wire vga_memory_reg_4736_4799_3_5_n_2;
  wire vga_memory_reg_4736_4799_6_8_n_0;
  wire vga_memory_reg_4736_4799_6_8_n_1;
  wire vga_memory_reg_4736_4799_6_8_n_2;
  wire vga_memory_reg_4736_4799_9_11_n_0;
  wire vga_memory_reg_4736_4799_9_11_n_1;
  wire vga_memory_reg_4736_4799_9_11_n_2;
  wire vga_memory_reg_4800_4863_0_2_i_1_n_0;
  wire vga_memory_reg_4800_4863_0_2_n_0;
  wire vga_memory_reg_4800_4863_0_2_n_1;
  wire vga_memory_reg_4800_4863_0_2_n_2;
  wire vga_memory_reg_4800_4863_3_5_n_0;
  wire vga_memory_reg_4800_4863_3_5_n_1;
  wire vga_memory_reg_4800_4863_3_5_n_2;
  wire vga_memory_reg_4800_4863_6_8_n_0;
  wire vga_memory_reg_4800_4863_6_8_n_1;
  wire vga_memory_reg_4800_4863_6_8_n_2;
  wire vga_memory_reg_4800_4863_9_11_n_0;
  wire vga_memory_reg_4800_4863_9_11_n_1;
  wire vga_memory_reg_4800_4863_9_11_n_2;
  wire vga_memory_reg_4864_4927_0_2_i_1_n_0;
  wire vga_memory_reg_4864_4927_0_2_i_2_n_0;
  wire vga_memory_reg_4864_4927_0_2_n_0;
  wire vga_memory_reg_4864_4927_0_2_n_1;
  wire vga_memory_reg_4864_4927_0_2_n_2;
  wire vga_memory_reg_4864_4927_3_5_n_0;
  wire vga_memory_reg_4864_4927_3_5_n_1;
  wire vga_memory_reg_4864_4927_3_5_n_2;
  wire vga_memory_reg_4864_4927_6_8_n_0;
  wire vga_memory_reg_4864_4927_6_8_n_1;
  wire vga_memory_reg_4864_4927_6_8_n_2;
  wire vga_memory_reg_4864_4927_9_11_n_0;
  wire vga_memory_reg_4864_4927_9_11_n_1;
  wire vga_memory_reg_4864_4927_9_11_n_2;
  wire vga_memory_reg_4928_4991_0_2_i_1_n_0;
  wire vga_memory_reg_4928_4991_0_2_n_0;
  wire vga_memory_reg_4928_4991_0_2_n_1;
  wire vga_memory_reg_4928_4991_0_2_n_2;
  wire vga_memory_reg_4928_4991_3_5_n_0;
  wire vga_memory_reg_4928_4991_3_5_n_1;
  wire vga_memory_reg_4928_4991_3_5_n_2;
  wire vga_memory_reg_4928_4991_6_8_n_0;
  wire vga_memory_reg_4928_4991_6_8_n_1;
  wire vga_memory_reg_4928_4991_6_8_n_2;
  wire vga_memory_reg_4928_4991_9_11_n_0;
  wire vga_memory_reg_4928_4991_9_11_n_1;
  wire vga_memory_reg_4928_4991_9_11_n_2;
  wire vga_memory_reg_4992_5055_0_2_i_1_n_0;
  wire vga_memory_reg_4992_5055_0_2_n_0;
  wire vga_memory_reg_4992_5055_0_2_n_1;
  wire vga_memory_reg_4992_5055_0_2_n_2;
  wire vga_memory_reg_4992_5055_3_5_n_0;
  wire vga_memory_reg_4992_5055_3_5_n_1;
  wire vga_memory_reg_4992_5055_3_5_n_2;
  wire vga_memory_reg_4992_5055_6_8_n_0;
  wire vga_memory_reg_4992_5055_6_8_n_1;
  wire vga_memory_reg_4992_5055_6_8_n_2;
  wire vga_memory_reg_4992_5055_9_11_n_0;
  wire vga_memory_reg_4992_5055_9_11_n_1;
  wire vga_memory_reg_4992_5055_9_11_n_2;
  wire vga_memory_reg_5056_5119_0_2_i_1_n_0;
  wire vga_memory_reg_5056_5119_0_2_n_0;
  wire vga_memory_reg_5056_5119_0_2_n_1;
  wire vga_memory_reg_5056_5119_0_2_n_2;
  wire vga_memory_reg_5056_5119_3_5_n_0;
  wire vga_memory_reg_5056_5119_3_5_n_1;
  wire vga_memory_reg_5056_5119_3_5_n_2;
  wire vga_memory_reg_5056_5119_6_8_n_0;
  wire vga_memory_reg_5056_5119_6_8_n_1;
  wire vga_memory_reg_5056_5119_6_8_n_2;
  wire vga_memory_reg_5056_5119_9_11_n_0;
  wire vga_memory_reg_5056_5119_9_11_n_1;
  wire vga_memory_reg_5056_5119_9_11_n_2;
  wire vga_memory_reg_5120_5183_0_2_i_1_n_0;
  wire vga_memory_reg_5120_5183_0_2_n_0;
  wire vga_memory_reg_5120_5183_0_2_n_1;
  wire vga_memory_reg_5120_5183_0_2_n_2;
  wire vga_memory_reg_5120_5183_3_5_n_0;
  wire vga_memory_reg_5120_5183_3_5_n_1;
  wire vga_memory_reg_5120_5183_3_5_n_2;
  wire vga_memory_reg_5120_5183_6_8_n_0;
  wire vga_memory_reg_5120_5183_6_8_n_1;
  wire vga_memory_reg_5120_5183_6_8_n_2;
  wire vga_memory_reg_5120_5183_9_11_n_0;
  wire vga_memory_reg_5120_5183_9_11_n_1;
  wire vga_memory_reg_5120_5183_9_11_n_2;
  wire vga_memory_reg_512_575_0_2_i_1_n_0;
  wire vga_memory_reg_512_575_0_2_i_2_n_0;
  wire vga_memory_reg_512_575_0_2_n_0;
  wire vga_memory_reg_512_575_0_2_n_1;
  wire vga_memory_reg_512_575_0_2_n_2;
  wire vga_memory_reg_512_575_3_5_n_0;
  wire vga_memory_reg_512_575_3_5_n_1;
  wire vga_memory_reg_512_575_3_5_n_2;
  wire vga_memory_reg_512_575_6_8_n_0;
  wire vga_memory_reg_512_575_6_8_n_1;
  wire vga_memory_reg_512_575_6_8_n_2;
  wire vga_memory_reg_512_575_9_11_n_0;
  wire vga_memory_reg_512_575_9_11_n_1;
  wire vga_memory_reg_512_575_9_11_n_2;
  wire vga_memory_reg_5184_5247_0_2_i_1_n_0;
  wire vga_memory_reg_5184_5247_0_2_i_2_n_0;
  wire vga_memory_reg_5184_5247_0_2_n_0;
  wire vga_memory_reg_5184_5247_0_2_n_1;
  wire vga_memory_reg_5184_5247_0_2_n_2;
  wire vga_memory_reg_5184_5247_3_5_n_0;
  wire vga_memory_reg_5184_5247_3_5_n_1;
  wire vga_memory_reg_5184_5247_3_5_n_2;
  wire vga_memory_reg_5184_5247_6_8_n_0;
  wire vga_memory_reg_5184_5247_6_8_n_1;
  wire vga_memory_reg_5184_5247_6_8_n_2;
  wire vga_memory_reg_5184_5247_9_11_n_0;
  wire vga_memory_reg_5184_5247_9_11_n_1;
  wire vga_memory_reg_5184_5247_9_11_n_2;
  wire vga_memory_reg_5248_5311_0_2_i_1_n_0;
  wire vga_memory_reg_5248_5311_0_2_n_0;
  wire vga_memory_reg_5248_5311_0_2_n_1;
  wire vga_memory_reg_5248_5311_0_2_n_2;
  wire vga_memory_reg_5248_5311_3_5_n_0;
  wire vga_memory_reg_5248_5311_3_5_n_1;
  wire vga_memory_reg_5248_5311_3_5_n_2;
  wire vga_memory_reg_5248_5311_6_8_n_0;
  wire vga_memory_reg_5248_5311_6_8_n_1;
  wire vga_memory_reg_5248_5311_6_8_n_2;
  wire vga_memory_reg_5248_5311_9_11_n_0;
  wire vga_memory_reg_5248_5311_9_11_n_1;
  wire vga_memory_reg_5248_5311_9_11_n_2;
  wire vga_memory_reg_5312_5375_0_2_i_1_n_0;
  wire vga_memory_reg_5312_5375_0_2_n_0;
  wire vga_memory_reg_5312_5375_0_2_n_1;
  wire vga_memory_reg_5312_5375_0_2_n_2;
  wire vga_memory_reg_5312_5375_3_5_n_0;
  wire vga_memory_reg_5312_5375_3_5_n_1;
  wire vga_memory_reg_5312_5375_3_5_n_2;
  wire vga_memory_reg_5312_5375_6_8_n_0;
  wire vga_memory_reg_5312_5375_6_8_n_1;
  wire vga_memory_reg_5312_5375_6_8_n_2;
  wire vga_memory_reg_5312_5375_9_11_n_0;
  wire vga_memory_reg_5312_5375_9_11_n_1;
  wire vga_memory_reg_5312_5375_9_11_n_2;
  wire vga_memory_reg_5376_5439_0_2_i_1_n_0;
  wire vga_memory_reg_5376_5439_0_2_n_0;
  wire vga_memory_reg_5376_5439_0_2_n_1;
  wire vga_memory_reg_5376_5439_0_2_n_2;
  wire vga_memory_reg_5376_5439_3_5_n_0;
  wire vga_memory_reg_5376_5439_3_5_n_1;
  wire vga_memory_reg_5376_5439_3_5_n_2;
  wire vga_memory_reg_5376_5439_6_8_n_0;
  wire vga_memory_reg_5376_5439_6_8_n_1;
  wire vga_memory_reg_5376_5439_6_8_n_2;
  wire vga_memory_reg_5376_5439_9_11_n_0;
  wire vga_memory_reg_5376_5439_9_11_n_1;
  wire vga_memory_reg_5376_5439_9_11_n_2;
  wire vga_memory_reg_5440_5503_0_2_i_1_n_0;
  wire vga_memory_reg_5440_5503_0_2_n_0;
  wire vga_memory_reg_5440_5503_0_2_n_1;
  wire vga_memory_reg_5440_5503_0_2_n_2;
  wire vga_memory_reg_5440_5503_3_5_n_0;
  wire vga_memory_reg_5440_5503_3_5_n_1;
  wire vga_memory_reg_5440_5503_3_5_n_2;
  wire vga_memory_reg_5440_5503_6_8_n_0;
  wire vga_memory_reg_5440_5503_6_8_n_1;
  wire vga_memory_reg_5440_5503_6_8_n_2;
  wire vga_memory_reg_5440_5503_9_11_n_0;
  wire vga_memory_reg_5440_5503_9_11_n_1;
  wire vga_memory_reg_5440_5503_9_11_n_2;
  wire vga_memory_reg_5504_5567_0_2_i_1_n_0;
  wire vga_memory_reg_5504_5567_0_2_n_0;
  wire vga_memory_reg_5504_5567_0_2_n_1;
  wire vga_memory_reg_5504_5567_0_2_n_2;
  wire vga_memory_reg_5504_5567_3_5_n_0;
  wire vga_memory_reg_5504_5567_3_5_n_1;
  wire vga_memory_reg_5504_5567_3_5_n_2;
  wire vga_memory_reg_5504_5567_6_8_n_0;
  wire vga_memory_reg_5504_5567_6_8_n_1;
  wire vga_memory_reg_5504_5567_6_8_n_2;
  wire vga_memory_reg_5504_5567_9_11_n_0;
  wire vga_memory_reg_5504_5567_9_11_n_1;
  wire vga_memory_reg_5504_5567_9_11_n_2;
  wire vga_memory_reg_5568_5631_0_2_i_1_n_0;
  wire vga_memory_reg_5568_5631_0_2_n_0;
  wire vga_memory_reg_5568_5631_0_2_n_1;
  wire vga_memory_reg_5568_5631_0_2_n_2;
  wire vga_memory_reg_5568_5631_3_5_n_0;
  wire vga_memory_reg_5568_5631_3_5_n_1;
  wire vga_memory_reg_5568_5631_3_5_n_2;
  wire vga_memory_reg_5568_5631_6_8_n_0;
  wire vga_memory_reg_5568_5631_6_8_n_1;
  wire vga_memory_reg_5568_5631_6_8_n_2;
  wire vga_memory_reg_5568_5631_9_11_n_0;
  wire vga_memory_reg_5568_5631_9_11_n_1;
  wire vga_memory_reg_5568_5631_9_11_n_2;
  wire vga_memory_reg_5632_5695_0_2_i_1_n_0;
  wire vga_memory_reg_5632_5695_0_2_i_2_n_0;
  wire vga_memory_reg_5632_5695_0_2_n_0;
  wire vga_memory_reg_5632_5695_0_2_n_1;
  wire vga_memory_reg_5632_5695_0_2_n_2;
  wire vga_memory_reg_5632_5695_3_5_n_0;
  wire vga_memory_reg_5632_5695_3_5_n_1;
  wire vga_memory_reg_5632_5695_3_5_n_2;
  wire vga_memory_reg_5632_5695_6_8_n_0;
  wire vga_memory_reg_5632_5695_6_8_n_1;
  wire vga_memory_reg_5632_5695_6_8_n_2;
  wire vga_memory_reg_5632_5695_9_11_n_0;
  wire vga_memory_reg_5632_5695_9_11_n_1;
  wire vga_memory_reg_5632_5695_9_11_n_2;
  wire vga_memory_reg_5696_5759_0_2_i_1_n_0;
  wire vga_memory_reg_5696_5759_0_2_i_2_n_0;
  wire vga_memory_reg_5696_5759_0_2_n_0;
  wire vga_memory_reg_5696_5759_0_2_n_1;
  wire vga_memory_reg_5696_5759_0_2_n_2;
  wire vga_memory_reg_5696_5759_3_5_n_0;
  wire vga_memory_reg_5696_5759_3_5_n_1;
  wire vga_memory_reg_5696_5759_3_5_n_2;
  wire vga_memory_reg_5696_5759_6_8_n_0;
  wire vga_memory_reg_5696_5759_6_8_n_1;
  wire vga_memory_reg_5696_5759_6_8_n_2;
  wire vga_memory_reg_5696_5759_9_11_n_0;
  wire vga_memory_reg_5696_5759_9_11_n_1;
  wire vga_memory_reg_5696_5759_9_11_n_2;
  wire vga_memory_reg_5760_5823_0_2_i_1_n_0;
  wire vga_memory_reg_5760_5823_0_2_n_0;
  wire vga_memory_reg_5760_5823_0_2_n_1;
  wire vga_memory_reg_5760_5823_0_2_n_2;
  wire vga_memory_reg_5760_5823_3_5_n_0;
  wire vga_memory_reg_5760_5823_3_5_n_1;
  wire vga_memory_reg_5760_5823_3_5_n_2;
  wire vga_memory_reg_5760_5823_6_8_n_0;
  wire vga_memory_reg_5760_5823_6_8_n_1;
  wire vga_memory_reg_5760_5823_6_8_n_2;
  wire vga_memory_reg_5760_5823_9_11_n_0;
  wire vga_memory_reg_5760_5823_9_11_n_1;
  wire vga_memory_reg_5760_5823_9_11_n_2;
  wire vga_memory_reg_576_639_0_2_i_1_n_0;
  wire vga_memory_reg_576_639_0_2_i_2_n_0;
  wire vga_memory_reg_576_639_0_2_n_0;
  wire vga_memory_reg_576_639_0_2_n_1;
  wire vga_memory_reg_576_639_0_2_n_2;
  wire vga_memory_reg_576_639_3_5_n_0;
  wire vga_memory_reg_576_639_3_5_n_1;
  wire vga_memory_reg_576_639_3_5_n_2;
  wire vga_memory_reg_576_639_6_8_n_0;
  wire vga_memory_reg_576_639_6_8_n_1;
  wire vga_memory_reg_576_639_6_8_n_2;
  wire vga_memory_reg_576_639_9_11_n_0;
  wire vga_memory_reg_576_639_9_11_n_1;
  wire vga_memory_reg_576_639_9_11_n_2;
  wire vga_memory_reg_5824_5887_0_2_i_1_n_0;
  wire vga_memory_reg_5824_5887_0_2_n_0;
  wire vga_memory_reg_5824_5887_0_2_n_1;
  wire vga_memory_reg_5824_5887_0_2_n_2;
  wire vga_memory_reg_5824_5887_3_5_n_0;
  wire vga_memory_reg_5824_5887_3_5_n_1;
  wire vga_memory_reg_5824_5887_3_5_n_2;
  wire vga_memory_reg_5824_5887_6_8_n_0;
  wire vga_memory_reg_5824_5887_6_8_n_1;
  wire vga_memory_reg_5824_5887_6_8_n_2;
  wire vga_memory_reg_5824_5887_9_11_n_0;
  wire vga_memory_reg_5824_5887_9_11_n_1;
  wire vga_memory_reg_5824_5887_9_11_n_2;
  wire vga_memory_reg_5888_5951_0_2_i_1_n_0;
  wire vga_memory_reg_5888_5951_0_2_n_0;
  wire vga_memory_reg_5888_5951_0_2_n_1;
  wire vga_memory_reg_5888_5951_0_2_n_2;
  wire vga_memory_reg_5888_5951_3_5_n_0;
  wire vga_memory_reg_5888_5951_3_5_n_1;
  wire vga_memory_reg_5888_5951_3_5_n_2;
  wire vga_memory_reg_5888_5951_6_8_n_0;
  wire vga_memory_reg_5888_5951_6_8_n_1;
  wire vga_memory_reg_5888_5951_6_8_n_2;
  wire vga_memory_reg_5888_5951_9_11_n_0;
  wire vga_memory_reg_5888_5951_9_11_n_1;
  wire vga_memory_reg_5888_5951_9_11_n_2;
  wire vga_memory_reg_5952_6015_0_2_i_1_n_0;
  wire vga_memory_reg_5952_6015_0_2_n_0;
  wire vga_memory_reg_5952_6015_0_2_n_1;
  wire vga_memory_reg_5952_6015_0_2_n_2;
  wire vga_memory_reg_5952_6015_3_5_n_0;
  wire vga_memory_reg_5952_6015_3_5_n_1;
  wire vga_memory_reg_5952_6015_3_5_n_2;
  wire vga_memory_reg_5952_6015_6_8_n_0;
  wire vga_memory_reg_5952_6015_6_8_n_1;
  wire vga_memory_reg_5952_6015_6_8_n_2;
  wire vga_memory_reg_5952_6015_9_11_n_0;
  wire vga_memory_reg_5952_6015_9_11_n_1;
  wire vga_memory_reg_5952_6015_9_11_n_2;
  wire vga_memory_reg_6016_6079_0_2_i_1_n_0;
  wire vga_memory_reg_6016_6079_0_2_n_0;
  wire vga_memory_reg_6016_6079_0_2_n_1;
  wire vga_memory_reg_6016_6079_0_2_n_2;
  wire vga_memory_reg_6016_6079_3_5_n_0;
  wire vga_memory_reg_6016_6079_3_5_n_1;
  wire vga_memory_reg_6016_6079_3_5_n_2;
  wire vga_memory_reg_6016_6079_6_8_n_0;
  wire vga_memory_reg_6016_6079_6_8_n_1;
  wire vga_memory_reg_6016_6079_6_8_n_2;
  wire vga_memory_reg_6016_6079_9_11_n_0;
  wire vga_memory_reg_6016_6079_9_11_n_1;
  wire vga_memory_reg_6016_6079_9_11_n_2;
  wire vga_memory_reg_6080_6143_0_2_i_1_n_0;
  wire vga_memory_reg_6080_6143_0_2_n_0;
  wire vga_memory_reg_6080_6143_0_2_n_1;
  wire vga_memory_reg_6080_6143_0_2_n_2;
  wire vga_memory_reg_6080_6143_3_5_n_0;
  wire vga_memory_reg_6080_6143_3_5_n_1;
  wire vga_memory_reg_6080_6143_3_5_n_2;
  wire vga_memory_reg_6080_6143_6_8_n_0;
  wire vga_memory_reg_6080_6143_6_8_n_1;
  wire vga_memory_reg_6080_6143_6_8_n_2;
  wire vga_memory_reg_6080_6143_9_11_n_0;
  wire vga_memory_reg_6080_6143_9_11_n_1;
  wire vga_memory_reg_6080_6143_9_11_n_2;
  wire vga_memory_reg_6144_6207_0_2_i_1_n_0;
  wire vga_memory_reg_6144_6207_0_2_n_0;
  wire vga_memory_reg_6144_6207_0_2_n_1;
  wire vga_memory_reg_6144_6207_0_2_n_2;
  wire vga_memory_reg_6144_6207_3_5_n_0;
  wire vga_memory_reg_6144_6207_3_5_n_1;
  wire vga_memory_reg_6144_6207_3_5_n_2;
  wire vga_memory_reg_6144_6207_6_8_n_0;
  wire vga_memory_reg_6144_6207_6_8_n_1;
  wire vga_memory_reg_6144_6207_6_8_n_2;
  wire vga_memory_reg_6144_6207_9_11_n_0;
  wire vga_memory_reg_6144_6207_9_11_n_1;
  wire vga_memory_reg_6144_6207_9_11_n_2;
  wire vga_memory_reg_6208_6271_0_2_i_1_n_0;
  wire vga_memory_reg_6208_6271_0_2_n_0;
  wire vga_memory_reg_6208_6271_0_2_n_1;
  wire vga_memory_reg_6208_6271_0_2_n_2;
  wire vga_memory_reg_6208_6271_3_5_n_0;
  wire vga_memory_reg_6208_6271_3_5_n_1;
  wire vga_memory_reg_6208_6271_3_5_n_2;
  wire vga_memory_reg_6208_6271_6_8_n_0;
  wire vga_memory_reg_6208_6271_6_8_n_1;
  wire vga_memory_reg_6208_6271_6_8_n_2;
  wire vga_memory_reg_6208_6271_9_11_n_0;
  wire vga_memory_reg_6208_6271_9_11_n_1;
  wire vga_memory_reg_6208_6271_9_11_n_2;
  wire vga_memory_reg_6272_6335_0_2_i_1_n_0;
  wire vga_memory_reg_6272_6335_0_2_n_0;
  wire vga_memory_reg_6272_6335_0_2_n_1;
  wire vga_memory_reg_6272_6335_0_2_n_2;
  wire vga_memory_reg_6272_6335_3_5_n_0;
  wire vga_memory_reg_6272_6335_3_5_n_1;
  wire vga_memory_reg_6272_6335_3_5_n_2;
  wire vga_memory_reg_6272_6335_6_8_n_0;
  wire vga_memory_reg_6272_6335_6_8_n_1;
  wire vga_memory_reg_6272_6335_6_8_n_2;
  wire vga_memory_reg_6272_6335_9_11_n_0;
  wire vga_memory_reg_6272_6335_9_11_n_1;
  wire vga_memory_reg_6272_6335_9_11_n_2;
  wire vga_memory_reg_6336_6399_0_2_i_1_n_0;
  wire vga_memory_reg_6336_6399_0_2_i_2_n_0;
  wire vga_memory_reg_6336_6399_0_2_n_0;
  wire vga_memory_reg_6336_6399_0_2_n_1;
  wire vga_memory_reg_6336_6399_0_2_n_2;
  wire vga_memory_reg_6336_6399_3_5_n_0;
  wire vga_memory_reg_6336_6399_3_5_n_1;
  wire vga_memory_reg_6336_6399_3_5_n_2;
  wire vga_memory_reg_6336_6399_6_8_n_0;
  wire vga_memory_reg_6336_6399_6_8_n_1;
  wire vga_memory_reg_6336_6399_6_8_n_2;
  wire vga_memory_reg_6336_6399_9_11_n_0;
  wire vga_memory_reg_6336_6399_9_11_n_1;
  wire vga_memory_reg_6336_6399_9_11_n_2;
  wire vga_memory_reg_6400_6463_0_2_i_1_n_0;
  wire vga_memory_reg_6400_6463_0_2_n_0;
  wire vga_memory_reg_6400_6463_0_2_n_1;
  wire vga_memory_reg_6400_6463_0_2_n_2;
  wire vga_memory_reg_6400_6463_3_5_n_0;
  wire vga_memory_reg_6400_6463_3_5_n_1;
  wire vga_memory_reg_6400_6463_3_5_n_2;
  wire vga_memory_reg_6400_6463_6_8_n_0;
  wire vga_memory_reg_6400_6463_6_8_n_1;
  wire vga_memory_reg_6400_6463_6_8_n_2;
  wire vga_memory_reg_6400_6463_9_11_n_0;
  wire vga_memory_reg_6400_6463_9_11_n_1;
  wire vga_memory_reg_6400_6463_9_11_n_2;
  wire vga_memory_reg_640_703_0_2_i_1_n_0;
  wire vga_memory_reg_640_703_0_2_i_2_n_0;
  wire vga_memory_reg_640_703_0_2_n_0;
  wire vga_memory_reg_640_703_0_2_n_1;
  wire vga_memory_reg_640_703_0_2_n_2;
  wire vga_memory_reg_640_703_3_5_n_0;
  wire vga_memory_reg_640_703_3_5_n_1;
  wire vga_memory_reg_640_703_3_5_n_2;
  wire vga_memory_reg_640_703_6_8_n_0;
  wire vga_memory_reg_640_703_6_8_n_1;
  wire vga_memory_reg_640_703_6_8_n_2;
  wire vga_memory_reg_640_703_9_11_n_0;
  wire vga_memory_reg_640_703_9_11_n_1;
  wire vga_memory_reg_640_703_9_11_n_2;
  wire vga_memory_reg_6464_6527_0_2_i_1_n_0;
  wire vga_memory_reg_6464_6527_0_2_n_0;
  wire vga_memory_reg_6464_6527_0_2_n_1;
  wire vga_memory_reg_6464_6527_0_2_n_2;
  wire vga_memory_reg_6464_6527_3_5_n_0;
  wire vga_memory_reg_6464_6527_3_5_n_1;
  wire vga_memory_reg_6464_6527_3_5_n_2;
  wire vga_memory_reg_6464_6527_6_8_n_0;
  wire vga_memory_reg_6464_6527_6_8_n_1;
  wire vga_memory_reg_6464_6527_6_8_n_2;
  wire vga_memory_reg_6464_6527_9_11_n_0;
  wire vga_memory_reg_6464_6527_9_11_n_1;
  wire vga_memory_reg_6464_6527_9_11_n_2;
  wire vga_memory_reg_64_127_0_2_i_1_n_0;
  wire vga_memory_reg_64_127_0_2_i_2_n_0;
  wire vga_memory_reg_64_127_0_2_n_0;
  wire vga_memory_reg_64_127_0_2_n_1;
  wire vga_memory_reg_64_127_0_2_n_2;
  wire vga_memory_reg_64_127_3_5_n_0;
  wire vga_memory_reg_64_127_3_5_n_1;
  wire vga_memory_reg_64_127_3_5_n_2;
  wire vga_memory_reg_64_127_6_8_n_0;
  wire vga_memory_reg_64_127_6_8_n_1;
  wire vga_memory_reg_64_127_6_8_n_2;
  wire vga_memory_reg_64_127_9_11_n_0;
  wire vga_memory_reg_64_127_9_11_n_1;
  wire vga_memory_reg_64_127_9_11_n_2;
  wire vga_memory_reg_6528_6591_0_2_i_1_n_0;
  wire vga_memory_reg_6528_6591_0_2_n_0;
  wire vga_memory_reg_6528_6591_0_2_n_1;
  wire vga_memory_reg_6528_6591_0_2_n_2;
  wire vga_memory_reg_6528_6591_3_5_n_0;
  wire vga_memory_reg_6528_6591_3_5_n_1;
  wire vga_memory_reg_6528_6591_3_5_n_2;
  wire vga_memory_reg_6528_6591_6_8_n_0;
  wire vga_memory_reg_6528_6591_6_8_n_1;
  wire vga_memory_reg_6528_6591_6_8_n_2;
  wire vga_memory_reg_6528_6591_9_11_n_0;
  wire vga_memory_reg_6528_6591_9_11_n_1;
  wire vga_memory_reg_6528_6591_9_11_n_2;
  wire vga_memory_reg_6592_6655_0_2_i_1_n_0;
  wire vga_memory_reg_6592_6655_0_2_i_2_n_0;
  wire vga_memory_reg_6592_6655_0_2_i_3_n_0;
  wire vga_memory_reg_6592_6655_0_2_n_0;
  wire vga_memory_reg_6592_6655_0_2_n_1;
  wire vga_memory_reg_6592_6655_0_2_n_2;
  wire vga_memory_reg_6592_6655_3_5_n_0;
  wire vga_memory_reg_6592_6655_3_5_n_1;
  wire vga_memory_reg_6592_6655_3_5_n_2;
  wire vga_memory_reg_6592_6655_6_8_n_0;
  wire vga_memory_reg_6592_6655_6_8_n_1;
  wire vga_memory_reg_6592_6655_6_8_n_2;
  wire vga_memory_reg_6592_6655_9_11_n_0;
  wire vga_memory_reg_6592_6655_9_11_n_1;
  wire vga_memory_reg_6592_6655_9_11_n_2;
  wire vga_memory_reg_6656_6719_0_2_i_1_n_0;
  wire vga_memory_reg_6656_6719_0_2_n_0;
  wire vga_memory_reg_6656_6719_0_2_n_1;
  wire vga_memory_reg_6656_6719_0_2_n_2;
  wire vga_memory_reg_6656_6719_3_5_n_0;
  wire vga_memory_reg_6656_6719_3_5_n_1;
  wire vga_memory_reg_6656_6719_3_5_n_2;
  wire vga_memory_reg_6656_6719_6_8_n_0;
  wire vga_memory_reg_6656_6719_6_8_n_1;
  wire vga_memory_reg_6656_6719_6_8_n_2;
  wire vga_memory_reg_6656_6719_9_11_n_0;
  wire vga_memory_reg_6656_6719_9_11_n_1;
  wire vga_memory_reg_6656_6719_9_11_n_2;
  wire vga_memory_reg_6720_6783_0_2_i_1_n_0;
  wire vga_memory_reg_6720_6783_0_2_n_0;
  wire vga_memory_reg_6720_6783_0_2_n_1;
  wire vga_memory_reg_6720_6783_0_2_n_2;
  wire vga_memory_reg_6720_6783_3_5_n_0;
  wire vga_memory_reg_6720_6783_3_5_n_1;
  wire vga_memory_reg_6720_6783_3_5_n_2;
  wire vga_memory_reg_6720_6783_6_8_n_0;
  wire vga_memory_reg_6720_6783_6_8_n_1;
  wire vga_memory_reg_6720_6783_6_8_n_2;
  wire vga_memory_reg_6720_6783_9_11_n_0;
  wire vga_memory_reg_6720_6783_9_11_n_1;
  wire vga_memory_reg_6720_6783_9_11_n_2;
  wire vga_memory_reg_6784_6847_0_2_i_1_n_0;
  wire vga_memory_reg_6784_6847_0_2_n_0;
  wire vga_memory_reg_6784_6847_0_2_n_1;
  wire vga_memory_reg_6784_6847_0_2_n_2;
  wire vga_memory_reg_6784_6847_3_5_n_0;
  wire vga_memory_reg_6784_6847_3_5_n_1;
  wire vga_memory_reg_6784_6847_3_5_n_2;
  wire vga_memory_reg_6784_6847_6_8_n_0;
  wire vga_memory_reg_6784_6847_6_8_n_1;
  wire vga_memory_reg_6784_6847_6_8_n_2;
  wire vga_memory_reg_6784_6847_9_11_n_0;
  wire vga_memory_reg_6784_6847_9_11_n_1;
  wire vga_memory_reg_6784_6847_9_11_n_2;
  wire vga_memory_reg_6848_6911_0_2_i_1_n_0;
  wire vga_memory_reg_6848_6911_0_2_i_2_n_0;
  wire vga_memory_reg_6848_6911_0_2_n_0;
  wire vga_memory_reg_6848_6911_0_2_n_1;
  wire vga_memory_reg_6848_6911_0_2_n_2;
  wire vga_memory_reg_6848_6911_3_5_n_0;
  wire vga_memory_reg_6848_6911_3_5_n_1;
  wire vga_memory_reg_6848_6911_3_5_n_2;
  wire vga_memory_reg_6848_6911_6_8_n_0;
  wire vga_memory_reg_6848_6911_6_8_n_1;
  wire vga_memory_reg_6848_6911_6_8_n_2;
  wire vga_memory_reg_6848_6911_9_11_n_0;
  wire vga_memory_reg_6848_6911_9_11_n_1;
  wire vga_memory_reg_6848_6911_9_11_n_2;
  wire vga_memory_reg_6912_6975_0_2_i_1_n_0;
  wire vga_memory_reg_6912_6975_0_2_n_0;
  wire vga_memory_reg_6912_6975_0_2_n_1;
  wire vga_memory_reg_6912_6975_0_2_n_2;
  wire vga_memory_reg_6912_6975_3_5_n_0;
  wire vga_memory_reg_6912_6975_3_5_n_1;
  wire vga_memory_reg_6912_6975_3_5_n_2;
  wire vga_memory_reg_6912_6975_6_8_n_0;
  wire vga_memory_reg_6912_6975_6_8_n_1;
  wire vga_memory_reg_6912_6975_6_8_n_2;
  wire vga_memory_reg_6912_6975_9_11_n_0;
  wire vga_memory_reg_6912_6975_9_11_n_1;
  wire vga_memory_reg_6912_6975_9_11_n_2;
  wire vga_memory_reg_6976_7039_0_2_i_1_n_0;
  wire vga_memory_reg_6976_7039_0_2_i_2_n_0;
  wire vga_memory_reg_6976_7039_0_2_n_0;
  wire vga_memory_reg_6976_7039_0_2_n_1;
  wire vga_memory_reg_6976_7039_0_2_n_2;
  wire vga_memory_reg_6976_7039_3_5_n_0;
  wire vga_memory_reg_6976_7039_3_5_n_1;
  wire vga_memory_reg_6976_7039_3_5_n_2;
  wire vga_memory_reg_6976_7039_6_8_n_0;
  wire vga_memory_reg_6976_7039_6_8_n_1;
  wire vga_memory_reg_6976_7039_6_8_n_2;
  wire vga_memory_reg_6976_7039_9_11_n_0;
  wire vga_memory_reg_6976_7039_9_11_n_1;
  wire vga_memory_reg_6976_7039_9_11_n_2;
  wire vga_memory_reg_7040_7103_0_2_i_1_n_0;
  wire vga_memory_reg_7040_7103_0_2_i_2_n_0;
  wire vga_memory_reg_7040_7103_0_2_n_0;
  wire vga_memory_reg_7040_7103_0_2_n_1;
  wire vga_memory_reg_7040_7103_0_2_n_2;
  wire vga_memory_reg_7040_7103_3_5_n_0;
  wire vga_memory_reg_7040_7103_3_5_n_1;
  wire vga_memory_reg_7040_7103_3_5_n_2;
  wire vga_memory_reg_7040_7103_6_8_n_0;
  wire vga_memory_reg_7040_7103_6_8_n_1;
  wire vga_memory_reg_7040_7103_6_8_n_2;
  wire vga_memory_reg_7040_7103_9_11_n_0;
  wire vga_memory_reg_7040_7103_9_11_n_1;
  wire vga_memory_reg_7040_7103_9_11_n_2;
  wire vga_memory_reg_704_767_0_2_i_1_n_0;
  wire vga_memory_reg_704_767_0_2_i_2_n_0;
  wire vga_memory_reg_704_767_0_2_n_0;
  wire vga_memory_reg_704_767_0_2_n_1;
  wire vga_memory_reg_704_767_0_2_n_2;
  wire vga_memory_reg_704_767_3_5_n_0;
  wire vga_memory_reg_704_767_3_5_n_1;
  wire vga_memory_reg_704_767_3_5_n_2;
  wire vga_memory_reg_704_767_6_8_n_0;
  wire vga_memory_reg_704_767_6_8_n_1;
  wire vga_memory_reg_704_767_6_8_n_2;
  wire vga_memory_reg_704_767_9_11_n_0;
  wire vga_memory_reg_704_767_9_11_n_1;
  wire vga_memory_reg_704_767_9_11_n_2;
  wire vga_memory_reg_7104_7167_0_2_i_1_n_0;
  wire vga_memory_reg_7104_7167_0_2_n_0;
  wire vga_memory_reg_7104_7167_0_2_n_1;
  wire vga_memory_reg_7104_7167_0_2_n_2;
  wire vga_memory_reg_7104_7167_3_5_n_0;
  wire vga_memory_reg_7104_7167_3_5_n_1;
  wire vga_memory_reg_7104_7167_3_5_n_2;
  wire vga_memory_reg_7104_7167_6_8_n_0;
  wire vga_memory_reg_7104_7167_6_8_n_1;
  wire vga_memory_reg_7104_7167_6_8_n_2;
  wire vga_memory_reg_7104_7167_9_11_n_0;
  wire vga_memory_reg_7104_7167_9_11_n_1;
  wire vga_memory_reg_7104_7167_9_11_n_2;
  wire vga_memory_reg_7168_7231_0_2_i_1_n_0;
  wire vga_memory_reg_7168_7231_0_2_n_0;
  wire vga_memory_reg_7168_7231_0_2_n_1;
  wire vga_memory_reg_7168_7231_0_2_n_2;
  wire vga_memory_reg_7168_7231_3_5_n_0;
  wire vga_memory_reg_7168_7231_3_5_n_1;
  wire vga_memory_reg_7168_7231_3_5_n_2;
  wire vga_memory_reg_7168_7231_6_8_n_0;
  wire vga_memory_reg_7168_7231_6_8_n_1;
  wire vga_memory_reg_7168_7231_6_8_n_2;
  wire vga_memory_reg_7168_7231_9_11_n_0;
  wire vga_memory_reg_7168_7231_9_11_n_1;
  wire vga_memory_reg_7168_7231_9_11_n_2;
  wire vga_memory_reg_7232_7295_0_2_i_1_n_0;
  wire vga_memory_reg_7232_7295_0_2_n_0;
  wire vga_memory_reg_7232_7295_0_2_n_1;
  wire vga_memory_reg_7232_7295_0_2_n_2;
  wire vga_memory_reg_7232_7295_3_5_n_0;
  wire vga_memory_reg_7232_7295_3_5_n_1;
  wire vga_memory_reg_7232_7295_3_5_n_2;
  wire vga_memory_reg_7232_7295_6_8_n_0;
  wire vga_memory_reg_7232_7295_6_8_n_1;
  wire vga_memory_reg_7232_7295_6_8_n_2;
  wire vga_memory_reg_7232_7295_9_11_n_0;
  wire vga_memory_reg_7232_7295_9_11_n_1;
  wire vga_memory_reg_7232_7295_9_11_n_2;
  wire vga_memory_reg_7296_7359_0_2_i_1_n_0;
  wire vga_memory_reg_7296_7359_0_2_n_0;
  wire vga_memory_reg_7296_7359_0_2_n_1;
  wire vga_memory_reg_7296_7359_0_2_n_2;
  wire vga_memory_reg_7296_7359_3_5_n_0;
  wire vga_memory_reg_7296_7359_3_5_n_1;
  wire vga_memory_reg_7296_7359_3_5_n_2;
  wire vga_memory_reg_7296_7359_6_8_n_0;
  wire vga_memory_reg_7296_7359_6_8_n_1;
  wire vga_memory_reg_7296_7359_6_8_n_2;
  wire vga_memory_reg_7296_7359_9_11_n_0;
  wire vga_memory_reg_7296_7359_9_11_n_1;
  wire vga_memory_reg_7296_7359_9_11_n_2;
  wire vga_memory_reg_7360_7423_0_2_i_1_n_0;
  wire vga_memory_reg_7360_7423_0_2_n_0;
  wire vga_memory_reg_7360_7423_0_2_n_1;
  wire vga_memory_reg_7360_7423_0_2_n_2;
  wire vga_memory_reg_7360_7423_3_5_n_0;
  wire vga_memory_reg_7360_7423_3_5_n_1;
  wire vga_memory_reg_7360_7423_3_5_n_2;
  wire vga_memory_reg_7360_7423_6_8_n_0;
  wire vga_memory_reg_7360_7423_6_8_n_1;
  wire vga_memory_reg_7360_7423_6_8_n_2;
  wire vga_memory_reg_7360_7423_9_11_n_0;
  wire vga_memory_reg_7360_7423_9_11_n_1;
  wire vga_memory_reg_7360_7423_9_11_n_2;
  wire vga_memory_reg_7424_7487_0_2_i_1_n_0;
  wire vga_memory_reg_7424_7487_0_2_n_0;
  wire vga_memory_reg_7424_7487_0_2_n_1;
  wire vga_memory_reg_7424_7487_0_2_n_2;
  wire vga_memory_reg_7424_7487_3_5_n_0;
  wire vga_memory_reg_7424_7487_3_5_n_1;
  wire vga_memory_reg_7424_7487_3_5_n_2;
  wire vga_memory_reg_7424_7487_6_8_n_0;
  wire vga_memory_reg_7424_7487_6_8_n_1;
  wire vga_memory_reg_7424_7487_6_8_n_2;
  wire vga_memory_reg_7424_7487_9_11_n_0;
  wire vga_memory_reg_7424_7487_9_11_n_1;
  wire vga_memory_reg_7424_7487_9_11_n_2;
  wire vga_memory_reg_7488_7551_0_2_i_1_n_0;
  wire vga_memory_reg_7488_7551_0_2_n_0;
  wire vga_memory_reg_7488_7551_0_2_n_1;
  wire vga_memory_reg_7488_7551_0_2_n_2;
  wire vga_memory_reg_7488_7551_3_5_n_0;
  wire vga_memory_reg_7488_7551_3_5_n_1;
  wire vga_memory_reg_7488_7551_3_5_n_2;
  wire vga_memory_reg_7488_7551_6_8_n_0;
  wire vga_memory_reg_7488_7551_6_8_n_1;
  wire vga_memory_reg_7488_7551_6_8_n_2;
  wire vga_memory_reg_7488_7551_9_11_n_0;
  wire vga_memory_reg_7488_7551_9_11_n_1;
  wire vga_memory_reg_7488_7551_9_11_n_2;
  wire vga_memory_reg_7552_7615_0_2_i_1_n_0;
  wire vga_memory_reg_7552_7615_0_2_n_0;
  wire vga_memory_reg_7552_7615_0_2_n_1;
  wire vga_memory_reg_7552_7615_0_2_n_2;
  wire vga_memory_reg_7552_7615_3_5_n_0;
  wire vga_memory_reg_7552_7615_3_5_n_1;
  wire vga_memory_reg_7552_7615_3_5_n_2;
  wire vga_memory_reg_7552_7615_6_8_n_0;
  wire vga_memory_reg_7552_7615_6_8_n_1;
  wire vga_memory_reg_7552_7615_6_8_n_2;
  wire vga_memory_reg_7552_7615_9_11_n_0;
  wire vga_memory_reg_7552_7615_9_11_n_1;
  wire vga_memory_reg_7552_7615_9_11_n_2;
  wire vga_memory_reg_7616_7679_0_2_i_1_n_0;
  wire vga_memory_reg_7616_7679_0_2_n_0;
  wire vga_memory_reg_7616_7679_0_2_n_1;
  wire vga_memory_reg_7616_7679_0_2_n_2;
  wire vga_memory_reg_7616_7679_3_5_n_0;
  wire vga_memory_reg_7616_7679_3_5_n_1;
  wire vga_memory_reg_7616_7679_3_5_n_2;
  wire vga_memory_reg_7616_7679_6_8_n_0;
  wire vga_memory_reg_7616_7679_6_8_n_1;
  wire vga_memory_reg_7616_7679_6_8_n_2;
  wire vga_memory_reg_7616_7679_9_11_n_0;
  wire vga_memory_reg_7616_7679_9_11_n_1;
  wire vga_memory_reg_7616_7679_9_11_n_2;
  wire vga_memory_reg_7680_7743_0_2_i_1_n_0;
  wire vga_memory_reg_7680_7743_0_2_n_0;
  wire vga_memory_reg_7680_7743_0_2_n_1;
  wire vga_memory_reg_7680_7743_0_2_n_2;
  wire vga_memory_reg_7680_7743_3_5_n_0;
  wire vga_memory_reg_7680_7743_3_5_n_1;
  wire vga_memory_reg_7680_7743_3_5_n_2;
  wire vga_memory_reg_7680_7743_6_8_n_0;
  wire vga_memory_reg_7680_7743_6_8_n_1;
  wire vga_memory_reg_7680_7743_6_8_n_2;
  wire vga_memory_reg_7680_7743_9_11_n_0;
  wire vga_memory_reg_7680_7743_9_11_n_1;
  wire vga_memory_reg_7680_7743_9_11_n_2;
  wire vga_memory_reg_768_831_0_2_i_1_n_0;
  wire vga_memory_reg_768_831_0_2_i_2_n_0;
  wire vga_memory_reg_768_831_0_2_n_0;
  wire vga_memory_reg_768_831_0_2_n_1;
  wire vga_memory_reg_768_831_0_2_n_2;
  wire vga_memory_reg_768_831_3_5_n_0;
  wire vga_memory_reg_768_831_3_5_n_1;
  wire vga_memory_reg_768_831_3_5_n_2;
  wire vga_memory_reg_768_831_6_8_n_0;
  wire vga_memory_reg_768_831_6_8_n_1;
  wire vga_memory_reg_768_831_6_8_n_2;
  wire vga_memory_reg_768_831_9_11_n_0;
  wire vga_memory_reg_768_831_9_11_n_1;
  wire vga_memory_reg_768_831_9_11_n_2;
  wire vga_memory_reg_7744_7807_0_2_i_1_n_0;
  wire vga_memory_reg_7744_7807_0_2_n_0;
  wire vga_memory_reg_7744_7807_0_2_n_1;
  wire vga_memory_reg_7744_7807_0_2_n_2;
  wire vga_memory_reg_7744_7807_3_5_n_0;
  wire vga_memory_reg_7744_7807_3_5_n_1;
  wire vga_memory_reg_7744_7807_3_5_n_2;
  wire vga_memory_reg_7744_7807_6_8_n_0;
  wire vga_memory_reg_7744_7807_6_8_n_1;
  wire vga_memory_reg_7744_7807_6_8_n_2;
  wire vga_memory_reg_7744_7807_9_11_n_0;
  wire vga_memory_reg_7744_7807_9_11_n_1;
  wire vga_memory_reg_7744_7807_9_11_n_2;
  wire vga_memory_reg_7808_7871_0_2_i_1_n_0;
  wire vga_memory_reg_7808_7871_0_2_i_2_n_0;
  wire vga_memory_reg_7808_7871_0_2_n_0;
  wire vga_memory_reg_7808_7871_0_2_n_1;
  wire vga_memory_reg_7808_7871_0_2_n_2;
  wire vga_memory_reg_7808_7871_3_5_n_0;
  wire vga_memory_reg_7808_7871_3_5_n_1;
  wire vga_memory_reg_7808_7871_3_5_n_2;
  wire vga_memory_reg_7808_7871_6_8_n_0;
  wire vga_memory_reg_7808_7871_6_8_n_1;
  wire vga_memory_reg_7808_7871_6_8_n_2;
  wire vga_memory_reg_7808_7871_9_11_n_0;
  wire vga_memory_reg_7808_7871_9_11_n_1;
  wire vga_memory_reg_7808_7871_9_11_n_2;
  wire vga_memory_reg_7872_7935_0_2_i_1_n_0;
  wire vga_memory_reg_7872_7935_0_2_n_0;
  wire vga_memory_reg_7872_7935_0_2_n_1;
  wire vga_memory_reg_7872_7935_0_2_n_2;
  wire vga_memory_reg_7872_7935_3_5_n_0;
  wire vga_memory_reg_7872_7935_3_5_n_1;
  wire vga_memory_reg_7872_7935_3_5_n_2;
  wire vga_memory_reg_7872_7935_6_8_n_0;
  wire vga_memory_reg_7872_7935_6_8_n_1;
  wire vga_memory_reg_7872_7935_6_8_n_2;
  wire vga_memory_reg_7872_7935_9_11_n_0;
  wire vga_memory_reg_7872_7935_9_11_n_1;
  wire vga_memory_reg_7872_7935_9_11_n_2;
  wire vga_memory_reg_7936_7999_0_2_i_1_n_0;
  wire vga_memory_reg_7936_7999_0_2_n_0;
  wire vga_memory_reg_7936_7999_0_2_n_1;
  wire vga_memory_reg_7936_7999_0_2_n_2;
  wire vga_memory_reg_7936_7999_3_5_n_0;
  wire vga_memory_reg_7936_7999_3_5_n_1;
  wire vga_memory_reg_7936_7999_3_5_n_2;
  wire vga_memory_reg_7936_7999_6_8_n_0;
  wire vga_memory_reg_7936_7999_6_8_n_1;
  wire vga_memory_reg_7936_7999_6_8_n_2;
  wire vga_memory_reg_7936_7999_9_11_n_0;
  wire vga_memory_reg_7936_7999_9_11_n_1;
  wire vga_memory_reg_7936_7999_9_11_n_2;
  wire vga_memory_reg_8000_8063_0_2_i_1_n_0;
  wire vga_memory_reg_8000_8063_0_2_n_0;
  wire vga_memory_reg_8000_8063_0_2_n_1;
  wire vga_memory_reg_8000_8063_0_2_n_2;
  wire vga_memory_reg_8000_8063_3_5_n_0;
  wire vga_memory_reg_8000_8063_3_5_n_1;
  wire vga_memory_reg_8000_8063_3_5_n_2;
  wire vga_memory_reg_8000_8063_6_8_n_0;
  wire vga_memory_reg_8000_8063_6_8_n_1;
  wire vga_memory_reg_8000_8063_6_8_n_2;
  wire vga_memory_reg_8000_8063_9_11_n_0;
  wire vga_memory_reg_8000_8063_9_11_n_1;
  wire vga_memory_reg_8000_8063_9_11_n_2;
  wire vga_memory_reg_8064_8127_0_2_i_1_n_0;
  wire vga_memory_reg_8064_8127_0_2_n_0;
  wire vga_memory_reg_8064_8127_0_2_n_1;
  wire vga_memory_reg_8064_8127_0_2_n_2;
  wire vga_memory_reg_8064_8127_3_5_n_0;
  wire vga_memory_reg_8064_8127_3_5_n_1;
  wire vga_memory_reg_8064_8127_3_5_n_2;
  wire vga_memory_reg_8064_8127_6_8_n_0;
  wire vga_memory_reg_8064_8127_6_8_n_1;
  wire vga_memory_reg_8064_8127_6_8_n_2;
  wire vga_memory_reg_8064_8127_9_11_n_0;
  wire vga_memory_reg_8064_8127_9_11_n_1;
  wire vga_memory_reg_8064_8127_9_11_n_2;
  wire vga_memory_reg_8128_8191_0_2_i_1_n_0;
  wire vga_memory_reg_8128_8191_0_2_n_0;
  wire vga_memory_reg_8128_8191_0_2_n_1;
  wire vga_memory_reg_8128_8191_0_2_n_2;
  wire vga_memory_reg_8128_8191_3_5_n_0;
  wire vga_memory_reg_8128_8191_3_5_n_1;
  wire vga_memory_reg_8128_8191_3_5_n_2;
  wire vga_memory_reg_8128_8191_6_8_n_0;
  wire vga_memory_reg_8128_8191_6_8_n_1;
  wire vga_memory_reg_8128_8191_6_8_n_2;
  wire vga_memory_reg_8128_8191_9_11_n_0;
  wire vga_memory_reg_8128_8191_9_11_n_1;
  wire vga_memory_reg_8128_8191_9_11_n_2;
  wire vga_memory_reg_8192_8255_0_2_i_1_n_0;
  wire vga_memory_reg_8192_8255_0_2_n_0;
  wire vga_memory_reg_8192_8255_0_2_n_1;
  wire vga_memory_reg_8192_8255_0_2_n_2;
  wire vga_memory_reg_8192_8255_3_5_n_0;
  wire vga_memory_reg_8192_8255_3_5_n_1;
  wire vga_memory_reg_8192_8255_3_5_n_2;
  wire vga_memory_reg_8192_8255_6_8_n_0;
  wire vga_memory_reg_8192_8255_6_8_n_1;
  wire vga_memory_reg_8192_8255_6_8_n_2;
  wire vga_memory_reg_8192_8255_9_11_n_0;
  wire vga_memory_reg_8192_8255_9_11_n_1;
  wire vga_memory_reg_8192_8255_9_11_n_2;
  wire vga_memory_reg_8256_8319_0_2_i_1_n_0;
  wire vga_memory_reg_8256_8319_0_2_n_0;
  wire vga_memory_reg_8256_8319_0_2_n_1;
  wire vga_memory_reg_8256_8319_0_2_n_2;
  wire vga_memory_reg_8256_8319_3_5_n_0;
  wire vga_memory_reg_8256_8319_3_5_n_1;
  wire vga_memory_reg_8256_8319_3_5_n_2;
  wire vga_memory_reg_8256_8319_6_8_n_0;
  wire vga_memory_reg_8256_8319_6_8_n_1;
  wire vga_memory_reg_8256_8319_6_8_n_2;
  wire vga_memory_reg_8256_8319_9_11_n_0;
  wire vga_memory_reg_8256_8319_9_11_n_1;
  wire vga_memory_reg_8256_8319_9_11_n_2;
  wire vga_memory_reg_8320_8383_0_2_i_1_n_0;
  wire vga_memory_reg_8320_8383_0_2_n_0;
  wire vga_memory_reg_8320_8383_0_2_n_1;
  wire vga_memory_reg_8320_8383_0_2_n_2;
  wire vga_memory_reg_8320_8383_3_5_n_0;
  wire vga_memory_reg_8320_8383_3_5_n_1;
  wire vga_memory_reg_8320_8383_3_5_n_2;
  wire vga_memory_reg_8320_8383_6_8_n_0;
  wire vga_memory_reg_8320_8383_6_8_n_1;
  wire vga_memory_reg_8320_8383_6_8_n_2;
  wire vga_memory_reg_8320_8383_9_11_n_0;
  wire vga_memory_reg_8320_8383_9_11_n_1;
  wire vga_memory_reg_8320_8383_9_11_n_2;
  wire vga_memory_reg_832_895_0_2_i_1_n_0;
  wire vga_memory_reg_832_895_0_2_i_2_n_0;
  wire vga_memory_reg_832_895_0_2_n_0;
  wire vga_memory_reg_832_895_0_2_n_1;
  wire vga_memory_reg_832_895_0_2_n_2;
  wire vga_memory_reg_832_895_3_5_n_0;
  wire vga_memory_reg_832_895_3_5_n_1;
  wire vga_memory_reg_832_895_3_5_n_2;
  wire vga_memory_reg_832_895_6_8_n_0;
  wire vga_memory_reg_832_895_6_8_n_1;
  wire vga_memory_reg_832_895_6_8_n_2;
  wire vga_memory_reg_832_895_9_11_n_0;
  wire vga_memory_reg_832_895_9_11_n_1;
  wire vga_memory_reg_832_895_9_11_n_2;
  wire vga_memory_reg_8384_8447_0_2_i_1_n_0;
  wire vga_memory_reg_8384_8447_0_2_i_2_n_0;
  wire vga_memory_reg_8384_8447_0_2_n_0;
  wire vga_memory_reg_8384_8447_0_2_n_1;
  wire vga_memory_reg_8384_8447_0_2_n_2;
  wire vga_memory_reg_8384_8447_3_5_n_0;
  wire vga_memory_reg_8384_8447_3_5_n_1;
  wire vga_memory_reg_8384_8447_3_5_n_2;
  wire vga_memory_reg_8384_8447_6_8_n_0;
  wire vga_memory_reg_8384_8447_6_8_n_1;
  wire vga_memory_reg_8384_8447_6_8_n_2;
  wire vga_memory_reg_8384_8447_9_11_n_0;
  wire vga_memory_reg_8384_8447_9_11_n_1;
  wire vga_memory_reg_8384_8447_9_11_n_2;
  wire vga_memory_reg_8448_8511_0_2_i_1_n_0;
  wire vga_memory_reg_8448_8511_0_2_n_0;
  wire vga_memory_reg_8448_8511_0_2_n_1;
  wire vga_memory_reg_8448_8511_0_2_n_2;
  wire vga_memory_reg_8448_8511_3_5_n_0;
  wire vga_memory_reg_8448_8511_3_5_n_1;
  wire vga_memory_reg_8448_8511_3_5_n_2;
  wire vga_memory_reg_8448_8511_6_8_n_0;
  wire vga_memory_reg_8448_8511_6_8_n_1;
  wire vga_memory_reg_8448_8511_6_8_n_2;
  wire vga_memory_reg_8448_8511_9_11_n_0;
  wire vga_memory_reg_8448_8511_9_11_n_1;
  wire vga_memory_reg_8448_8511_9_11_n_2;
  wire vga_memory_reg_8512_8575_0_2_i_1_n_0;
  wire vga_memory_reg_8512_8575_0_2_i_2_n_0;
  wire vga_memory_reg_8512_8575_0_2_n_0;
  wire vga_memory_reg_8512_8575_0_2_n_1;
  wire vga_memory_reg_8512_8575_0_2_n_2;
  wire vga_memory_reg_8512_8575_3_5_n_0;
  wire vga_memory_reg_8512_8575_3_5_n_1;
  wire vga_memory_reg_8512_8575_3_5_n_2;
  wire vga_memory_reg_8512_8575_6_8_n_0;
  wire vga_memory_reg_8512_8575_6_8_n_1;
  wire vga_memory_reg_8512_8575_6_8_n_2;
  wire vga_memory_reg_8512_8575_9_11_n_0;
  wire vga_memory_reg_8512_8575_9_11_n_1;
  wire vga_memory_reg_8512_8575_9_11_n_2;
  wire vga_memory_reg_8576_8639_0_2_i_1_n_0;
  wire vga_memory_reg_8576_8639_0_2_n_0;
  wire vga_memory_reg_8576_8639_0_2_n_1;
  wire vga_memory_reg_8576_8639_0_2_n_2;
  wire vga_memory_reg_8576_8639_3_5_n_0;
  wire vga_memory_reg_8576_8639_3_5_n_1;
  wire vga_memory_reg_8576_8639_3_5_n_2;
  wire vga_memory_reg_8576_8639_6_8_n_0;
  wire vga_memory_reg_8576_8639_6_8_n_1;
  wire vga_memory_reg_8576_8639_6_8_n_2;
  wire vga_memory_reg_8576_8639_9_11_n_0;
  wire vga_memory_reg_8576_8639_9_11_n_1;
  wire vga_memory_reg_8576_8639_9_11_n_2;
  wire vga_memory_reg_8640_8703_0_2_i_1_n_0;
  wire vga_memory_reg_8640_8703_0_2_n_0;
  wire vga_memory_reg_8640_8703_0_2_n_1;
  wire vga_memory_reg_8640_8703_0_2_n_2;
  wire vga_memory_reg_8640_8703_3_5_n_0;
  wire vga_memory_reg_8640_8703_3_5_n_1;
  wire vga_memory_reg_8640_8703_3_5_n_2;
  wire vga_memory_reg_8640_8703_6_8_n_0;
  wire vga_memory_reg_8640_8703_6_8_n_1;
  wire vga_memory_reg_8640_8703_6_8_n_2;
  wire vga_memory_reg_8640_8703_9_11_n_0;
  wire vga_memory_reg_8640_8703_9_11_n_1;
  wire vga_memory_reg_8640_8703_9_11_n_2;
  wire vga_memory_reg_8704_8767_0_2_i_1_n_0;
  wire vga_memory_reg_8704_8767_0_2_n_0;
  wire vga_memory_reg_8704_8767_0_2_n_1;
  wire vga_memory_reg_8704_8767_0_2_n_2;
  wire vga_memory_reg_8704_8767_3_5_n_0;
  wire vga_memory_reg_8704_8767_3_5_n_1;
  wire vga_memory_reg_8704_8767_3_5_n_2;
  wire vga_memory_reg_8704_8767_6_8_n_0;
  wire vga_memory_reg_8704_8767_6_8_n_1;
  wire vga_memory_reg_8704_8767_6_8_n_2;
  wire vga_memory_reg_8704_8767_9_11_n_0;
  wire vga_memory_reg_8704_8767_9_11_n_1;
  wire vga_memory_reg_8704_8767_9_11_n_2;
  wire vga_memory_reg_8768_8831_0_2_i_1_n_0;
  wire vga_memory_reg_8768_8831_0_2_i_2_n_0;
  wire vga_memory_reg_8768_8831_0_2_n_0;
  wire vga_memory_reg_8768_8831_0_2_n_1;
  wire vga_memory_reg_8768_8831_0_2_n_2;
  wire vga_memory_reg_8768_8831_3_5_n_0;
  wire vga_memory_reg_8768_8831_3_5_n_1;
  wire vga_memory_reg_8768_8831_3_5_n_2;
  wire vga_memory_reg_8768_8831_6_8_n_0;
  wire vga_memory_reg_8768_8831_6_8_n_1;
  wire vga_memory_reg_8768_8831_6_8_n_2;
  wire vga_memory_reg_8768_8831_9_11_n_0;
  wire vga_memory_reg_8768_8831_9_11_n_1;
  wire vga_memory_reg_8768_8831_9_11_n_2;
  wire vga_memory_reg_8832_8895_0_2_i_1_n_0;
  wire vga_memory_reg_8832_8895_0_2_n_0;
  wire vga_memory_reg_8832_8895_0_2_n_1;
  wire vga_memory_reg_8832_8895_0_2_n_2;
  wire vga_memory_reg_8832_8895_3_5_n_0;
  wire vga_memory_reg_8832_8895_3_5_n_1;
  wire vga_memory_reg_8832_8895_3_5_n_2;
  wire vga_memory_reg_8832_8895_6_8_n_0;
  wire vga_memory_reg_8832_8895_6_8_n_1;
  wire vga_memory_reg_8832_8895_6_8_n_2;
  wire vga_memory_reg_8832_8895_9_11_n_0;
  wire vga_memory_reg_8832_8895_9_11_n_1;
  wire vga_memory_reg_8832_8895_9_11_n_2;
  wire vga_memory_reg_8896_8959_0_2_i_1_n_0;
  wire vga_memory_reg_8896_8959_0_2_n_0;
  wire vga_memory_reg_8896_8959_0_2_n_1;
  wire vga_memory_reg_8896_8959_0_2_n_2;
  wire vga_memory_reg_8896_8959_3_5_n_0;
  wire vga_memory_reg_8896_8959_3_5_n_1;
  wire vga_memory_reg_8896_8959_3_5_n_2;
  wire vga_memory_reg_8896_8959_6_8_n_0;
  wire vga_memory_reg_8896_8959_6_8_n_1;
  wire vga_memory_reg_8896_8959_6_8_n_2;
  wire vga_memory_reg_8896_8959_9_11_n_0;
  wire vga_memory_reg_8896_8959_9_11_n_1;
  wire vga_memory_reg_8896_8959_9_11_n_2;
  wire vga_memory_reg_8960_9023_0_2_i_1_n_0;
  wire vga_memory_reg_8960_9023_0_2_n_0;
  wire vga_memory_reg_8960_9023_0_2_n_1;
  wire vga_memory_reg_8960_9023_0_2_n_2;
  wire vga_memory_reg_8960_9023_3_5_n_0;
  wire vga_memory_reg_8960_9023_3_5_n_1;
  wire vga_memory_reg_8960_9023_3_5_n_2;
  wire vga_memory_reg_8960_9023_6_8_n_0;
  wire vga_memory_reg_8960_9023_6_8_n_1;
  wire vga_memory_reg_8960_9023_6_8_n_2;
  wire vga_memory_reg_8960_9023_9_11_n_0;
  wire vga_memory_reg_8960_9023_9_11_n_1;
  wire vga_memory_reg_8960_9023_9_11_n_2;
  wire vga_memory_reg_896_959_0_2_i_1_n_0;
  wire vga_memory_reg_896_959_0_2_i_2_n_0;
  wire vga_memory_reg_896_959_0_2_n_0;
  wire vga_memory_reg_896_959_0_2_n_1;
  wire vga_memory_reg_896_959_0_2_n_2;
  wire vga_memory_reg_896_959_3_5_n_0;
  wire vga_memory_reg_896_959_3_5_n_1;
  wire vga_memory_reg_896_959_3_5_n_2;
  wire vga_memory_reg_896_959_6_8_n_0;
  wire vga_memory_reg_896_959_6_8_n_1;
  wire vga_memory_reg_896_959_6_8_n_2;
  wire vga_memory_reg_896_959_9_11_n_0;
  wire vga_memory_reg_896_959_9_11_n_1;
  wire vga_memory_reg_896_959_9_11_n_2;
  wire vga_memory_reg_9024_9087_0_2_i_1_n_0;
  wire vga_memory_reg_9024_9087_0_2_n_0;
  wire vga_memory_reg_9024_9087_0_2_n_1;
  wire vga_memory_reg_9024_9087_0_2_n_2;
  wire vga_memory_reg_9024_9087_3_5_n_0;
  wire vga_memory_reg_9024_9087_3_5_n_1;
  wire vga_memory_reg_9024_9087_3_5_n_2;
  wire vga_memory_reg_9024_9087_6_8_n_0;
  wire vga_memory_reg_9024_9087_6_8_n_1;
  wire vga_memory_reg_9024_9087_6_8_n_2;
  wire vga_memory_reg_9024_9087_9_11_n_0;
  wire vga_memory_reg_9024_9087_9_11_n_1;
  wire vga_memory_reg_9024_9087_9_11_n_2;
  wire vga_memory_reg_9088_9151_0_2_i_1_n_0;
  wire vga_memory_reg_9088_9151_0_2_n_0;
  wire vga_memory_reg_9088_9151_0_2_n_1;
  wire vga_memory_reg_9088_9151_0_2_n_2;
  wire vga_memory_reg_9088_9151_3_5_n_0;
  wire vga_memory_reg_9088_9151_3_5_n_1;
  wire vga_memory_reg_9088_9151_3_5_n_2;
  wire vga_memory_reg_9088_9151_6_8_n_0;
  wire vga_memory_reg_9088_9151_6_8_n_1;
  wire vga_memory_reg_9088_9151_6_8_n_2;
  wire vga_memory_reg_9088_9151_9_11_n_0;
  wire vga_memory_reg_9088_9151_9_11_n_1;
  wire vga_memory_reg_9088_9151_9_11_n_2;
  wire vga_memory_reg_9152_9215_0_2_i_1_n_0;
  wire vga_memory_reg_9152_9215_0_2_n_0;
  wire vga_memory_reg_9152_9215_0_2_n_1;
  wire vga_memory_reg_9152_9215_0_2_n_2;
  wire vga_memory_reg_9152_9215_3_5_n_0;
  wire vga_memory_reg_9152_9215_3_5_n_1;
  wire vga_memory_reg_9152_9215_3_5_n_2;
  wire vga_memory_reg_9152_9215_6_8_n_0;
  wire vga_memory_reg_9152_9215_6_8_n_1;
  wire vga_memory_reg_9152_9215_6_8_n_2;
  wire vga_memory_reg_9152_9215_9_11_n_0;
  wire vga_memory_reg_9152_9215_9_11_n_1;
  wire vga_memory_reg_9152_9215_9_11_n_2;
  wire vga_memory_reg_9216_9279_0_2_i_1_n_0;
  wire vga_memory_reg_9216_9279_0_2_n_0;
  wire vga_memory_reg_9216_9279_0_2_n_1;
  wire vga_memory_reg_9216_9279_0_2_n_2;
  wire vga_memory_reg_9216_9279_3_5_n_0;
  wire vga_memory_reg_9216_9279_3_5_n_1;
  wire vga_memory_reg_9216_9279_3_5_n_2;
  wire vga_memory_reg_9216_9279_6_8_n_0;
  wire vga_memory_reg_9216_9279_6_8_n_1;
  wire vga_memory_reg_9216_9279_6_8_n_2;
  wire vga_memory_reg_9216_9279_9_11_n_0;
  wire vga_memory_reg_9216_9279_9_11_n_1;
  wire vga_memory_reg_9216_9279_9_11_n_2;
  wire vga_memory_reg_9280_9343_0_2_i_1_n_0;
  wire vga_memory_reg_9280_9343_0_2_i_2_n_0;
  wire vga_memory_reg_9280_9343_0_2_n_0;
  wire vga_memory_reg_9280_9343_0_2_n_1;
  wire vga_memory_reg_9280_9343_0_2_n_2;
  wire vga_memory_reg_9280_9343_3_5_n_0;
  wire vga_memory_reg_9280_9343_3_5_n_1;
  wire vga_memory_reg_9280_9343_3_5_n_2;
  wire vga_memory_reg_9280_9343_6_8_n_0;
  wire vga_memory_reg_9280_9343_6_8_n_1;
  wire vga_memory_reg_9280_9343_6_8_n_2;
  wire vga_memory_reg_9280_9343_9_11_n_0;
  wire vga_memory_reg_9280_9343_9_11_n_1;
  wire vga_memory_reg_9280_9343_9_11_n_2;
  wire vga_memory_reg_9344_9407_0_2_i_1_n_0;
  wire vga_memory_reg_9344_9407_0_2_i_2_n_0;
  wire vga_memory_reg_9344_9407_0_2_n_0;
  wire vga_memory_reg_9344_9407_0_2_n_1;
  wire vga_memory_reg_9344_9407_0_2_n_2;
  wire vga_memory_reg_9344_9407_3_5_n_0;
  wire vga_memory_reg_9344_9407_3_5_n_1;
  wire vga_memory_reg_9344_9407_3_5_n_2;
  wire vga_memory_reg_9344_9407_6_8_n_0;
  wire vga_memory_reg_9344_9407_6_8_n_1;
  wire vga_memory_reg_9344_9407_6_8_n_2;
  wire vga_memory_reg_9344_9407_9_11_n_0;
  wire vga_memory_reg_9344_9407_9_11_n_1;
  wire vga_memory_reg_9344_9407_9_11_n_2;
  wire vga_memory_reg_9408_9471_0_2_i_1_n_0;
  wire vga_memory_reg_9408_9471_0_2_n_0;
  wire vga_memory_reg_9408_9471_0_2_n_1;
  wire vga_memory_reg_9408_9471_0_2_n_2;
  wire vga_memory_reg_9408_9471_3_5_n_0;
  wire vga_memory_reg_9408_9471_3_5_n_1;
  wire vga_memory_reg_9408_9471_3_5_n_2;
  wire vga_memory_reg_9408_9471_6_8_n_0;
  wire vga_memory_reg_9408_9471_6_8_n_1;
  wire vga_memory_reg_9408_9471_6_8_n_2;
  wire vga_memory_reg_9408_9471_9_11_n_0;
  wire vga_memory_reg_9408_9471_9_11_n_1;
  wire vga_memory_reg_9408_9471_9_11_n_2;
  wire vga_memory_reg_9472_9535_0_2_i_1_n_0;
  wire vga_memory_reg_9472_9535_0_2_n_0;
  wire vga_memory_reg_9472_9535_0_2_n_1;
  wire vga_memory_reg_9472_9535_0_2_n_2;
  wire vga_memory_reg_9472_9535_3_5_n_0;
  wire vga_memory_reg_9472_9535_3_5_n_1;
  wire vga_memory_reg_9472_9535_3_5_n_2;
  wire vga_memory_reg_9472_9535_6_8_n_0;
  wire vga_memory_reg_9472_9535_6_8_n_1;
  wire vga_memory_reg_9472_9535_6_8_n_2;
  wire vga_memory_reg_9472_9535_9_11_n_0;
  wire vga_memory_reg_9472_9535_9_11_n_1;
  wire vga_memory_reg_9472_9535_9_11_n_2;
  wire vga_memory_reg_9536_9599_0_2_i_1_n_0;
  wire vga_memory_reg_9536_9599_0_2_n_0;
  wire vga_memory_reg_9536_9599_0_2_n_1;
  wire vga_memory_reg_9536_9599_0_2_n_2;
  wire vga_memory_reg_9536_9599_3_5_n_0;
  wire vga_memory_reg_9536_9599_3_5_n_1;
  wire vga_memory_reg_9536_9599_3_5_n_2;
  wire vga_memory_reg_9536_9599_6_8_n_0;
  wire vga_memory_reg_9536_9599_6_8_n_1;
  wire vga_memory_reg_9536_9599_6_8_n_2;
  wire vga_memory_reg_9536_9599_9_11_n_0;
  wire vga_memory_reg_9536_9599_9_11_n_1;
  wire vga_memory_reg_9536_9599_9_11_n_2;
  wire vga_memory_reg_9600_9663_0_2_i_1_n_0;
  wire vga_memory_reg_9600_9663_0_2_n_0;
  wire vga_memory_reg_9600_9663_0_2_n_1;
  wire vga_memory_reg_9600_9663_0_2_n_2;
  wire vga_memory_reg_9600_9663_3_5_n_0;
  wire vga_memory_reg_9600_9663_3_5_n_1;
  wire vga_memory_reg_9600_9663_3_5_n_2;
  wire vga_memory_reg_9600_9663_6_8_n_0;
  wire vga_memory_reg_9600_9663_6_8_n_1;
  wire vga_memory_reg_9600_9663_6_8_n_2;
  wire vga_memory_reg_9600_9663_9_11_n_0;
  wire vga_memory_reg_9600_9663_9_11_n_1;
  wire vga_memory_reg_9600_9663_9_11_n_2;
  wire vga_memory_reg_960_1023_0_2_i_1_n_0;
  wire vga_memory_reg_960_1023_0_2_i_2_n_0;
  wire vga_memory_reg_960_1023_0_2_n_0;
  wire vga_memory_reg_960_1023_0_2_n_1;
  wire vga_memory_reg_960_1023_0_2_n_2;
  wire vga_memory_reg_960_1023_3_5_n_0;
  wire vga_memory_reg_960_1023_3_5_n_1;
  wire vga_memory_reg_960_1023_3_5_n_2;
  wire vga_memory_reg_960_1023_6_8_n_0;
  wire vga_memory_reg_960_1023_6_8_n_1;
  wire vga_memory_reg_960_1023_6_8_n_2;
  wire vga_memory_reg_960_1023_9_11_n_0;
  wire vga_memory_reg_960_1023_9_11_n_1;
  wire vga_memory_reg_960_1023_9_11_n_2;
  wire vga_memory_reg_9664_9727_0_2_i_1_n_0;
  wire vga_memory_reg_9664_9727_0_2_n_0;
  wire vga_memory_reg_9664_9727_0_2_n_1;
  wire vga_memory_reg_9664_9727_0_2_n_2;
  wire vga_memory_reg_9664_9727_3_5_n_0;
  wire vga_memory_reg_9664_9727_3_5_n_1;
  wire vga_memory_reg_9664_9727_3_5_n_2;
  wire vga_memory_reg_9664_9727_6_8_n_0;
  wire vga_memory_reg_9664_9727_6_8_n_1;
  wire vga_memory_reg_9664_9727_6_8_n_2;
  wire vga_memory_reg_9664_9727_9_11_n_0;
  wire vga_memory_reg_9664_9727_9_11_n_1;
  wire vga_memory_reg_9664_9727_9_11_n_2;
  wire vga_memory_reg_9728_9791_0_2_i_1_n_0;
  wire vga_memory_reg_9728_9791_0_2_n_0;
  wire vga_memory_reg_9728_9791_0_2_n_1;
  wire vga_memory_reg_9728_9791_0_2_n_2;
  wire vga_memory_reg_9728_9791_3_5_n_0;
  wire vga_memory_reg_9728_9791_3_5_n_1;
  wire vga_memory_reg_9728_9791_3_5_n_2;
  wire vga_memory_reg_9728_9791_6_8_n_0;
  wire vga_memory_reg_9728_9791_6_8_n_1;
  wire vga_memory_reg_9728_9791_6_8_n_2;
  wire vga_memory_reg_9728_9791_9_11_n_0;
  wire vga_memory_reg_9728_9791_9_11_n_1;
  wire vga_memory_reg_9728_9791_9_11_n_2;
  wire vga_memory_reg_9792_9855_0_2_i_1_n_0;
  wire vga_memory_reg_9792_9855_0_2_n_0;
  wire vga_memory_reg_9792_9855_0_2_n_1;
  wire vga_memory_reg_9792_9855_0_2_n_2;
  wire vga_memory_reg_9792_9855_3_5_n_0;
  wire vga_memory_reg_9792_9855_3_5_n_1;
  wire vga_memory_reg_9792_9855_3_5_n_2;
  wire vga_memory_reg_9792_9855_6_8_n_0;
  wire vga_memory_reg_9792_9855_6_8_n_1;
  wire vga_memory_reg_9792_9855_6_8_n_2;
  wire vga_memory_reg_9792_9855_9_11_n_0;
  wire vga_memory_reg_9792_9855_9_11_n_1;
  wire vga_memory_reg_9792_9855_9_11_n_2;
  wire vga_memory_reg_9856_9919_0_2_i_1_n_0;
  wire vga_memory_reg_9856_9919_0_2_n_0;
  wire vga_memory_reg_9856_9919_0_2_n_1;
  wire vga_memory_reg_9856_9919_0_2_n_2;
  wire vga_memory_reg_9856_9919_3_5_n_0;
  wire vga_memory_reg_9856_9919_3_5_n_1;
  wire vga_memory_reg_9856_9919_3_5_n_2;
  wire vga_memory_reg_9856_9919_6_8_n_0;
  wire vga_memory_reg_9856_9919_6_8_n_1;
  wire vga_memory_reg_9856_9919_6_8_n_2;
  wire vga_memory_reg_9856_9919_9_11_n_0;
  wire vga_memory_reg_9856_9919_9_11_n_1;
  wire vga_memory_reg_9856_9919_9_11_n_2;
  wire vga_memory_reg_9920_9983_0_2_i_1_n_0;
  wire vga_memory_reg_9920_9983_0_2_n_0;
  wire vga_memory_reg_9920_9983_0_2_n_1;
  wire vga_memory_reg_9920_9983_0_2_n_2;
  wire vga_memory_reg_9920_9983_3_5_n_0;
  wire vga_memory_reg_9920_9983_3_5_n_1;
  wire vga_memory_reg_9920_9983_3_5_n_2;
  wire vga_memory_reg_9920_9983_6_8_n_0;
  wire vga_memory_reg_9920_9983_6_8_n_1;
  wire vga_memory_reg_9920_9983_6_8_n_2;
  wire vga_memory_reg_9920_9983_9_11_n_0;
  wire vga_memory_reg_9920_9983_9_11_n_1;
  wire vga_memory_reg_9920_9983_9_11_n_2;
  wire vga_memory_reg_9984_10047_0_2_i_1_n_0;
  wire vga_memory_reg_9984_10047_0_2_n_0;
  wire vga_memory_reg_9984_10047_0_2_n_1;
  wire vga_memory_reg_9984_10047_0_2_n_2;
  wire vga_memory_reg_9984_10047_3_5_n_0;
  wire vga_memory_reg_9984_10047_3_5_n_1;
  wire vga_memory_reg_9984_10047_3_5_n_2;
  wire vga_memory_reg_9984_10047_6_8_n_0;
  wire vga_memory_reg_9984_10047_6_8_n_1;
  wire vga_memory_reg_9984_10047_6_8_n_2;
  wire vga_memory_reg_9984_10047_9_11_n_0;
  wire vga_memory_reg_9984_10047_9_11_n_1;
  wire vga_memory_reg_9984_10047_9_11_n_2;
  wire vs;
  wire vsync;
  wire NLW_vga_memory_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10048_10111_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10048_10111_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10048_10111_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10048_10111_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10112_10175_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10112_10175_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10112_10175_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10112_10175_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10176_10239_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10176_10239_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10176_10239_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10176_10239_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10240_10303_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10240_10303_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10240_10303_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10240_10303_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1024_1087_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1024_1087_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10304_10367_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10304_10367_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10304_10367_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10304_10367_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10368_10431_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10368_10431_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10368_10431_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10368_10431_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10432_10495_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10432_10495_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10432_10495_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10432_10495_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10496_10559_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10496_10559_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10496_10559_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10496_10559_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10560_10623_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10560_10623_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10560_10623_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10560_10623_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10624_10687_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10624_10687_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10624_10687_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10624_10687_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10688_10751_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10688_10751_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10688_10751_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10688_10751_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10752_10815_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10752_10815_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10752_10815_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10752_10815_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10816_10879_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10816_10879_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10816_10879_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10816_10879_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10880_10943_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10880_10943_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10880_10943_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10880_10943_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1088_1151_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1088_1151_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10944_11007_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10944_11007_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10944_11007_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_10944_11007_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11008_11071_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11008_11071_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11008_11071_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11008_11071_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11072_11135_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11072_11135_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11072_11135_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11072_11135_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11136_11199_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11136_11199_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11136_11199_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11136_11199_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11200_11263_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11200_11263_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11200_11263_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11200_11263_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11264_11327_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11264_11327_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11264_11327_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11264_11327_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11328_11391_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11328_11391_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11328_11391_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11328_11391_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11392_11455_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11392_11455_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11392_11455_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11392_11455_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11456_11519_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11456_11519_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11456_11519_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11456_11519_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11520_11583_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11520_11583_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11520_11583_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11520_11583_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1152_1215_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1152_1215_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11584_11647_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11584_11647_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11584_11647_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11584_11647_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11648_11711_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11648_11711_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11648_11711_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11648_11711_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11712_11775_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11712_11775_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11712_11775_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11712_11775_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11776_11839_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11776_11839_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11776_11839_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11776_11839_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11840_11903_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11840_11903_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11840_11903_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11840_11903_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11904_11967_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11904_11967_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11904_11967_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11904_11967_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11968_12031_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11968_12031_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11968_12031_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_11968_12031_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12032_12095_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12032_12095_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12032_12095_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12032_12095_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12096_12159_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12096_12159_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12096_12159_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12096_12159_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12160_12223_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12160_12223_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12160_12223_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12160_12223_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1216_1279_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1216_1279_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12224_12287_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12224_12287_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12224_12287_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12224_12287_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12288_12351_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12288_12351_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12288_12351_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12288_12351_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12352_12415_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12352_12415_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12352_12415_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12352_12415_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12416_12479_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12416_12479_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12416_12479_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12416_12479_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12480_12543_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12480_12543_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12480_12543_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12480_12543_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12544_12607_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12544_12607_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12544_12607_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12544_12607_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12608_12671_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12608_12671_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12608_12671_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12608_12671_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12672_12735_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12672_12735_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12672_12735_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12672_12735_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12736_12799_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12736_12799_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12736_12799_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12736_12799_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12800_12863_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12800_12863_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12800_12863_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12800_12863_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1280_1343_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1280_1343_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12864_12927_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12864_12927_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12864_12927_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12864_12927_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12928_12991_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12928_12991_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12928_12991_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12928_12991_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12992_13055_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12992_13055_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12992_13055_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_12992_13055_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13056_13119_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13056_13119_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13056_13119_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13056_13119_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13120_13183_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13120_13183_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13120_13183_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13120_13183_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13184_13247_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13184_13247_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13184_13247_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13184_13247_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13248_13311_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13248_13311_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13248_13311_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13248_13311_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13312_13375_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13312_13375_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13312_13375_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13312_13375_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13376_13439_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13376_13439_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13376_13439_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13376_13439_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13440_13503_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13440_13503_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13440_13503_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13440_13503_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1344_1407_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1344_1407_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13504_13567_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13504_13567_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13504_13567_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13504_13567_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13568_13631_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13568_13631_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13568_13631_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13568_13631_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13632_13695_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13632_13695_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13632_13695_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13632_13695_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13696_13759_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13696_13759_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13696_13759_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13696_13759_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13760_13823_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13760_13823_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13760_13823_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13760_13823_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13824_13887_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13824_13887_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13824_13887_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13824_13887_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13888_13951_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13888_13951_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13888_13951_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13888_13951_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13952_14015_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13952_14015_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13952_14015_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_13952_14015_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14016_14079_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14016_14079_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14016_14079_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14016_14079_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14080_14143_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14080_14143_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14080_14143_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14080_14143_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1408_1471_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1408_1471_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14144_14207_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14144_14207_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14144_14207_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14144_14207_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14208_14271_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14208_14271_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14208_14271_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14208_14271_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14272_14335_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14272_14335_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14272_14335_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14272_14335_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14336_14399_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14336_14399_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14336_14399_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14336_14399_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14400_14463_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14400_14463_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14400_14463_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14400_14463_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14464_14527_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14464_14527_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14464_14527_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14464_14527_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14528_14591_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14528_14591_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14528_14591_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14528_14591_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14592_14655_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14592_14655_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14592_14655_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14592_14655_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14656_14719_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14656_14719_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14656_14719_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14656_14719_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14720_14783_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14720_14783_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14720_14783_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14720_14783_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1472_1535_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1472_1535_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14784_14847_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14784_14847_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14784_14847_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14784_14847_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14848_14911_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14848_14911_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14848_14911_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14848_14911_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14912_14975_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14912_14975_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14912_14975_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14912_14975_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14976_15039_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14976_15039_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14976_15039_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_14976_15039_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15040_15103_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15040_15103_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15040_15103_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15040_15103_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15104_15167_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15104_15167_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15104_15167_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15104_15167_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15168_15231_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15168_15231_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15168_15231_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15168_15231_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15232_15295_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15232_15295_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15232_15295_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15232_15295_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15296_15359_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15296_15359_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15296_15359_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15296_15359_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15360_15423_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15360_15423_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15360_15423_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15360_15423_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1536_1599_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1536_1599_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15424_15487_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15424_15487_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15424_15487_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15424_15487_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15488_15551_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15488_15551_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15488_15551_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15488_15551_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15552_15615_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15552_15615_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15552_15615_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15552_15615_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15616_15679_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15616_15679_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15616_15679_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15616_15679_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15680_15743_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15680_15743_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15680_15743_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15680_15743_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15744_15807_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15744_15807_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15744_15807_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15744_15807_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15808_15871_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15808_15871_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15808_15871_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15808_15871_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15872_15935_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15872_15935_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15872_15935_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15872_15935_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15936_15999_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15936_15999_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15936_15999_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_15936_15999_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16000_16063_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16000_16063_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16000_16063_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16000_16063_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1600_1663_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1600_1663_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16064_16127_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16064_16127_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16064_16127_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16064_16127_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16128_16191_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16128_16191_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16128_16191_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16128_16191_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16192_16255_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16192_16255_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16192_16255_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16192_16255_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16256_16319_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16256_16319_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16256_16319_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16256_16319_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16320_16383_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16320_16383_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16320_16383_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_16320_16383_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1664_1727_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1664_1727_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1728_1791_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1728_1791_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1792_1855_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1792_1855_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1856_1919_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1856_1919_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1920_1983_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1920_1983_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1984_2047_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_1984_2047_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2048_2111_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2048_2111_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2048_2111_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2112_2175_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2112_2175_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2112_2175_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2176_2239_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2176_2239_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2176_2239_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2240_2303_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2240_2303_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2240_2303_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2304_2367_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2304_2367_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2304_2367_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2368_2431_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2368_2431_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2368_2431_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2432_2495_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2432_2495_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2432_2495_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2496_2559_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2496_2559_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2496_2559_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2560_2623_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2560_2623_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2560_2623_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2624_2687_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2624_2687_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2624_2687_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2688_2751_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2688_2751_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2688_2751_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2752_2815_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2752_2815_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2752_2815_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2816_2879_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2816_2879_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2816_2879_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2880_2943_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2880_2943_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2880_2943_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2944_3007_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2944_3007_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_2944_3007_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3008_3071_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3008_3071_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3008_3071_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3072_3135_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3072_3135_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3072_3135_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3136_3199_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3136_3199_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3136_3199_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3200_3263_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3200_3263_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3200_3263_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3264_3327_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3264_3327_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3264_3327_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3328_3391_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3328_3391_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3328_3391_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3392_3455_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3392_3455_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3392_3455_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3456_3519_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3456_3519_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3456_3519_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3520_3583_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3520_3583_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3520_3583_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3584_3647_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3584_3647_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3584_3647_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3648_3711_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3648_3711_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3648_3711_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3712_3775_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3712_3775_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3712_3775_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3776_3839_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3776_3839_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3776_3839_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3840_3903_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3840_3903_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3840_3903_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3904_3967_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3904_3967_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3904_3967_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3968_4031_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3968_4031_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_3968_4031_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4032_4095_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4032_4095_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4032_4095_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4096_4159_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4096_4159_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4096_4159_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4096_4159_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4160_4223_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4160_4223_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4160_4223_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4160_4223_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4224_4287_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4224_4287_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4224_4287_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4224_4287_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4288_4351_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4288_4351_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4288_4351_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4288_4351_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4352_4415_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4352_4415_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4352_4415_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4352_4415_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4416_4479_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4416_4479_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4416_4479_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4416_4479_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4480_4543_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4480_4543_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4480_4543_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4480_4543_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4544_4607_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4544_4607_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4544_4607_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4544_4607_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4608_4671_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4608_4671_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4608_4671_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4608_4671_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4672_4735_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4672_4735_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4672_4735_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4672_4735_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4736_4799_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4736_4799_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4736_4799_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4736_4799_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4800_4863_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4800_4863_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4800_4863_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4800_4863_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4864_4927_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4864_4927_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4864_4927_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4864_4927_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4928_4991_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4928_4991_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4928_4991_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4928_4991_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4992_5055_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4992_5055_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4992_5055_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_4992_5055_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5056_5119_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5056_5119_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5056_5119_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5056_5119_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5120_5183_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5120_5183_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5120_5183_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5120_5183_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5184_5247_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5184_5247_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5184_5247_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5184_5247_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5248_5311_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5248_5311_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5248_5311_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5248_5311_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5312_5375_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5312_5375_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5312_5375_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5312_5375_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5376_5439_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5376_5439_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5376_5439_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5376_5439_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5440_5503_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5440_5503_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5440_5503_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5440_5503_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5504_5567_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5504_5567_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5504_5567_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5504_5567_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5568_5631_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5568_5631_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5568_5631_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5568_5631_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5632_5695_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5632_5695_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5632_5695_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5632_5695_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5696_5759_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5696_5759_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5696_5759_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5696_5759_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5760_5823_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5760_5823_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5760_5823_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5760_5823_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5824_5887_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5824_5887_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5824_5887_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5824_5887_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5888_5951_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5888_5951_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5888_5951_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5888_5951_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5952_6015_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5952_6015_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5952_6015_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_5952_6015_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6016_6079_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6016_6079_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6016_6079_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6016_6079_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6080_6143_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6080_6143_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6080_6143_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6080_6143_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6144_6207_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6144_6207_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6144_6207_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6144_6207_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6208_6271_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6208_6271_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6208_6271_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6208_6271_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6272_6335_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6272_6335_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6272_6335_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6272_6335_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6336_6399_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6336_6399_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6336_6399_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6336_6399_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6400_6463_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6400_6463_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6400_6463_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6400_6463_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_640_703_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6464_6527_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6464_6527_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6464_6527_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6464_6527_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6528_6591_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6528_6591_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6528_6591_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6528_6591_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6592_6655_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6592_6655_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6592_6655_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6592_6655_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6656_6719_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6656_6719_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6656_6719_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6656_6719_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6720_6783_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6720_6783_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6720_6783_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6720_6783_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6784_6847_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6784_6847_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6784_6847_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6784_6847_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6848_6911_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6848_6911_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6848_6911_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6848_6911_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6912_6975_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6912_6975_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6912_6975_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6912_6975_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6976_7039_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6976_7039_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6976_7039_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_6976_7039_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7040_7103_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7040_7103_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7040_7103_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7040_7103_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_704_767_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7104_7167_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7104_7167_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7104_7167_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7104_7167_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7168_7231_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7168_7231_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7168_7231_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7168_7231_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7232_7295_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7232_7295_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7232_7295_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7232_7295_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7296_7359_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7296_7359_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7296_7359_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7296_7359_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7360_7423_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7360_7423_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7360_7423_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7360_7423_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7424_7487_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7424_7487_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7424_7487_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7424_7487_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7488_7551_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7488_7551_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7488_7551_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7488_7551_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7552_7615_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7552_7615_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7552_7615_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7552_7615_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7616_7679_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7616_7679_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7616_7679_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7616_7679_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7680_7743_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7680_7743_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7680_7743_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7680_7743_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_768_831_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7744_7807_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7744_7807_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7744_7807_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7744_7807_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7808_7871_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7808_7871_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7808_7871_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7808_7871_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7872_7935_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7872_7935_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7872_7935_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7872_7935_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7936_7999_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7936_7999_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7936_7999_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_7936_7999_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8000_8063_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8000_8063_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8000_8063_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8000_8063_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8064_8127_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8064_8127_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8064_8127_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8064_8127_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8128_8191_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8128_8191_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8128_8191_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8128_8191_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8192_8255_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8192_8255_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8192_8255_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8192_8255_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8256_8319_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8256_8319_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8256_8319_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8256_8319_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8320_8383_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8320_8383_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8320_8383_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8320_8383_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_832_895_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_832_895_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8384_8447_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8384_8447_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8384_8447_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8384_8447_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8448_8511_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8448_8511_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8448_8511_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8448_8511_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8512_8575_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8512_8575_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8512_8575_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8512_8575_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8576_8639_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8576_8639_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8576_8639_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8576_8639_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8640_8703_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8640_8703_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8640_8703_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8640_8703_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8704_8767_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8704_8767_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8704_8767_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8704_8767_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8768_8831_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8768_8831_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8768_8831_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8768_8831_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8832_8895_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8832_8895_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8832_8895_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8832_8895_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8896_8959_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8896_8959_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8896_8959_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8896_8959_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8960_9023_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8960_9023_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8960_9023_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_8960_9023_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_896_959_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_896_959_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9024_9087_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9024_9087_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9024_9087_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9024_9087_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9088_9151_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9088_9151_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9088_9151_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9088_9151_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9152_9215_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9152_9215_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9152_9215_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9152_9215_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9216_9279_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9216_9279_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9216_9279_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9216_9279_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9280_9343_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9280_9343_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9280_9343_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9280_9343_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9344_9407_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9344_9407_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9344_9407_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9344_9407_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9408_9471_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9408_9471_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9408_9471_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9408_9471_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9472_9535_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9472_9535_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9472_9535_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9472_9535_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9536_9599_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9536_9599_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9536_9599_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9536_9599_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9600_9663_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9600_9663_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9600_9663_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9600_9663_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_960_1023_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_960_1023_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9664_9727_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9664_9727_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9664_9727_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9664_9727_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9728_9791_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9728_9791_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9728_9791_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9728_9791_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9792_9855_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9792_9855_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9792_9855_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9792_9855_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9856_9919_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9856_9919_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9856_9919_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9856_9919_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9920_9983_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9920_9983_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9920_9983_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9920_9983_9_11_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9984_10047_0_2_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9984_10047_3_5_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9984_10047_6_8_DOD_UNCONNECTED;
  wire NLW_vga_memory_reg_9984_10047_9_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_100 
       (.I0(vga_memory_reg_8384_8447_0_2_n_0),
        .I1(vga_memory_reg_8320_8383_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_0_2_n_0),
        .O(\blue[0]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_101 
       (.I0(vga_memory_reg_8640_8703_0_2_n_0),
        .I1(vga_memory_reg_8576_8639_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_0_2_n_0),
        .O(\blue[0]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_102 
       (.I0(vga_memory_reg_8896_8959_0_2_n_0),
        .I1(vga_memory_reg_8832_8895_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_0_2_n_0),
        .O(\blue[0]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_103 
       (.I0(vga_memory_reg_9152_9215_0_2_n_0),
        .I1(vga_memory_reg_9088_9151_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_0_2_n_0),
        .O(\blue[0]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_104 
       (.I0(vga_memory_reg_15552_15615_0_2_n_0),
        .I1(vga_memory_reg_15488_15551_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_0_2_n_0),
        .O(\blue[0]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_105 
       (.I0(vga_memory_reg_15808_15871_0_2_n_0),
        .I1(vga_memory_reg_15744_15807_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_0_2_n_0),
        .O(\blue[0]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_106 
       (.I0(vga_memory_reg_16064_16127_0_2_n_0),
        .I1(vga_memory_reg_16000_16063_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_0_2_n_0),
        .O(\blue[0]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_107 
       (.I0(vga_memory_reg_16320_16383_0_2_n_0),
        .I1(vga_memory_reg_16256_16319_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_0_2_n_0),
        .O(\blue[0]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_108 
       (.I0(vga_memory_reg_14528_14591_0_2_n_0),
        .I1(vga_memory_reg_14464_14527_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_0_2_n_0),
        .O(\blue[0]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_109 
       (.I0(vga_memory_reg_14784_14847_0_2_n_0),
        .I1(vga_memory_reg_14720_14783_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_0_2_n_0),
        .O(\blue[0]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_110 
       (.I0(vga_memory_reg_15040_15103_0_2_n_0),
        .I1(vga_memory_reg_14976_15039_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_0_2_n_0),
        .O(\blue[0]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_111 
       (.I0(vga_memory_reg_15296_15359_0_2_n_0),
        .I1(vga_memory_reg_15232_15295_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_0_2_n_0),
        .O(\blue[0]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_112 
       (.I0(vga_memory_reg_13504_13567_0_2_n_0),
        .I1(vga_memory_reg_13440_13503_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_0_2_n_0),
        .O(\blue[0]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_113 
       (.I0(vga_memory_reg_13760_13823_0_2_n_0),
        .I1(vga_memory_reg_13696_13759_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_0_2_n_0),
        .O(\blue[0]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_114 
       (.I0(vga_memory_reg_14016_14079_0_2_n_0),
        .I1(vga_memory_reg_13952_14015_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_0_2_n_0),
        .O(\blue[0]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_115 
       (.I0(vga_memory_reg_14272_14335_0_2_n_0),
        .I1(vga_memory_reg_14208_14271_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_0_2_n_0),
        .O(\blue[0]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_116 
       (.I0(vga_memory_reg_12480_12543_0_2_n_0),
        .I1(vga_memory_reg_12416_12479_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_0_2_n_0),
        .O(\blue[0]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_117 
       (.I0(vga_memory_reg_12736_12799_0_2_n_0),
        .I1(vga_memory_reg_12672_12735_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_0_2_n_0),
        .O(\blue[0]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_118 
       (.I0(vga_memory_reg_12992_13055_0_2_n_0),
        .I1(vga_memory_reg_12928_12991_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_0_2_n_0),
        .O(\blue[0]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_119 
       (.I0(vga_memory_reg_13248_13311_0_2_n_0),
        .I1(vga_memory_reg_13184_13247_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_0_2_n_0),
        .O(\blue[0]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_4 
       (.I0(\blue_reg[0]_i_8_n_0 ),
        .I1(\blue_reg[0]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[0]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[0]_i_11_n_0 ),
        .O(\blue[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_5 
       (.I0(\blue_reg[0]_i_12_n_0 ),
        .I1(\blue_reg[0]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[0]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[0]_i_15_n_0 ),
        .O(\blue[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_56 
       (.I0(vga_memory_reg_3264_3327_0_2_n_0),
        .I1(vga_memory_reg_3200_3263_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_0_2_n_0),
        .O(\blue[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_57 
       (.I0(vga_memory_reg_3520_3583_0_2_n_0),
        .I1(vga_memory_reg_3456_3519_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_0_2_n_0),
        .O(\blue[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_58 
       (.I0(vga_memory_reg_3776_3839_0_2_n_0),
        .I1(vga_memory_reg_3712_3775_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_0_2_n_0),
        .O(\blue[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_59 
       (.I0(vga_memory_reg_4032_4095_0_2_n_0),
        .I1(vga_memory_reg_3968_4031_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_0_2_n_0),
        .O(\blue[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_6 
       (.I0(\blue_reg[0]_i_16_n_0 ),
        .I1(\blue_reg[0]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[0]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[0]_i_19_n_0 ),
        .O(\blue[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_60 
       (.I0(vga_memory_reg_2240_2303_0_2_n_0),
        .I1(vga_memory_reg_2176_2239_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_0_2_n_0),
        .O(\blue[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_61 
       (.I0(vga_memory_reg_2496_2559_0_2_n_0),
        .I1(vga_memory_reg_2432_2495_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_0_2_n_0),
        .O(\blue[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_62 
       (.I0(vga_memory_reg_2752_2815_0_2_n_0),
        .I1(vga_memory_reg_2688_2751_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_0_2_n_0),
        .O(\blue[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_63 
       (.I0(vga_memory_reg_3008_3071_0_2_n_0),
        .I1(vga_memory_reg_2944_3007_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_0_2_n_0),
        .O(\blue[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_64 
       (.I0(vga_memory_reg_1216_1279_0_2_n_0),
        .I1(vga_memory_reg_1152_1215_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_0_2_n_0),
        .O(\blue[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_65 
       (.I0(vga_memory_reg_1472_1535_0_2_n_0),
        .I1(vga_memory_reg_1408_1471_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_0_2_n_0),
        .O(\blue[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_66 
       (.I0(vga_memory_reg_1728_1791_0_2_n_0),
        .I1(vga_memory_reg_1664_1727_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_0_2_n_0),
        .O(\blue[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_67 
       (.I0(vga_memory_reg_1984_2047_0_2_n_0),
        .I1(vga_memory_reg_1920_1983_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_0_2_n_0),
        .O(\blue[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_68 
       (.I0(vga_memory_reg_192_255_0_2_n_0),
        .I1(vga_memory_reg_128_191_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_64_127_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_0_2_n_0),
        .O(\blue[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_69 
       (.I0(vga_memory_reg_448_511_0_2_n_0),
        .I1(vga_memory_reg_384_447_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_320_383_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_0_2_n_0),
        .O(\blue[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_7 
       (.I0(\blue_reg[0]_i_20_n_0 ),
        .I1(\blue_reg[0]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[0]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[0]_i_23_n_0 ),
        .O(\blue[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_70 
       (.I0(vga_memory_reg_704_767_0_2_n_0),
        .I1(vga_memory_reg_640_703_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_576_639_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_0_2_n_0),
        .O(\blue[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_71 
       (.I0(vga_memory_reg_960_1023_0_2_n_0),
        .I1(vga_memory_reg_896_959_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_832_895_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_0_2_n_0),
        .O(\blue[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_72 
       (.I0(vga_memory_reg_7360_7423_0_2_n_0),
        .I1(vga_memory_reg_7296_7359_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_0_2_n_0),
        .O(\blue[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_73 
       (.I0(vga_memory_reg_7616_7679_0_2_n_0),
        .I1(vga_memory_reg_7552_7615_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_0_2_n_0),
        .O(\blue[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_74 
       (.I0(vga_memory_reg_7872_7935_0_2_n_0),
        .I1(vga_memory_reg_7808_7871_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_0_2_n_0),
        .O(\blue[0]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_75 
       (.I0(vga_memory_reg_8128_8191_0_2_n_0),
        .I1(vga_memory_reg_8064_8127_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_0_2_n_0),
        .O(\blue[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_76 
       (.I0(vga_memory_reg_6336_6399_0_2_n_0),
        .I1(vga_memory_reg_6272_6335_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_0_2_n_0),
        .O(\blue[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_77 
       (.I0(vga_memory_reg_6592_6655_0_2_n_0),
        .I1(vga_memory_reg_6528_6591_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_0_2_n_0),
        .O(\blue[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_78 
       (.I0(vga_memory_reg_6848_6911_0_2_n_0),
        .I1(vga_memory_reg_6784_6847_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_0_2_n_0),
        .O(\blue[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_79 
       (.I0(vga_memory_reg_7104_7167_0_2_n_0),
        .I1(vga_memory_reg_7040_7103_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_0_2_n_0),
        .O(\blue[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_80 
       (.I0(vga_memory_reg_5312_5375_0_2_n_0),
        .I1(vga_memory_reg_5248_5311_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_0_2_n_0),
        .O(\blue[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_81 
       (.I0(vga_memory_reg_5568_5631_0_2_n_0),
        .I1(vga_memory_reg_5504_5567_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_0_2_n_0),
        .O(\blue[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_82 
       (.I0(vga_memory_reg_5824_5887_0_2_n_0),
        .I1(vga_memory_reg_5760_5823_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_0_2_n_0),
        .O(\blue[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_83 
       (.I0(vga_memory_reg_6080_6143_0_2_n_0),
        .I1(vga_memory_reg_6016_6079_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_0_2_n_0),
        .O(\blue[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_84 
       (.I0(vga_memory_reg_4288_4351_0_2_n_0),
        .I1(vga_memory_reg_4224_4287_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_0_2_n_0),
        .O(\blue[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_85 
       (.I0(vga_memory_reg_4544_4607_0_2_n_0),
        .I1(vga_memory_reg_4480_4543_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_0_2_n_0),
        .O(\blue[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_86 
       (.I0(vga_memory_reg_4800_4863_0_2_n_0),
        .I1(vga_memory_reg_4736_4799_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_0_2_n_0),
        .O(\blue[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_87 
       (.I0(vga_memory_reg_5056_5119_0_2_n_0),
        .I1(vga_memory_reg_4992_5055_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_0_2_n_0),
        .O(\blue[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_88 
       (.I0(vga_memory_reg_11456_11519_0_2_n_0),
        .I1(vga_memory_reg_11392_11455_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_0_2_n_0),
        .O(\blue[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_89 
       (.I0(vga_memory_reg_11712_11775_0_2_n_0),
        .I1(vga_memory_reg_11648_11711_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_0_2_n_0),
        .O(\blue[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_90 
       (.I0(vga_memory_reg_11968_12031_0_2_n_0),
        .I1(vga_memory_reg_11904_11967_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_0_2_n_0),
        .O(\blue[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_91 
       (.I0(vga_memory_reg_12224_12287_0_2_n_0),
        .I1(vga_memory_reg_12160_12223_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_0_2_n_0),
        .O(\blue[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_92 
       (.I0(vga_memory_reg_10432_10495_0_2_n_0),
        .I1(vga_memory_reg_10368_10431_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_0_2_n_0),
        .O(\blue[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_93 
       (.I0(vga_memory_reg_10688_10751_0_2_n_0),
        .I1(vga_memory_reg_10624_10687_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_0_2_n_0),
        .O(\blue[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_94 
       (.I0(vga_memory_reg_10944_11007_0_2_n_0),
        .I1(vga_memory_reg_10880_10943_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_0_2_n_0),
        .O(\blue[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_95 
       (.I0(vga_memory_reg_11200_11263_0_2_n_0),
        .I1(vga_memory_reg_11136_11199_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_0_2_n_0),
        .O(\blue[0]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_96 
       (.I0(vga_memory_reg_9408_9471_0_2_n_0),
        .I1(vga_memory_reg_9344_9407_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_0_2_n_0),
        .O(\blue[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_97 
       (.I0(vga_memory_reg_9664_9727_0_2_n_0),
        .I1(vga_memory_reg_9600_9663_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_0_2_n_0),
        .O(\blue[0]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_98 
       (.I0(vga_memory_reg_9920_9983_0_2_n_0),
        .I1(vga_memory_reg_9856_9919_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_0_2_n_0),
        .O(\blue[0]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[0]_i_99 
       (.I0(vga_memory_reg_10176_10239_0_2_n_0),
        .I1(vga_memory_reg_10112_10175_0_2_n_0),
        .I2(\blue_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_0_2_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_0_2_n_0),
        .O(\blue[0]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_100 
       (.I0(vga_memory_reg_8384_8447_0_2_n_1),
        .I1(vga_memory_reg_8320_8383_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_0_2_n_1),
        .O(\blue[1]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_101 
       (.I0(vga_memory_reg_8640_8703_0_2_n_1),
        .I1(vga_memory_reg_8576_8639_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_0_2_n_1),
        .O(\blue[1]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_102 
       (.I0(vga_memory_reg_8896_8959_0_2_n_1),
        .I1(vga_memory_reg_8832_8895_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_0_2_n_1),
        .O(\blue[1]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_103 
       (.I0(vga_memory_reg_9152_9215_0_2_n_1),
        .I1(vga_memory_reg_9088_9151_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_0_2_n_1),
        .O(\blue[1]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_104 
       (.I0(vga_memory_reg_15552_15615_0_2_n_1),
        .I1(vga_memory_reg_15488_15551_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_0_2_n_1),
        .O(\blue[1]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_105 
       (.I0(vga_memory_reg_15808_15871_0_2_n_1),
        .I1(vga_memory_reg_15744_15807_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_0_2_n_1),
        .O(\blue[1]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_106 
       (.I0(vga_memory_reg_16064_16127_0_2_n_1),
        .I1(vga_memory_reg_16000_16063_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_0_2_n_1),
        .O(\blue[1]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_107 
       (.I0(vga_memory_reg_16320_16383_0_2_n_1),
        .I1(vga_memory_reg_16256_16319_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_0_2_n_1),
        .O(\blue[1]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_108 
       (.I0(vga_memory_reg_14528_14591_0_2_n_1),
        .I1(vga_memory_reg_14464_14527_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_0_2_n_1),
        .O(\blue[1]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_109 
       (.I0(vga_memory_reg_14784_14847_0_2_n_1),
        .I1(vga_memory_reg_14720_14783_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_0_2_n_1),
        .O(\blue[1]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_110 
       (.I0(vga_memory_reg_15040_15103_0_2_n_1),
        .I1(vga_memory_reg_14976_15039_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_0_2_n_1),
        .O(\blue[1]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_111 
       (.I0(vga_memory_reg_15296_15359_0_2_n_1),
        .I1(vga_memory_reg_15232_15295_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_0_2_n_1),
        .O(\blue[1]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_112 
       (.I0(vga_memory_reg_13504_13567_0_2_n_1),
        .I1(vga_memory_reg_13440_13503_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_0_2_n_1),
        .O(\blue[1]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_113 
       (.I0(vga_memory_reg_13760_13823_0_2_n_1),
        .I1(vga_memory_reg_13696_13759_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_0_2_n_1),
        .O(\blue[1]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_114 
       (.I0(vga_memory_reg_14016_14079_0_2_n_1),
        .I1(vga_memory_reg_13952_14015_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_0_2_n_1),
        .O(\blue[1]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_115 
       (.I0(vga_memory_reg_14272_14335_0_2_n_1),
        .I1(vga_memory_reg_14208_14271_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_0_2_n_1),
        .O(\blue[1]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_116 
       (.I0(vga_memory_reg_12480_12543_0_2_n_1),
        .I1(vga_memory_reg_12416_12479_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_0_2_n_1),
        .O(\blue[1]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_117 
       (.I0(vga_memory_reg_12736_12799_0_2_n_1),
        .I1(vga_memory_reg_12672_12735_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_0_2_n_1),
        .O(\blue[1]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_118 
       (.I0(vga_memory_reg_12992_13055_0_2_n_1),
        .I1(vga_memory_reg_12928_12991_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_0_2_n_1),
        .O(\blue[1]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_119 
       (.I0(vga_memory_reg_13248_13311_0_2_n_1),
        .I1(vga_memory_reg_13184_13247_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_0_2_n_1),
        .O(\blue[1]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_4 
       (.I0(\blue_reg[1]_i_8_n_0 ),
        .I1(\blue_reg[1]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[1]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[1]_i_11_n_0 ),
        .O(\blue[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_5 
       (.I0(\blue_reg[1]_i_12_n_0 ),
        .I1(\blue_reg[1]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[1]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[1]_i_15_n_0 ),
        .O(\blue[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_56 
       (.I0(vga_memory_reg_3264_3327_0_2_n_1),
        .I1(vga_memory_reg_3200_3263_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_0_2_n_1),
        .O(\blue[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_57 
       (.I0(vga_memory_reg_3520_3583_0_2_n_1),
        .I1(vga_memory_reg_3456_3519_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_0_2_n_1),
        .O(\blue[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_58 
       (.I0(vga_memory_reg_3776_3839_0_2_n_1),
        .I1(vga_memory_reg_3712_3775_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_0_2_n_1),
        .O(\blue[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_59 
       (.I0(vga_memory_reg_4032_4095_0_2_n_1),
        .I1(vga_memory_reg_3968_4031_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_0_2_n_1),
        .O(\blue[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_6 
       (.I0(\blue_reg[1]_i_16_n_0 ),
        .I1(\blue_reg[1]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[1]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[1]_i_19_n_0 ),
        .O(\blue[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_60 
       (.I0(vga_memory_reg_2240_2303_0_2_n_1),
        .I1(vga_memory_reg_2176_2239_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_0_2_n_1),
        .O(\blue[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_61 
       (.I0(vga_memory_reg_2496_2559_0_2_n_1),
        .I1(vga_memory_reg_2432_2495_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_0_2_n_1),
        .O(\blue[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_62 
       (.I0(vga_memory_reg_2752_2815_0_2_n_1),
        .I1(vga_memory_reg_2688_2751_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_0_2_n_1),
        .O(\blue[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_63 
       (.I0(vga_memory_reg_3008_3071_0_2_n_1),
        .I1(vga_memory_reg_2944_3007_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_0_2_n_1),
        .O(\blue[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_64 
       (.I0(vga_memory_reg_1216_1279_0_2_n_1),
        .I1(vga_memory_reg_1152_1215_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_0_2_n_1),
        .O(\blue[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_65 
       (.I0(vga_memory_reg_1472_1535_0_2_n_1),
        .I1(vga_memory_reg_1408_1471_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_0_2_n_1),
        .O(\blue[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_66 
       (.I0(vga_memory_reg_1728_1791_0_2_n_1),
        .I1(vga_memory_reg_1664_1727_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_0_2_n_1),
        .O(\blue[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_67 
       (.I0(vga_memory_reg_1984_2047_0_2_n_1),
        .I1(vga_memory_reg_1920_1983_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_0_2_n_1),
        .O(\blue[1]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_68 
       (.I0(vga_memory_reg_192_255_0_2_n_1),
        .I1(vga_memory_reg_128_191_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_64_127_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_0_2_n_1),
        .O(\blue[1]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_69 
       (.I0(vga_memory_reg_448_511_0_2_n_1),
        .I1(vga_memory_reg_384_447_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_320_383_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_0_2_n_1),
        .O(\blue[1]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_7 
       (.I0(\blue_reg[1]_i_20_n_0 ),
        .I1(\blue_reg[1]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[1]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[1]_i_23_n_0 ),
        .O(\blue[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_70 
       (.I0(vga_memory_reg_704_767_0_2_n_1),
        .I1(vga_memory_reg_640_703_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_576_639_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_0_2_n_1),
        .O(\blue[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_71 
       (.I0(vga_memory_reg_960_1023_0_2_n_1),
        .I1(vga_memory_reg_896_959_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_832_895_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_0_2_n_1),
        .O(\blue[1]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_72 
       (.I0(vga_memory_reg_7360_7423_0_2_n_1),
        .I1(vga_memory_reg_7296_7359_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_0_2_n_1),
        .O(\blue[1]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_73 
       (.I0(vga_memory_reg_7616_7679_0_2_n_1),
        .I1(vga_memory_reg_7552_7615_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_0_2_n_1),
        .O(\blue[1]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_74 
       (.I0(vga_memory_reg_7872_7935_0_2_n_1),
        .I1(vga_memory_reg_7808_7871_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_0_2_n_1),
        .O(\blue[1]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_75 
       (.I0(vga_memory_reg_8128_8191_0_2_n_1),
        .I1(vga_memory_reg_8064_8127_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_0_2_n_1),
        .O(\blue[1]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_76 
       (.I0(vga_memory_reg_6336_6399_0_2_n_1),
        .I1(vga_memory_reg_6272_6335_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_0_2_n_1),
        .O(\blue[1]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_77 
       (.I0(vga_memory_reg_6592_6655_0_2_n_1),
        .I1(vga_memory_reg_6528_6591_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_0_2_n_1),
        .O(\blue[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_78 
       (.I0(vga_memory_reg_6848_6911_0_2_n_1),
        .I1(vga_memory_reg_6784_6847_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_0_2_n_1),
        .O(\blue[1]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_79 
       (.I0(vga_memory_reg_7104_7167_0_2_n_1),
        .I1(vga_memory_reg_7040_7103_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_0_2_n_1),
        .O(\blue[1]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_80 
       (.I0(vga_memory_reg_5312_5375_0_2_n_1),
        .I1(vga_memory_reg_5248_5311_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_0_2_n_1),
        .O(\blue[1]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_81 
       (.I0(vga_memory_reg_5568_5631_0_2_n_1),
        .I1(vga_memory_reg_5504_5567_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_0_2_n_1),
        .O(\blue[1]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_82 
       (.I0(vga_memory_reg_5824_5887_0_2_n_1),
        .I1(vga_memory_reg_5760_5823_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_0_2_n_1),
        .O(\blue[1]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_83 
       (.I0(vga_memory_reg_6080_6143_0_2_n_1),
        .I1(vga_memory_reg_6016_6079_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_0_2_n_1),
        .O(\blue[1]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_84 
       (.I0(vga_memory_reg_4288_4351_0_2_n_1),
        .I1(vga_memory_reg_4224_4287_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_0_2_n_1),
        .O(\blue[1]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_85 
       (.I0(vga_memory_reg_4544_4607_0_2_n_1),
        .I1(vga_memory_reg_4480_4543_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_0_2_n_1),
        .O(\blue[1]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_86 
       (.I0(vga_memory_reg_4800_4863_0_2_n_1),
        .I1(vga_memory_reg_4736_4799_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_0_2_n_1),
        .O(\blue[1]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_87 
       (.I0(vga_memory_reg_5056_5119_0_2_n_1),
        .I1(vga_memory_reg_4992_5055_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_0_2_n_1),
        .O(\blue[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_88 
       (.I0(vga_memory_reg_11456_11519_0_2_n_1),
        .I1(vga_memory_reg_11392_11455_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_0_2_n_1),
        .O(\blue[1]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_89 
       (.I0(vga_memory_reg_11712_11775_0_2_n_1),
        .I1(vga_memory_reg_11648_11711_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_0_2_n_1),
        .O(\blue[1]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_90 
       (.I0(vga_memory_reg_11968_12031_0_2_n_1),
        .I1(vga_memory_reg_11904_11967_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_0_2_n_1),
        .O(\blue[1]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_91 
       (.I0(vga_memory_reg_12224_12287_0_2_n_1),
        .I1(vga_memory_reg_12160_12223_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_0_2_n_1),
        .O(\blue[1]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_92 
       (.I0(vga_memory_reg_10432_10495_0_2_n_1),
        .I1(vga_memory_reg_10368_10431_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_0_2_n_1),
        .O(\blue[1]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_93 
       (.I0(vga_memory_reg_10688_10751_0_2_n_1),
        .I1(vga_memory_reg_10624_10687_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_0_2_n_1),
        .O(\blue[1]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_94 
       (.I0(vga_memory_reg_10944_11007_0_2_n_1),
        .I1(vga_memory_reg_10880_10943_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_0_2_n_1),
        .O(\blue[1]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_95 
       (.I0(vga_memory_reg_11200_11263_0_2_n_1),
        .I1(vga_memory_reg_11136_11199_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_0_2_n_1),
        .O(\blue[1]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_96 
       (.I0(vga_memory_reg_9408_9471_0_2_n_1),
        .I1(vga_memory_reg_9344_9407_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_0_2_n_1),
        .O(\blue[1]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_97 
       (.I0(vga_memory_reg_9664_9727_0_2_n_1),
        .I1(vga_memory_reg_9600_9663_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_0_2_n_1),
        .O(\blue[1]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_98 
       (.I0(vga_memory_reg_9920_9983_0_2_n_1),
        .I1(vga_memory_reg_9856_9919_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_0_2_n_1),
        .O(\blue[1]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[1]_i_99 
       (.I0(vga_memory_reg_10176_10239_0_2_n_1),
        .I1(vga_memory_reg_10112_10175_0_2_n_1),
        .I2(\blue_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_0_2_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_0_2_n_1),
        .O(\blue[1]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_100 
       (.I0(vga_memory_reg_8384_8447_0_2_n_2),
        .I1(vga_memory_reg_8320_8383_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_0_2_n_2),
        .O(\blue[2]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_101 
       (.I0(vga_memory_reg_8640_8703_0_2_n_2),
        .I1(vga_memory_reg_8576_8639_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_0_2_n_2),
        .O(\blue[2]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_102 
       (.I0(vga_memory_reg_8896_8959_0_2_n_2),
        .I1(vga_memory_reg_8832_8895_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_0_2_n_2),
        .O(\blue[2]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_103 
       (.I0(vga_memory_reg_9152_9215_0_2_n_2),
        .I1(vga_memory_reg_9088_9151_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_0_2_n_2),
        .O(\blue[2]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_104 
       (.I0(vga_memory_reg_15552_15615_0_2_n_2),
        .I1(vga_memory_reg_15488_15551_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_0_2_n_2),
        .O(\blue[2]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_105 
       (.I0(vga_memory_reg_15808_15871_0_2_n_2),
        .I1(vga_memory_reg_15744_15807_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_0_2_n_2),
        .O(\blue[2]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_106 
       (.I0(vga_memory_reg_16064_16127_0_2_n_2),
        .I1(vga_memory_reg_16000_16063_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_0_2_n_2),
        .O(\blue[2]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_107 
       (.I0(vga_memory_reg_16320_16383_0_2_n_2),
        .I1(vga_memory_reg_16256_16319_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_0_2_n_2),
        .O(\blue[2]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_108 
       (.I0(vga_memory_reg_14528_14591_0_2_n_2),
        .I1(vga_memory_reg_14464_14527_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_0_2_n_2),
        .O(\blue[2]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_109 
       (.I0(vga_memory_reg_14784_14847_0_2_n_2),
        .I1(vga_memory_reg_14720_14783_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_0_2_n_2),
        .O(\blue[2]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_110 
       (.I0(vga_memory_reg_15040_15103_0_2_n_2),
        .I1(vga_memory_reg_14976_15039_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_0_2_n_2),
        .O(\blue[2]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_111 
       (.I0(vga_memory_reg_15296_15359_0_2_n_2),
        .I1(vga_memory_reg_15232_15295_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_0_2_n_2),
        .O(\blue[2]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_112 
       (.I0(vga_memory_reg_13504_13567_0_2_n_2),
        .I1(vga_memory_reg_13440_13503_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_0_2_n_2),
        .O(\blue[2]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_113 
       (.I0(vga_memory_reg_13760_13823_0_2_n_2),
        .I1(vga_memory_reg_13696_13759_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_0_2_n_2),
        .O(\blue[2]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_114 
       (.I0(vga_memory_reg_14016_14079_0_2_n_2),
        .I1(vga_memory_reg_13952_14015_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_0_2_n_2),
        .O(\blue[2]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_115 
       (.I0(vga_memory_reg_14272_14335_0_2_n_2),
        .I1(vga_memory_reg_14208_14271_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_0_2_n_2),
        .O(\blue[2]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_116 
       (.I0(vga_memory_reg_12480_12543_0_2_n_2),
        .I1(vga_memory_reg_12416_12479_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_0_2_n_2),
        .O(\blue[2]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_117 
       (.I0(vga_memory_reg_12736_12799_0_2_n_2),
        .I1(vga_memory_reg_12672_12735_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_0_2_n_2),
        .O(\blue[2]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_118 
       (.I0(vga_memory_reg_12992_13055_0_2_n_2),
        .I1(vga_memory_reg_12928_12991_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_0_2_n_2),
        .O(\blue[2]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_119 
       (.I0(vga_memory_reg_13248_13311_0_2_n_2),
        .I1(vga_memory_reg_13184_13247_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_0_2_n_2),
        .O(\blue[2]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_4 
       (.I0(\blue_reg[2]_i_8_n_0 ),
        .I1(\blue_reg[2]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[2]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[2]_i_11_n_0 ),
        .O(\blue[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_5 
       (.I0(\blue_reg[2]_i_12_n_0 ),
        .I1(\blue_reg[2]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[2]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[2]_i_15_n_0 ),
        .O(\blue[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_56 
       (.I0(vga_memory_reg_3264_3327_0_2_n_2),
        .I1(vga_memory_reg_3200_3263_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_0_2_n_2),
        .O(\blue[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_57 
       (.I0(vga_memory_reg_3520_3583_0_2_n_2),
        .I1(vga_memory_reg_3456_3519_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_0_2_n_2),
        .O(\blue[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_58 
       (.I0(vga_memory_reg_3776_3839_0_2_n_2),
        .I1(vga_memory_reg_3712_3775_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_0_2_n_2),
        .O(\blue[2]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_59 
       (.I0(vga_memory_reg_4032_4095_0_2_n_2),
        .I1(vga_memory_reg_3968_4031_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_0_2_n_2),
        .O(\blue[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_6 
       (.I0(\blue_reg[2]_i_16_n_0 ),
        .I1(\blue_reg[2]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[2]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[2]_i_19_n_0 ),
        .O(\blue[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_60 
       (.I0(vga_memory_reg_2240_2303_0_2_n_2),
        .I1(vga_memory_reg_2176_2239_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_0_2_n_2),
        .O(\blue[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_61 
       (.I0(vga_memory_reg_2496_2559_0_2_n_2),
        .I1(vga_memory_reg_2432_2495_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_0_2_n_2),
        .O(\blue[2]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_62 
       (.I0(vga_memory_reg_2752_2815_0_2_n_2),
        .I1(vga_memory_reg_2688_2751_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_0_2_n_2),
        .O(\blue[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_63 
       (.I0(vga_memory_reg_3008_3071_0_2_n_2),
        .I1(vga_memory_reg_2944_3007_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_0_2_n_2),
        .O(\blue[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_64 
       (.I0(vga_memory_reg_1216_1279_0_2_n_2),
        .I1(vga_memory_reg_1152_1215_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_0_2_n_2),
        .O(\blue[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_65 
       (.I0(vga_memory_reg_1472_1535_0_2_n_2),
        .I1(vga_memory_reg_1408_1471_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_0_2_n_2),
        .O(\blue[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_66 
       (.I0(vga_memory_reg_1728_1791_0_2_n_2),
        .I1(vga_memory_reg_1664_1727_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_0_2_n_2),
        .O(\blue[2]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_67 
       (.I0(vga_memory_reg_1984_2047_0_2_n_2),
        .I1(vga_memory_reg_1920_1983_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_0_2_n_2),
        .O(\blue[2]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_68 
       (.I0(vga_memory_reg_192_255_0_2_n_2),
        .I1(vga_memory_reg_128_191_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_64_127_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_0_2_n_2),
        .O(\blue[2]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_69 
       (.I0(vga_memory_reg_448_511_0_2_n_2),
        .I1(vga_memory_reg_384_447_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_320_383_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_0_2_n_2),
        .O(\blue[2]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_7 
       (.I0(\blue_reg[2]_i_20_n_0 ),
        .I1(\blue_reg[2]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[2]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[2]_i_23_n_0 ),
        .O(\blue[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_70 
       (.I0(vga_memory_reg_704_767_0_2_n_2),
        .I1(vga_memory_reg_640_703_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_576_639_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_0_2_n_2),
        .O(\blue[2]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_71 
       (.I0(vga_memory_reg_960_1023_0_2_n_2),
        .I1(vga_memory_reg_896_959_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_832_895_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_0_2_n_2),
        .O(\blue[2]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_72 
       (.I0(vga_memory_reg_7360_7423_0_2_n_2),
        .I1(vga_memory_reg_7296_7359_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_0_2_n_2),
        .O(\blue[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_73 
       (.I0(vga_memory_reg_7616_7679_0_2_n_2),
        .I1(vga_memory_reg_7552_7615_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_0_2_n_2),
        .O(\blue[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_74 
       (.I0(vga_memory_reg_7872_7935_0_2_n_2),
        .I1(vga_memory_reg_7808_7871_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_0_2_n_2),
        .O(\blue[2]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_75 
       (.I0(vga_memory_reg_8128_8191_0_2_n_2),
        .I1(vga_memory_reg_8064_8127_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_0_2_n_2),
        .O(\blue[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_76 
       (.I0(vga_memory_reg_6336_6399_0_2_n_2),
        .I1(vga_memory_reg_6272_6335_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_0_2_n_2),
        .O(\blue[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_77 
       (.I0(vga_memory_reg_6592_6655_0_2_n_2),
        .I1(vga_memory_reg_6528_6591_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_0_2_n_2),
        .O(\blue[2]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_78 
       (.I0(vga_memory_reg_6848_6911_0_2_n_2),
        .I1(vga_memory_reg_6784_6847_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_0_2_n_2),
        .O(\blue[2]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_79 
       (.I0(vga_memory_reg_7104_7167_0_2_n_2),
        .I1(vga_memory_reg_7040_7103_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_0_2_n_2),
        .O(\blue[2]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_80 
       (.I0(vga_memory_reg_5312_5375_0_2_n_2),
        .I1(vga_memory_reg_5248_5311_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_0_2_n_2),
        .O(\blue[2]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_81 
       (.I0(vga_memory_reg_5568_5631_0_2_n_2),
        .I1(vga_memory_reg_5504_5567_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_0_2_n_2),
        .O(\blue[2]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_82 
       (.I0(vga_memory_reg_5824_5887_0_2_n_2),
        .I1(vga_memory_reg_5760_5823_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_0_2_n_2),
        .O(\blue[2]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_83 
       (.I0(vga_memory_reg_6080_6143_0_2_n_2),
        .I1(vga_memory_reg_6016_6079_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_0_2_n_2),
        .O(\blue[2]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_84 
       (.I0(vga_memory_reg_4288_4351_0_2_n_2),
        .I1(vga_memory_reg_4224_4287_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_0_2_n_2),
        .O(\blue[2]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_85 
       (.I0(vga_memory_reg_4544_4607_0_2_n_2),
        .I1(vga_memory_reg_4480_4543_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_0_2_n_2),
        .O(\blue[2]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_86 
       (.I0(vga_memory_reg_4800_4863_0_2_n_2),
        .I1(vga_memory_reg_4736_4799_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_0_2_n_2),
        .O(\blue[2]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_87 
       (.I0(vga_memory_reg_5056_5119_0_2_n_2),
        .I1(vga_memory_reg_4992_5055_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_0_2_n_2),
        .O(\blue[2]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_88 
       (.I0(vga_memory_reg_11456_11519_0_2_n_2),
        .I1(vga_memory_reg_11392_11455_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_0_2_n_2),
        .O(\blue[2]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_89 
       (.I0(vga_memory_reg_11712_11775_0_2_n_2),
        .I1(vga_memory_reg_11648_11711_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_0_2_n_2),
        .O(\blue[2]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_90 
       (.I0(vga_memory_reg_11968_12031_0_2_n_2),
        .I1(vga_memory_reg_11904_11967_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_0_2_n_2),
        .O(\blue[2]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_91 
       (.I0(vga_memory_reg_12224_12287_0_2_n_2),
        .I1(vga_memory_reg_12160_12223_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_0_2_n_2),
        .O(\blue[2]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_92 
       (.I0(vga_memory_reg_10432_10495_0_2_n_2),
        .I1(vga_memory_reg_10368_10431_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_0_2_n_2),
        .O(\blue[2]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_93 
       (.I0(vga_memory_reg_10688_10751_0_2_n_2),
        .I1(vga_memory_reg_10624_10687_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_0_2_n_2),
        .O(\blue[2]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_94 
       (.I0(vga_memory_reg_10944_11007_0_2_n_2),
        .I1(vga_memory_reg_10880_10943_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_0_2_n_2),
        .O(\blue[2]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_95 
       (.I0(vga_memory_reg_11200_11263_0_2_n_2),
        .I1(vga_memory_reg_11136_11199_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_0_2_n_2),
        .O(\blue[2]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_96 
       (.I0(vga_memory_reg_9408_9471_0_2_n_2),
        .I1(vga_memory_reg_9344_9407_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_0_2_n_2),
        .O(\blue[2]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_97 
       (.I0(vga_memory_reg_9664_9727_0_2_n_2),
        .I1(vga_memory_reg_9600_9663_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_0_2_n_2),
        .O(\blue[2]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_98 
       (.I0(vga_memory_reg_9920_9983_0_2_n_2),
        .I1(vga_memory_reg_9856_9919_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_0_2_n_2),
        .O(\blue[2]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[2]_i_99 
       (.I0(vga_memory_reg_10176_10239_0_2_n_2),
        .I1(vga_memory_reg_10112_10175_0_2_n_2),
        .I2(\blue_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_0_2_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_0_2_n_2),
        .O(\blue[2]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_100 
       (.I0(vga_memory_reg_8384_8447_3_5_n_0),
        .I1(vga_memory_reg_8320_8383_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_3_5_n_0),
        .O(\blue[3]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_101 
       (.I0(vga_memory_reg_8640_8703_3_5_n_0),
        .I1(vga_memory_reg_8576_8639_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_3_5_n_0),
        .O(\blue[3]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_102 
       (.I0(vga_memory_reg_8896_8959_3_5_n_0),
        .I1(vga_memory_reg_8832_8895_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_3_5_n_0),
        .O(\blue[3]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_103 
       (.I0(vga_memory_reg_9152_9215_3_5_n_0),
        .I1(vga_memory_reg_9088_9151_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_3_5_n_0),
        .O(\blue[3]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_104 
       (.I0(vga_memory_reg_15552_15615_3_5_n_0),
        .I1(vga_memory_reg_15488_15551_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_3_5_n_0),
        .O(\blue[3]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_105 
       (.I0(vga_memory_reg_15808_15871_3_5_n_0),
        .I1(vga_memory_reg_15744_15807_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_3_5_n_0),
        .O(\blue[3]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_106 
       (.I0(vga_memory_reg_16064_16127_3_5_n_0),
        .I1(vga_memory_reg_16000_16063_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_3_5_n_0),
        .O(\blue[3]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_107 
       (.I0(vga_memory_reg_16320_16383_3_5_n_0),
        .I1(vga_memory_reg_16256_16319_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_3_5_n_0),
        .O(\blue[3]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_108 
       (.I0(vga_memory_reg_14528_14591_3_5_n_0),
        .I1(vga_memory_reg_14464_14527_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_3_5_n_0),
        .O(\blue[3]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_109 
       (.I0(vga_memory_reg_14784_14847_3_5_n_0),
        .I1(vga_memory_reg_14720_14783_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_3_5_n_0),
        .O(\blue[3]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_110 
       (.I0(vga_memory_reg_15040_15103_3_5_n_0),
        .I1(vga_memory_reg_14976_15039_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_3_5_n_0),
        .O(\blue[3]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_111 
       (.I0(vga_memory_reg_15296_15359_3_5_n_0),
        .I1(vga_memory_reg_15232_15295_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_3_5_n_0),
        .O(\blue[3]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_112 
       (.I0(vga_memory_reg_13504_13567_3_5_n_0),
        .I1(vga_memory_reg_13440_13503_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_3_5_n_0),
        .O(\blue[3]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_113 
       (.I0(vga_memory_reg_13760_13823_3_5_n_0),
        .I1(vga_memory_reg_13696_13759_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_3_5_n_0),
        .O(\blue[3]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_114 
       (.I0(vga_memory_reg_14016_14079_3_5_n_0),
        .I1(vga_memory_reg_13952_14015_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_3_5_n_0),
        .O(\blue[3]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_115 
       (.I0(vga_memory_reg_14272_14335_3_5_n_0),
        .I1(vga_memory_reg_14208_14271_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_3_5_n_0),
        .O(\blue[3]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_116 
       (.I0(vga_memory_reg_12480_12543_3_5_n_0),
        .I1(vga_memory_reg_12416_12479_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_3_5_n_0),
        .O(\blue[3]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_117 
       (.I0(vga_memory_reg_12736_12799_3_5_n_0),
        .I1(vga_memory_reg_12672_12735_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_3_5_n_0),
        .O(\blue[3]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_118 
       (.I0(vga_memory_reg_12992_13055_3_5_n_0),
        .I1(vga_memory_reg_12928_12991_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_3_5_n_0),
        .O(\blue[3]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_119 
       (.I0(vga_memory_reg_13248_13311_3_5_n_0),
        .I1(vga_memory_reg_13184_13247_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_3_5_n_0),
        .O(\blue[3]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_4 
       (.I0(\blue_reg[3]_i_8_n_0 ),
        .I1(\blue_reg[3]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[3]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[3]_i_11_n_0 ),
        .O(\blue[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_5 
       (.I0(\blue_reg[3]_i_12_n_0 ),
        .I1(\blue_reg[3]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[3]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[3]_i_15_n_0 ),
        .O(\blue[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_56 
       (.I0(vga_memory_reg_3264_3327_3_5_n_0),
        .I1(vga_memory_reg_3200_3263_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_3_5_n_0),
        .O(\blue[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_57 
       (.I0(vga_memory_reg_3520_3583_3_5_n_0),
        .I1(vga_memory_reg_3456_3519_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_3_5_n_0),
        .O(\blue[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_58 
       (.I0(vga_memory_reg_3776_3839_3_5_n_0),
        .I1(vga_memory_reg_3712_3775_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_3_5_n_0),
        .O(\blue[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_59 
       (.I0(vga_memory_reg_4032_4095_3_5_n_0),
        .I1(vga_memory_reg_3968_4031_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_3_5_n_0),
        .O(\blue[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_6 
       (.I0(\blue_reg[3]_i_16_n_0 ),
        .I1(\blue_reg[3]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[3]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[3]_i_19_n_0 ),
        .O(\blue[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_60 
       (.I0(vga_memory_reg_2240_2303_3_5_n_0),
        .I1(vga_memory_reg_2176_2239_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_3_5_n_0),
        .O(\blue[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_61 
       (.I0(vga_memory_reg_2496_2559_3_5_n_0),
        .I1(vga_memory_reg_2432_2495_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_3_5_n_0),
        .O(\blue[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_62 
       (.I0(vga_memory_reg_2752_2815_3_5_n_0),
        .I1(vga_memory_reg_2688_2751_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_3_5_n_0),
        .O(\blue[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_63 
       (.I0(vga_memory_reg_3008_3071_3_5_n_0),
        .I1(vga_memory_reg_2944_3007_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_3_5_n_0),
        .O(\blue[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_64 
       (.I0(vga_memory_reg_1216_1279_3_5_n_0),
        .I1(vga_memory_reg_1152_1215_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_3_5_n_0),
        .O(\blue[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_65 
       (.I0(vga_memory_reg_1472_1535_3_5_n_0),
        .I1(vga_memory_reg_1408_1471_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_3_5_n_0),
        .O(\blue[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_66 
       (.I0(vga_memory_reg_1728_1791_3_5_n_0),
        .I1(vga_memory_reg_1664_1727_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_3_5_n_0),
        .O(\blue[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_67 
       (.I0(vga_memory_reg_1984_2047_3_5_n_0),
        .I1(vga_memory_reg_1920_1983_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_3_5_n_0),
        .O(\blue[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_68 
       (.I0(vga_memory_reg_192_255_3_5_n_0),
        .I1(vga_memory_reg_128_191_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_64_127_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_3_5_n_0),
        .O(\blue[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_69 
       (.I0(vga_memory_reg_448_511_3_5_n_0),
        .I1(vga_memory_reg_384_447_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_320_383_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_3_5_n_0),
        .O(\blue[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_7 
       (.I0(\blue_reg[3]_i_20_n_0 ),
        .I1(\blue_reg[3]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\blue_reg[3]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\blue_reg[3]_i_23_n_0 ),
        .O(\blue[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_70 
       (.I0(vga_memory_reg_704_767_3_5_n_0),
        .I1(vga_memory_reg_640_703_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_576_639_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_3_5_n_0),
        .O(\blue[3]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_71 
       (.I0(vga_memory_reg_960_1023_3_5_n_0),
        .I1(vga_memory_reg_896_959_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_832_895_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_3_5_n_0),
        .O(\blue[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_72 
       (.I0(vga_memory_reg_7360_7423_3_5_n_0),
        .I1(vga_memory_reg_7296_7359_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_3_5_n_0),
        .O(\blue[3]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_73 
       (.I0(vga_memory_reg_7616_7679_3_5_n_0),
        .I1(vga_memory_reg_7552_7615_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_3_5_n_0),
        .O(\blue[3]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_74 
       (.I0(vga_memory_reg_7872_7935_3_5_n_0),
        .I1(vga_memory_reg_7808_7871_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_3_5_n_0),
        .O(\blue[3]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_75 
       (.I0(vga_memory_reg_8128_8191_3_5_n_0),
        .I1(vga_memory_reg_8064_8127_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_3_5_n_0),
        .O(\blue[3]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_76 
       (.I0(vga_memory_reg_6336_6399_3_5_n_0),
        .I1(vga_memory_reg_6272_6335_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_3_5_n_0),
        .O(\blue[3]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_77 
       (.I0(vga_memory_reg_6592_6655_3_5_n_0),
        .I1(vga_memory_reg_6528_6591_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_3_5_n_0),
        .O(\blue[3]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_78 
       (.I0(vga_memory_reg_6848_6911_3_5_n_0),
        .I1(vga_memory_reg_6784_6847_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_3_5_n_0),
        .O(\blue[3]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_79 
       (.I0(vga_memory_reg_7104_7167_3_5_n_0),
        .I1(vga_memory_reg_7040_7103_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_3_5_n_0),
        .O(\blue[3]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_80 
       (.I0(vga_memory_reg_5312_5375_3_5_n_0),
        .I1(vga_memory_reg_5248_5311_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_3_5_n_0),
        .O(\blue[3]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_81 
       (.I0(vga_memory_reg_5568_5631_3_5_n_0),
        .I1(vga_memory_reg_5504_5567_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_3_5_n_0),
        .O(\blue[3]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_82 
       (.I0(vga_memory_reg_5824_5887_3_5_n_0),
        .I1(vga_memory_reg_5760_5823_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_3_5_n_0),
        .O(\blue[3]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_83 
       (.I0(vga_memory_reg_6080_6143_3_5_n_0),
        .I1(vga_memory_reg_6016_6079_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_3_5_n_0),
        .O(\blue[3]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_84 
       (.I0(vga_memory_reg_4288_4351_3_5_n_0),
        .I1(vga_memory_reg_4224_4287_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_3_5_n_0),
        .O(\blue[3]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_85 
       (.I0(vga_memory_reg_4544_4607_3_5_n_0),
        .I1(vga_memory_reg_4480_4543_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_3_5_n_0),
        .O(\blue[3]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_86 
       (.I0(vga_memory_reg_4800_4863_3_5_n_0),
        .I1(vga_memory_reg_4736_4799_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_3_5_n_0),
        .O(\blue[3]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_87 
       (.I0(vga_memory_reg_5056_5119_3_5_n_0),
        .I1(vga_memory_reg_4992_5055_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_3_5_n_0),
        .O(\blue[3]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_88 
       (.I0(vga_memory_reg_11456_11519_3_5_n_0),
        .I1(vga_memory_reg_11392_11455_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_3_5_n_0),
        .O(\blue[3]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_89 
       (.I0(vga_memory_reg_11712_11775_3_5_n_0),
        .I1(vga_memory_reg_11648_11711_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_3_5_n_0),
        .O(\blue[3]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_90 
       (.I0(vga_memory_reg_11968_12031_3_5_n_0),
        .I1(vga_memory_reg_11904_11967_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_3_5_n_0),
        .O(\blue[3]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_91 
       (.I0(vga_memory_reg_12224_12287_3_5_n_0),
        .I1(vga_memory_reg_12160_12223_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_3_5_n_0),
        .O(\blue[3]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_92 
       (.I0(vga_memory_reg_10432_10495_3_5_n_0),
        .I1(vga_memory_reg_10368_10431_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_3_5_n_0),
        .O(\blue[3]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_93 
       (.I0(vga_memory_reg_10688_10751_3_5_n_0),
        .I1(vga_memory_reg_10624_10687_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_3_5_n_0),
        .O(\blue[3]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_94 
       (.I0(vga_memory_reg_10944_11007_3_5_n_0),
        .I1(vga_memory_reg_10880_10943_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_3_5_n_0),
        .O(\blue[3]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_95 
       (.I0(vga_memory_reg_11200_11263_3_5_n_0),
        .I1(vga_memory_reg_11136_11199_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_3_5_n_0),
        .O(\blue[3]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_96 
       (.I0(vga_memory_reg_9408_9471_3_5_n_0),
        .I1(vga_memory_reg_9344_9407_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_3_5_n_0),
        .O(\blue[3]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_97 
       (.I0(vga_memory_reg_9664_9727_3_5_n_0),
        .I1(vga_memory_reg_9600_9663_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_3_5_n_0),
        .O(\blue[3]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_98 
       (.I0(vga_memory_reg_9920_9983_3_5_n_0),
        .I1(vga_memory_reg_9856_9919_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_3_5_n_0),
        .O(\blue[3]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \blue[3]_i_99 
       (.I0(vga_memory_reg_10176_10239_3_5_n_0),
        .I1(vga_memory_reg_10112_10175_3_5_n_0),
        .I2(\blue_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_3_5_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_3_5_n_0),
        .O(\blue[3]_i_99_n_0 ));
  FDRE \blue_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\blue_reg[0]_i_1_n_0 ),
        .Q(blue[0]),
        .R(SR));
  MUXF8 \blue_reg[0]_i_1 
       (.I0(\blue_reg[0]_i_2_n_0 ),
        .I1(\blue_reg[0]_i_3_n_0 ),
        .O(\blue_reg[0]_i_1_n_0 ),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \blue_reg[0]_i_10 
       (.I0(\blue_reg[0]_i_28_n_0 ),
        .I1(\blue_reg[0]_i_29_n_0 ),
        .O(\blue_reg[0]_i_10_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_11 
       (.I0(\blue_reg[0]_i_30_n_0 ),
        .I1(\blue_reg[0]_i_31_n_0 ),
        .O(\blue_reg[0]_i_11_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_12 
       (.I0(\blue_reg[0]_i_32_n_0 ),
        .I1(\blue_reg[0]_i_33_n_0 ),
        .O(\blue_reg[0]_i_12_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_13 
       (.I0(\blue_reg[0]_i_34_n_0 ),
        .I1(\blue_reg[0]_i_35_n_0 ),
        .O(\blue_reg[0]_i_13_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_14 
       (.I0(\blue_reg[0]_i_36_n_0 ),
        .I1(\blue_reg[0]_i_37_n_0 ),
        .O(\blue_reg[0]_i_14_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_15 
       (.I0(\blue_reg[0]_i_38_n_0 ),
        .I1(\blue_reg[0]_i_39_n_0 ),
        .O(\blue_reg[0]_i_15_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_16 
       (.I0(\blue_reg[0]_i_40_n_0 ),
        .I1(\blue_reg[0]_i_41_n_0 ),
        .O(\blue_reg[0]_i_16_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_17 
       (.I0(\blue_reg[0]_i_42_n_0 ),
        .I1(\blue_reg[0]_i_43_n_0 ),
        .O(\blue_reg[0]_i_17_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_18 
       (.I0(\blue_reg[0]_i_44_n_0 ),
        .I1(\blue_reg[0]_i_45_n_0 ),
        .O(\blue_reg[0]_i_18_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_19 
       (.I0(\blue_reg[0]_i_46_n_0 ),
        .I1(\blue_reg[0]_i_47_n_0 ),
        .O(\blue_reg[0]_i_19_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \blue_reg[0]_i_2 
       (.I0(\blue[0]_i_4_n_0 ),
        .I1(\blue[0]_i_5_n_0 ),
        .O(\blue_reg[0]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \blue_reg[0]_i_20 
       (.I0(\blue_reg[0]_i_48_n_0 ),
        .I1(\blue_reg[0]_i_49_n_0 ),
        .O(\blue_reg[0]_i_20_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_21 
       (.I0(\blue_reg[0]_i_50_n_0 ),
        .I1(\blue_reg[0]_i_51_n_0 ),
        .O(\blue_reg[0]_i_21_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_22 
       (.I0(\blue_reg[0]_i_52_n_0 ),
        .I1(\blue_reg[0]_i_53_n_0 ),
        .O(\blue_reg[0]_i_22_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_23 
       (.I0(\blue_reg[0]_i_54_n_0 ),
        .I1(\blue_reg[0]_i_55_n_0 ),
        .O(\blue_reg[0]_i_23_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \blue_reg[0]_i_24 
       (.I0(\blue[0]_i_56_n_0 ),
        .I1(\blue[0]_i_57_n_0 ),
        .O(\blue_reg[0]_i_24_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_25 
       (.I0(\blue[0]_i_58_n_0 ),
        .I1(\blue[0]_i_59_n_0 ),
        .O(\blue_reg[0]_i_25_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_26 
       (.I0(\blue[0]_i_60_n_0 ),
        .I1(\blue[0]_i_61_n_0 ),
        .O(\blue_reg[0]_i_26_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_27 
       (.I0(\blue[0]_i_62_n_0 ),
        .I1(\blue[0]_i_63_n_0 ),
        .O(\blue_reg[0]_i_27_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_28 
       (.I0(\blue[0]_i_64_n_0 ),
        .I1(\blue[0]_i_65_n_0 ),
        .O(\blue_reg[0]_i_28_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_29 
       (.I0(\blue[0]_i_66_n_0 ),
        .I1(\blue[0]_i_67_n_0 ),
        .O(\blue_reg[0]_i_29_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_3 
       (.I0(\blue[0]_i_6_n_0 ),
        .I1(\blue[0]_i_7_n_0 ),
        .O(\blue_reg[0]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \blue_reg[0]_i_30 
       (.I0(\blue[0]_i_68_n_0 ),
        .I1(\blue[0]_i_69_n_0 ),
        .O(\blue_reg[0]_i_30_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_31 
       (.I0(\blue[0]_i_70_n_0 ),
        .I1(\blue[0]_i_71_n_0 ),
        .O(\blue_reg[0]_i_31_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_32 
       (.I0(\blue[0]_i_72_n_0 ),
        .I1(\blue[0]_i_73_n_0 ),
        .O(\blue_reg[0]_i_32_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_33 
       (.I0(\blue[0]_i_74_n_0 ),
        .I1(\blue[0]_i_75_n_0 ),
        .O(\blue_reg[0]_i_33_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_34 
       (.I0(\blue[0]_i_76_n_0 ),
        .I1(\blue[0]_i_77_n_0 ),
        .O(\blue_reg[0]_i_34_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_35 
       (.I0(\blue[0]_i_78_n_0 ),
        .I1(\blue[0]_i_79_n_0 ),
        .O(\blue_reg[0]_i_35_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_36 
       (.I0(\blue[0]_i_80_n_0 ),
        .I1(\blue[0]_i_81_n_0 ),
        .O(\blue_reg[0]_i_36_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_37 
       (.I0(\blue[0]_i_82_n_0 ),
        .I1(\blue[0]_i_83_n_0 ),
        .O(\blue_reg[0]_i_37_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_38 
       (.I0(\blue[0]_i_84_n_0 ),
        .I1(\blue[0]_i_85_n_0 ),
        .O(\blue_reg[0]_i_38_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_39 
       (.I0(\blue[0]_i_86_n_0 ),
        .I1(\blue[0]_i_87_n_0 ),
        .O(\blue_reg[0]_i_39_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_40 
       (.I0(\blue[0]_i_88_n_0 ),
        .I1(\blue[0]_i_89_n_0 ),
        .O(\blue_reg[0]_i_40_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_41 
       (.I0(\blue[0]_i_90_n_0 ),
        .I1(\blue[0]_i_91_n_0 ),
        .O(\blue_reg[0]_i_41_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_42 
       (.I0(\blue[0]_i_92_n_0 ),
        .I1(\blue[0]_i_93_n_0 ),
        .O(\blue_reg[0]_i_42_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_43 
       (.I0(\blue[0]_i_94_n_0 ),
        .I1(\blue[0]_i_95_n_0 ),
        .O(\blue_reg[0]_i_43_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_44 
       (.I0(\blue[0]_i_96_n_0 ),
        .I1(\blue[0]_i_97_n_0 ),
        .O(\blue_reg[0]_i_44_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_45 
       (.I0(\blue[0]_i_98_n_0 ),
        .I1(\blue[0]_i_99_n_0 ),
        .O(\blue_reg[0]_i_45_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_46 
       (.I0(\blue[0]_i_100_n_0 ),
        .I1(\blue[0]_i_101_n_0 ),
        .O(\blue_reg[0]_i_46_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_47 
       (.I0(\blue[0]_i_102_n_0 ),
        .I1(\blue[0]_i_103_n_0 ),
        .O(\blue_reg[0]_i_47_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_48 
       (.I0(\blue[0]_i_104_n_0 ),
        .I1(\blue[0]_i_105_n_0 ),
        .O(\blue_reg[0]_i_48_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_49 
       (.I0(\blue[0]_i_106_n_0 ),
        .I1(\blue[0]_i_107_n_0 ),
        .O(\blue_reg[0]_i_49_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_50 
       (.I0(\blue[0]_i_108_n_0 ),
        .I1(\blue[0]_i_109_n_0 ),
        .O(\blue_reg[0]_i_50_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_51 
       (.I0(\blue[0]_i_110_n_0 ),
        .I1(\blue[0]_i_111_n_0 ),
        .O(\blue_reg[0]_i_51_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_52 
       (.I0(\blue[0]_i_112_n_0 ),
        .I1(\blue[0]_i_113_n_0 ),
        .O(\blue_reg[0]_i_52_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_53 
       (.I0(\blue[0]_i_114_n_0 ),
        .I1(\blue[0]_i_115_n_0 ),
        .O(\blue_reg[0]_i_53_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_54 
       (.I0(\blue[0]_i_116_n_0 ),
        .I1(\blue[0]_i_117_n_0 ),
        .O(\blue_reg[0]_i_54_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[0]_i_55 
       (.I0(\blue[0]_i_118_n_0 ),
        .I1(\blue[0]_i_119_n_0 ),
        .O(\blue_reg[0]_i_55_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF8 \blue_reg[0]_i_8 
       (.I0(\blue_reg[0]_i_24_n_0 ),
        .I1(\blue_reg[0]_i_25_n_0 ),
        .O(\blue_reg[0]_i_8_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[0]_i_9 
       (.I0(\blue_reg[0]_i_26_n_0 ),
        .I1(\blue_reg[0]_i_27_n_0 ),
        .O(\blue_reg[0]_i_9_n_0 ),
        .S(\green[2]_i_4_0 ));
  FDRE \blue_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\blue_reg[1]_i_1_n_0 ),
        .Q(blue[1]),
        .R(SR));
  MUXF8 \blue_reg[1]_i_1 
       (.I0(\blue_reg[1]_i_2_n_0 ),
        .I1(\blue_reg[1]_i_3_n_0 ),
        .O(\blue_reg[1]_i_1_n_0 ),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \blue_reg[1]_i_10 
       (.I0(\blue_reg[1]_i_28_n_0 ),
        .I1(\blue_reg[1]_i_29_n_0 ),
        .O(\blue_reg[1]_i_10_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_11 
       (.I0(\blue_reg[1]_i_30_n_0 ),
        .I1(\blue_reg[1]_i_31_n_0 ),
        .O(\blue_reg[1]_i_11_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_12 
       (.I0(\blue_reg[1]_i_32_n_0 ),
        .I1(\blue_reg[1]_i_33_n_0 ),
        .O(\blue_reg[1]_i_12_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_13 
       (.I0(\blue_reg[1]_i_34_n_0 ),
        .I1(\blue_reg[1]_i_35_n_0 ),
        .O(\blue_reg[1]_i_13_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_14 
       (.I0(\blue_reg[1]_i_36_n_0 ),
        .I1(\blue_reg[1]_i_37_n_0 ),
        .O(\blue_reg[1]_i_14_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_15 
       (.I0(\blue_reg[1]_i_38_n_0 ),
        .I1(\blue_reg[1]_i_39_n_0 ),
        .O(\blue_reg[1]_i_15_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_16 
       (.I0(\blue_reg[1]_i_40_n_0 ),
        .I1(\blue_reg[1]_i_41_n_0 ),
        .O(\blue_reg[1]_i_16_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_17 
       (.I0(\blue_reg[1]_i_42_n_0 ),
        .I1(\blue_reg[1]_i_43_n_0 ),
        .O(\blue_reg[1]_i_17_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_18 
       (.I0(\blue_reg[1]_i_44_n_0 ),
        .I1(\blue_reg[1]_i_45_n_0 ),
        .O(\blue_reg[1]_i_18_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_19 
       (.I0(\blue_reg[1]_i_46_n_0 ),
        .I1(\blue_reg[1]_i_47_n_0 ),
        .O(\blue_reg[1]_i_19_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \blue_reg[1]_i_2 
       (.I0(\blue[1]_i_4_n_0 ),
        .I1(\blue[1]_i_5_n_0 ),
        .O(\blue_reg[1]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \blue_reg[1]_i_20 
       (.I0(\blue_reg[1]_i_48_n_0 ),
        .I1(\blue_reg[1]_i_49_n_0 ),
        .O(\blue_reg[1]_i_20_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_21 
       (.I0(\blue_reg[1]_i_50_n_0 ),
        .I1(\blue_reg[1]_i_51_n_0 ),
        .O(\blue_reg[1]_i_21_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_22 
       (.I0(\blue_reg[1]_i_52_n_0 ),
        .I1(\blue_reg[1]_i_53_n_0 ),
        .O(\blue_reg[1]_i_22_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_23 
       (.I0(\blue_reg[1]_i_54_n_0 ),
        .I1(\blue_reg[1]_i_55_n_0 ),
        .O(\blue_reg[1]_i_23_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \blue_reg[1]_i_24 
       (.I0(\blue[1]_i_56_n_0 ),
        .I1(\blue[1]_i_57_n_0 ),
        .O(\blue_reg[1]_i_24_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_25 
       (.I0(\blue[1]_i_58_n_0 ),
        .I1(\blue[1]_i_59_n_0 ),
        .O(\blue_reg[1]_i_25_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_26 
       (.I0(\blue[1]_i_60_n_0 ),
        .I1(\blue[1]_i_61_n_0 ),
        .O(\blue_reg[1]_i_26_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_27 
       (.I0(\blue[1]_i_62_n_0 ),
        .I1(\blue[1]_i_63_n_0 ),
        .O(\blue_reg[1]_i_27_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_28 
       (.I0(\blue[1]_i_64_n_0 ),
        .I1(\blue[1]_i_65_n_0 ),
        .O(\blue_reg[1]_i_28_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_29 
       (.I0(\blue[1]_i_66_n_0 ),
        .I1(\blue[1]_i_67_n_0 ),
        .O(\blue_reg[1]_i_29_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_3 
       (.I0(\blue[1]_i_6_n_0 ),
        .I1(\blue[1]_i_7_n_0 ),
        .O(\blue_reg[1]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \blue_reg[1]_i_30 
       (.I0(\blue[1]_i_68_n_0 ),
        .I1(\blue[1]_i_69_n_0 ),
        .O(\blue_reg[1]_i_30_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_31 
       (.I0(\blue[1]_i_70_n_0 ),
        .I1(\blue[1]_i_71_n_0 ),
        .O(\blue_reg[1]_i_31_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_32 
       (.I0(\blue[1]_i_72_n_0 ),
        .I1(\blue[1]_i_73_n_0 ),
        .O(\blue_reg[1]_i_32_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_33 
       (.I0(\blue[1]_i_74_n_0 ),
        .I1(\blue[1]_i_75_n_0 ),
        .O(\blue_reg[1]_i_33_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_34 
       (.I0(\blue[1]_i_76_n_0 ),
        .I1(\blue[1]_i_77_n_0 ),
        .O(\blue_reg[1]_i_34_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_35 
       (.I0(\blue[1]_i_78_n_0 ),
        .I1(\blue[1]_i_79_n_0 ),
        .O(\blue_reg[1]_i_35_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_36 
       (.I0(\blue[1]_i_80_n_0 ),
        .I1(\blue[1]_i_81_n_0 ),
        .O(\blue_reg[1]_i_36_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_37 
       (.I0(\blue[1]_i_82_n_0 ),
        .I1(\blue[1]_i_83_n_0 ),
        .O(\blue_reg[1]_i_37_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_38 
       (.I0(\blue[1]_i_84_n_0 ),
        .I1(\blue[1]_i_85_n_0 ),
        .O(\blue_reg[1]_i_38_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_39 
       (.I0(\blue[1]_i_86_n_0 ),
        .I1(\blue[1]_i_87_n_0 ),
        .O(\blue_reg[1]_i_39_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_40 
       (.I0(\blue[1]_i_88_n_0 ),
        .I1(\blue[1]_i_89_n_0 ),
        .O(\blue_reg[1]_i_40_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_41 
       (.I0(\blue[1]_i_90_n_0 ),
        .I1(\blue[1]_i_91_n_0 ),
        .O(\blue_reg[1]_i_41_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_42 
       (.I0(\blue[1]_i_92_n_0 ),
        .I1(\blue[1]_i_93_n_0 ),
        .O(\blue_reg[1]_i_42_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_43 
       (.I0(\blue[1]_i_94_n_0 ),
        .I1(\blue[1]_i_95_n_0 ),
        .O(\blue_reg[1]_i_43_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_44 
       (.I0(\blue[1]_i_96_n_0 ),
        .I1(\blue[1]_i_97_n_0 ),
        .O(\blue_reg[1]_i_44_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_45 
       (.I0(\blue[1]_i_98_n_0 ),
        .I1(\blue[1]_i_99_n_0 ),
        .O(\blue_reg[1]_i_45_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_46 
       (.I0(\blue[1]_i_100_n_0 ),
        .I1(\blue[1]_i_101_n_0 ),
        .O(\blue_reg[1]_i_46_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_47 
       (.I0(\blue[1]_i_102_n_0 ),
        .I1(\blue[1]_i_103_n_0 ),
        .O(\blue_reg[1]_i_47_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_48 
       (.I0(\blue[1]_i_104_n_0 ),
        .I1(\blue[1]_i_105_n_0 ),
        .O(\blue_reg[1]_i_48_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_49 
       (.I0(\blue[1]_i_106_n_0 ),
        .I1(\blue[1]_i_107_n_0 ),
        .O(\blue_reg[1]_i_49_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_50 
       (.I0(\blue[1]_i_108_n_0 ),
        .I1(\blue[1]_i_109_n_0 ),
        .O(\blue_reg[1]_i_50_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_51 
       (.I0(\blue[1]_i_110_n_0 ),
        .I1(\blue[1]_i_111_n_0 ),
        .O(\blue_reg[1]_i_51_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_52 
       (.I0(\blue[1]_i_112_n_0 ),
        .I1(\blue[1]_i_113_n_0 ),
        .O(\blue_reg[1]_i_52_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_53 
       (.I0(\blue[1]_i_114_n_0 ),
        .I1(\blue[1]_i_115_n_0 ),
        .O(\blue_reg[1]_i_53_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_54 
       (.I0(\blue[1]_i_116_n_0 ),
        .I1(\blue[1]_i_117_n_0 ),
        .O(\blue_reg[1]_i_54_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[1]_i_55 
       (.I0(\blue[1]_i_118_n_0 ),
        .I1(\blue[1]_i_119_n_0 ),
        .O(\blue_reg[1]_i_55_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF8 \blue_reg[1]_i_8 
       (.I0(\blue_reg[1]_i_24_n_0 ),
        .I1(\blue_reg[1]_i_25_n_0 ),
        .O(\blue_reg[1]_i_8_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[1]_i_9 
       (.I0(\blue_reg[1]_i_26_n_0 ),
        .I1(\blue_reg[1]_i_27_n_0 ),
        .O(\blue_reg[1]_i_9_n_0 ),
        .S(\green[2]_i_4_0 ));
  FDRE \blue_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\blue_reg[2]_i_1_n_0 ),
        .Q(blue[2]),
        .R(SR));
  MUXF8 \blue_reg[2]_i_1 
       (.I0(\blue_reg[2]_i_2_n_0 ),
        .I1(\blue_reg[2]_i_3_n_0 ),
        .O(\blue_reg[2]_i_1_n_0 ),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \blue_reg[2]_i_10 
       (.I0(\blue_reg[2]_i_28_n_0 ),
        .I1(\blue_reg[2]_i_29_n_0 ),
        .O(\blue_reg[2]_i_10_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_11 
       (.I0(\blue_reg[2]_i_30_n_0 ),
        .I1(\blue_reg[2]_i_31_n_0 ),
        .O(\blue_reg[2]_i_11_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_12 
       (.I0(\blue_reg[2]_i_32_n_0 ),
        .I1(\blue_reg[2]_i_33_n_0 ),
        .O(\blue_reg[2]_i_12_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_13 
       (.I0(\blue_reg[2]_i_34_n_0 ),
        .I1(\blue_reg[2]_i_35_n_0 ),
        .O(\blue_reg[2]_i_13_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_14 
       (.I0(\blue_reg[2]_i_36_n_0 ),
        .I1(\blue_reg[2]_i_37_n_0 ),
        .O(\blue_reg[2]_i_14_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_15 
       (.I0(\blue_reg[2]_i_38_n_0 ),
        .I1(\blue_reg[2]_i_39_n_0 ),
        .O(\blue_reg[2]_i_15_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_16 
       (.I0(\blue_reg[2]_i_40_n_0 ),
        .I1(\blue_reg[2]_i_41_n_0 ),
        .O(\blue_reg[2]_i_16_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_17 
       (.I0(\blue_reg[2]_i_42_n_0 ),
        .I1(\blue_reg[2]_i_43_n_0 ),
        .O(\blue_reg[2]_i_17_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_18 
       (.I0(\blue_reg[2]_i_44_n_0 ),
        .I1(\blue_reg[2]_i_45_n_0 ),
        .O(\blue_reg[2]_i_18_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_19 
       (.I0(\blue_reg[2]_i_46_n_0 ),
        .I1(\blue_reg[2]_i_47_n_0 ),
        .O(\blue_reg[2]_i_19_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \blue_reg[2]_i_2 
       (.I0(\blue[2]_i_4_n_0 ),
        .I1(\blue[2]_i_5_n_0 ),
        .O(\blue_reg[2]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \blue_reg[2]_i_20 
       (.I0(\blue_reg[2]_i_48_n_0 ),
        .I1(\blue_reg[2]_i_49_n_0 ),
        .O(\blue_reg[2]_i_20_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_21 
       (.I0(\blue_reg[2]_i_50_n_0 ),
        .I1(\blue_reg[2]_i_51_n_0 ),
        .O(\blue_reg[2]_i_21_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_22 
       (.I0(\blue_reg[2]_i_52_n_0 ),
        .I1(\blue_reg[2]_i_53_n_0 ),
        .O(\blue_reg[2]_i_22_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_23 
       (.I0(\blue_reg[2]_i_54_n_0 ),
        .I1(\blue_reg[2]_i_55_n_0 ),
        .O(\blue_reg[2]_i_23_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \blue_reg[2]_i_24 
       (.I0(\blue[2]_i_56_n_0 ),
        .I1(\blue[2]_i_57_n_0 ),
        .O(\blue_reg[2]_i_24_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_25 
       (.I0(\blue[2]_i_58_n_0 ),
        .I1(\blue[2]_i_59_n_0 ),
        .O(\blue_reg[2]_i_25_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_26 
       (.I0(\blue[2]_i_60_n_0 ),
        .I1(\blue[2]_i_61_n_0 ),
        .O(\blue_reg[2]_i_26_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_27 
       (.I0(\blue[2]_i_62_n_0 ),
        .I1(\blue[2]_i_63_n_0 ),
        .O(\blue_reg[2]_i_27_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_28 
       (.I0(\blue[2]_i_64_n_0 ),
        .I1(\blue[2]_i_65_n_0 ),
        .O(\blue_reg[2]_i_28_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_29 
       (.I0(\blue[2]_i_66_n_0 ),
        .I1(\blue[2]_i_67_n_0 ),
        .O(\blue_reg[2]_i_29_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_3 
       (.I0(\blue[2]_i_6_n_0 ),
        .I1(\blue[2]_i_7_n_0 ),
        .O(\blue_reg[2]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \blue_reg[2]_i_30 
       (.I0(\blue[2]_i_68_n_0 ),
        .I1(\blue[2]_i_69_n_0 ),
        .O(\blue_reg[2]_i_30_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_31 
       (.I0(\blue[2]_i_70_n_0 ),
        .I1(\blue[2]_i_71_n_0 ),
        .O(\blue_reg[2]_i_31_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_32 
       (.I0(\blue[2]_i_72_n_0 ),
        .I1(\blue[2]_i_73_n_0 ),
        .O(\blue_reg[2]_i_32_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_33 
       (.I0(\blue[2]_i_74_n_0 ),
        .I1(\blue[2]_i_75_n_0 ),
        .O(\blue_reg[2]_i_33_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_34 
       (.I0(\blue[2]_i_76_n_0 ),
        .I1(\blue[2]_i_77_n_0 ),
        .O(\blue_reg[2]_i_34_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_35 
       (.I0(\blue[2]_i_78_n_0 ),
        .I1(\blue[2]_i_79_n_0 ),
        .O(\blue_reg[2]_i_35_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_36 
       (.I0(\blue[2]_i_80_n_0 ),
        .I1(\blue[2]_i_81_n_0 ),
        .O(\blue_reg[2]_i_36_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_37 
       (.I0(\blue[2]_i_82_n_0 ),
        .I1(\blue[2]_i_83_n_0 ),
        .O(\blue_reg[2]_i_37_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_38 
       (.I0(\blue[2]_i_84_n_0 ),
        .I1(\blue[2]_i_85_n_0 ),
        .O(\blue_reg[2]_i_38_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_39 
       (.I0(\blue[2]_i_86_n_0 ),
        .I1(\blue[2]_i_87_n_0 ),
        .O(\blue_reg[2]_i_39_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_40 
       (.I0(\blue[2]_i_88_n_0 ),
        .I1(\blue[2]_i_89_n_0 ),
        .O(\blue_reg[2]_i_40_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_41 
       (.I0(\blue[2]_i_90_n_0 ),
        .I1(\blue[2]_i_91_n_0 ),
        .O(\blue_reg[2]_i_41_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_42 
       (.I0(\blue[2]_i_92_n_0 ),
        .I1(\blue[2]_i_93_n_0 ),
        .O(\blue_reg[2]_i_42_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_43 
       (.I0(\blue[2]_i_94_n_0 ),
        .I1(\blue[2]_i_95_n_0 ),
        .O(\blue_reg[2]_i_43_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_44 
       (.I0(\blue[2]_i_96_n_0 ),
        .I1(\blue[2]_i_97_n_0 ),
        .O(\blue_reg[2]_i_44_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_45 
       (.I0(\blue[2]_i_98_n_0 ),
        .I1(\blue[2]_i_99_n_0 ),
        .O(\blue_reg[2]_i_45_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_46 
       (.I0(\blue[2]_i_100_n_0 ),
        .I1(\blue[2]_i_101_n_0 ),
        .O(\blue_reg[2]_i_46_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_47 
       (.I0(\blue[2]_i_102_n_0 ),
        .I1(\blue[2]_i_103_n_0 ),
        .O(\blue_reg[2]_i_47_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_48 
       (.I0(\blue[2]_i_104_n_0 ),
        .I1(\blue[2]_i_105_n_0 ),
        .O(\blue_reg[2]_i_48_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_49 
       (.I0(\blue[2]_i_106_n_0 ),
        .I1(\blue[2]_i_107_n_0 ),
        .O(\blue_reg[2]_i_49_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_50 
       (.I0(\blue[2]_i_108_n_0 ),
        .I1(\blue[2]_i_109_n_0 ),
        .O(\blue_reg[2]_i_50_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_51 
       (.I0(\blue[2]_i_110_n_0 ),
        .I1(\blue[2]_i_111_n_0 ),
        .O(\blue_reg[2]_i_51_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_52 
       (.I0(\blue[2]_i_112_n_0 ),
        .I1(\blue[2]_i_113_n_0 ),
        .O(\blue_reg[2]_i_52_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_53 
       (.I0(\blue[2]_i_114_n_0 ),
        .I1(\blue[2]_i_115_n_0 ),
        .O(\blue_reg[2]_i_53_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_54 
       (.I0(\blue[2]_i_116_n_0 ),
        .I1(\blue[2]_i_117_n_0 ),
        .O(\blue_reg[2]_i_54_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF7 \blue_reg[2]_i_55 
       (.I0(\blue[2]_i_118_n_0 ),
        .I1(\blue[2]_i_119_n_0 ),
        .O(\blue_reg[2]_i_55_n_0 ),
        .S(\blue_reg[2]_i_20_0 ));
  MUXF8 \blue_reg[2]_i_8 
       (.I0(\blue_reg[2]_i_24_n_0 ),
        .I1(\blue_reg[2]_i_25_n_0 ),
        .O(\blue_reg[2]_i_8_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[2]_i_9 
       (.I0(\blue_reg[2]_i_26_n_0 ),
        .I1(\blue_reg[2]_i_27_n_0 ),
        .O(\blue_reg[2]_i_9_n_0 ),
        .S(\green[2]_i_4_0 ));
  FDRE \blue_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\blue_reg[3]_i_1_n_0 ),
        .Q(blue[3]),
        .R(SR));
  MUXF8 \blue_reg[3]_i_1 
       (.I0(\blue_reg[3]_i_2_n_0 ),
        .I1(\blue_reg[3]_i_3_n_0 ),
        .O(\blue_reg[3]_i_1_n_0 ),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \blue_reg[3]_i_10 
       (.I0(\blue_reg[3]_i_28_n_0 ),
        .I1(\blue_reg[3]_i_29_n_0 ),
        .O(\blue_reg[3]_i_10_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_11 
       (.I0(\blue_reg[3]_i_30_n_0 ),
        .I1(\blue_reg[3]_i_31_n_0 ),
        .O(\blue_reg[3]_i_11_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_12 
       (.I0(\blue_reg[3]_i_32_n_0 ),
        .I1(\blue_reg[3]_i_33_n_0 ),
        .O(\blue_reg[3]_i_12_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_13 
       (.I0(\blue_reg[3]_i_34_n_0 ),
        .I1(\blue_reg[3]_i_35_n_0 ),
        .O(\blue_reg[3]_i_13_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_14 
       (.I0(\blue_reg[3]_i_36_n_0 ),
        .I1(\blue_reg[3]_i_37_n_0 ),
        .O(\blue_reg[3]_i_14_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_15 
       (.I0(\blue_reg[3]_i_38_n_0 ),
        .I1(\blue_reg[3]_i_39_n_0 ),
        .O(\blue_reg[3]_i_15_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_16 
       (.I0(\blue_reg[3]_i_40_n_0 ),
        .I1(\blue_reg[3]_i_41_n_0 ),
        .O(\blue_reg[3]_i_16_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_17 
       (.I0(\blue_reg[3]_i_42_n_0 ),
        .I1(\blue_reg[3]_i_43_n_0 ),
        .O(\blue_reg[3]_i_17_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_18 
       (.I0(\blue_reg[3]_i_44_n_0 ),
        .I1(\blue_reg[3]_i_45_n_0 ),
        .O(\blue_reg[3]_i_18_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_19 
       (.I0(\blue_reg[3]_i_46_n_0 ),
        .I1(\blue_reg[3]_i_47_n_0 ),
        .O(\blue_reg[3]_i_19_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \blue_reg[3]_i_2 
       (.I0(\blue[3]_i_4_n_0 ),
        .I1(\blue[3]_i_5_n_0 ),
        .O(\blue_reg[3]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \blue_reg[3]_i_20 
       (.I0(\blue_reg[3]_i_48_n_0 ),
        .I1(\blue_reg[3]_i_49_n_0 ),
        .O(\blue_reg[3]_i_20_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_21 
       (.I0(\blue_reg[3]_i_50_n_0 ),
        .I1(\blue_reg[3]_i_51_n_0 ),
        .O(\blue_reg[3]_i_21_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_22 
       (.I0(\blue_reg[3]_i_52_n_0 ),
        .I1(\blue_reg[3]_i_53_n_0 ),
        .O(\blue_reg[3]_i_22_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_23 
       (.I0(\blue_reg[3]_i_54_n_0 ),
        .I1(\blue_reg[3]_i_55_n_0 ),
        .O(\blue_reg[3]_i_23_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \blue_reg[3]_i_24 
       (.I0(\blue[3]_i_56_n_0 ),
        .I1(\blue[3]_i_57_n_0 ),
        .O(\blue_reg[3]_i_24_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_25 
       (.I0(\blue[3]_i_58_n_0 ),
        .I1(\blue[3]_i_59_n_0 ),
        .O(\blue_reg[3]_i_25_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_26 
       (.I0(\blue[3]_i_60_n_0 ),
        .I1(\blue[3]_i_61_n_0 ),
        .O(\blue_reg[3]_i_26_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_27 
       (.I0(\blue[3]_i_62_n_0 ),
        .I1(\blue[3]_i_63_n_0 ),
        .O(\blue_reg[3]_i_27_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_28 
       (.I0(\blue[3]_i_64_n_0 ),
        .I1(\blue[3]_i_65_n_0 ),
        .O(\blue_reg[3]_i_28_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_29 
       (.I0(\blue[3]_i_66_n_0 ),
        .I1(\blue[3]_i_67_n_0 ),
        .O(\blue_reg[3]_i_29_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_3 
       (.I0(\blue[3]_i_6_n_0 ),
        .I1(\blue[3]_i_7_n_0 ),
        .O(\blue_reg[3]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \blue_reg[3]_i_30 
       (.I0(\blue[3]_i_68_n_0 ),
        .I1(\blue[3]_i_69_n_0 ),
        .O(\blue_reg[3]_i_30_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_31 
       (.I0(\blue[3]_i_70_n_0 ),
        .I1(\blue[3]_i_71_n_0 ),
        .O(\blue_reg[3]_i_31_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_32 
       (.I0(\blue[3]_i_72_n_0 ),
        .I1(\blue[3]_i_73_n_0 ),
        .O(\blue_reg[3]_i_32_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_33 
       (.I0(\blue[3]_i_74_n_0 ),
        .I1(\blue[3]_i_75_n_0 ),
        .O(\blue_reg[3]_i_33_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_34 
       (.I0(\blue[3]_i_76_n_0 ),
        .I1(\blue[3]_i_77_n_0 ),
        .O(\blue_reg[3]_i_34_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_35 
       (.I0(\blue[3]_i_78_n_0 ),
        .I1(\blue[3]_i_79_n_0 ),
        .O(\blue_reg[3]_i_35_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_36 
       (.I0(\blue[3]_i_80_n_0 ),
        .I1(\blue[3]_i_81_n_0 ),
        .O(\blue_reg[3]_i_36_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_37 
       (.I0(\blue[3]_i_82_n_0 ),
        .I1(\blue[3]_i_83_n_0 ),
        .O(\blue_reg[3]_i_37_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_38 
       (.I0(\blue[3]_i_84_n_0 ),
        .I1(\blue[3]_i_85_n_0 ),
        .O(\blue_reg[3]_i_38_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_39 
       (.I0(\blue[3]_i_86_n_0 ),
        .I1(\blue[3]_i_87_n_0 ),
        .O(\blue_reg[3]_i_39_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_40 
       (.I0(\blue[3]_i_88_n_0 ),
        .I1(\blue[3]_i_89_n_0 ),
        .O(\blue_reg[3]_i_40_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_41 
       (.I0(\blue[3]_i_90_n_0 ),
        .I1(\blue[3]_i_91_n_0 ),
        .O(\blue_reg[3]_i_41_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_42 
       (.I0(\blue[3]_i_92_n_0 ),
        .I1(\blue[3]_i_93_n_0 ),
        .O(\blue_reg[3]_i_42_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_43 
       (.I0(\blue[3]_i_94_n_0 ),
        .I1(\blue[3]_i_95_n_0 ),
        .O(\blue_reg[3]_i_43_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_44 
       (.I0(\blue[3]_i_96_n_0 ),
        .I1(\blue[3]_i_97_n_0 ),
        .O(\blue_reg[3]_i_44_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_45 
       (.I0(\blue[3]_i_98_n_0 ),
        .I1(\blue[3]_i_99_n_0 ),
        .O(\blue_reg[3]_i_45_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_46 
       (.I0(\blue[3]_i_100_n_0 ),
        .I1(\blue[3]_i_101_n_0 ),
        .O(\blue_reg[3]_i_46_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_47 
       (.I0(\blue[3]_i_102_n_0 ),
        .I1(\blue[3]_i_103_n_0 ),
        .O(\blue_reg[3]_i_47_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_48 
       (.I0(\blue[3]_i_104_n_0 ),
        .I1(\blue[3]_i_105_n_0 ),
        .O(\blue_reg[3]_i_48_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_49 
       (.I0(\blue[3]_i_106_n_0 ),
        .I1(\blue[3]_i_107_n_0 ),
        .O(\blue_reg[3]_i_49_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_50 
       (.I0(\blue[3]_i_108_n_0 ),
        .I1(\blue[3]_i_109_n_0 ),
        .O(\blue_reg[3]_i_50_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_51 
       (.I0(\blue[3]_i_110_n_0 ),
        .I1(\blue[3]_i_111_n_0 ),
        .O(\blue_reg[3]_i_51_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_52 
       (.I0(\blue[3]_i_112_n_0 ),
        .I1(\blue[3]_i_113_n_0 ),
        .O(\blue_reg[3]_i_52_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_53 
       (.I0(\blue[3]_i_114_n_0 ),
        .I1(\blue[3]_i_115_n_0 ),
        .O(\blue_reg[3]_i_53_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_54 
       (.I0(\blue[3]_i_116_n_0 ),
        .I1(\blue[3]_i_117_n_0 ),
        .O(\blue_reg[3]_i_54_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \blue_reg[3]_i_55 
       (.I0(\blue[3]_i_118_n_0 ),
        .I1(\blue[3]_i_119_n_0 ),
        .O(\blue_reg[3]_i_55_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF8 \blue_reg[3]_i_8 
       (.I0(\blue_reg[3]_i_24_n_0 ),
        .I1(\blue_reg[3]_i_25_n_0 ),
        .O(\blue_reg[3]_i_8_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \blue_reg[3]_i_9 
       (.I0(\blue_reg[3]_i_26_n_0 ),
        .I1(\blue_reg[3]_i_27_n_0 ),
        .O(\blue_reg[3]_i_9_n_0 ),
        .S(\green[2]_i_4_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_100 
       (.I0(vga_memory_reg_8384_8447_3_5_n_1),
        .I1(vga_memory_reg_8320_8383_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_3_5_n_1),
        .O(\green[0]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_101 
       (.I0(vga_memory_reg_8640_8703_3_5_n_1),
        .I1(vga_memory_reg_8576_8639_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_3_5_n_1),
        .O(\green[0]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_102 
       (.I0(vga_memory_reg_8896_8959_3_5_n_1),
        .I1(vga_memory_reg_8832_8895_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_3_5_n_1),
        .O(\green[0]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_103 
       (.I0(vga_memory_reg_9152_9215_3_5_n_1),
        .I1(vga_memory_reg_9088_9151_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_3_5_n_1),
        .O(\green[0]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_104 
       (.I0(vga_memory_reg_15552_15615_3_5_n_1),
        .I1(vga_memory_reg_15488_15551_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_3_5_n_1),
        .O(\green[0]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_105 
       (.I0(vga_memory_reg_15808_15871_3_5_n_1),
        .I1(vga_memory_reg_15744_15807_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_3_5_n_1),
        .O(\green[0]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_106 
       (.I0(vga_memory_reg_16064_16127_3_5_n_1),
        .I1(vga_memory_reg_16000_16063_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_3_5_n_1),
        .O(\green[0]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_107 
       (.I0(vga_memory_reg_16320_16383_3_5_n_1),
        .I1(vga_memory_reg_16256_16319_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_3_5_n_1),
        .O(\green[0]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_108 
       (.I0(vga_memory_reg_14528_14591_3_5_n_1),
        .I1(vga_memory_reg_14464_14527_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_3_5_n_1),
        .O(\green[0]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_109 
       (.I0(vga_memory_reg_14784_14847_3_5_n_1),
        .I1(vga_memory_reg_14720_14783_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_3_5_n_1),
        .O(\green[0]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_110 
       (.I0(vga_memory_reg_15040_15103_3_5_n_1),
        .I1(vga_memory_reg_14976_15039_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_3_5_n_1),
        .O(\green[0]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_111 
       (.I0(vga_memory_reg_15296_15359_3_5_n_1),
        .I1(vga_memory_reg_15232_15295_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_3_5_n_1),
        .O(\green[0]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_112 
       (.I0(vga_memory_reg_13504_13567_3_5_n_1),
        .I1(vga_memory_reg_13440_13503_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_3_5_n_1),
        .O(\green[0]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_113 
       (.I0(vga_memory_reg_13760_13823_3_5_n_1),
        .I1(vga_memory_reg_13696_13759_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_3_5_n_1),
        .O(\green[0]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_114 
       (.I0(vga_memory_reg_14016_14079_3_5_n_1),
        .I1(vga_memory_reg_13952_14015_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_3_5_n_1),
        .O(\green[0]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_115 
       (.I0(vga_memory_reg_14272_14335_3_5_n_1),
        .I1(vga_memory_reg_14208_14271_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_3_5_n_1),
        .O(\green[0]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_116 
       (.I0(vga_memory_reg_12480_12543_3_5_n_1),
        .I1(vga_memory_reg_12416_12479_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_3_5_n_1),
        .O(\green[0]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_117 
       (.I0(vga_memory_reg_12736_12799_3_5_n_1),
        .I1(vga_memory_reg_12672_12735_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_3_5_n_1),
        .O(\green[0]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_118 
       (.I0(vga_memory_reg_12992_13055_3_5_n_1),
        .I1(vga_memory_reg_12928_12991_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_3_5_n_1),
        .O(\green[0]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_119 
       (.I0(vga_memory_reg_13248_13311_3_5_n_1),
        .I1(vga_memory_reg_13184_13247_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_3_5_n_1),
        .O(\green[0]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_4 
       (.I0(\green_reg[0]_i_8_n_0 ),
        .I1(\green_reg[0]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[0]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[0]_i_11_n_0 ),
        .O(\green[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_5 
       (.I0(\green_reg[0]_i_12_n_0 ),
        .I1(\green_reg[0]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[0]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[0]_i_15_n_0 ),
        .O(\green[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_56 
       (.I0(vga_memory_reg_3264_3327_3_5_n_1),
        .I1(vga_memory_reg_3200_3263_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_3_5_n_1),
        .O(\green[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_57 
       (.I0(vga_memory_reg_3520_3583_3_5_n_1),
        .I1(vga_memory_reg_3456_3519_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_3_5_n_1),
        .O(\green[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_58 
       (.I0(vga_memory_reg_3776_3839_3_5_n_1),
        .I1(vga_memory_reg_3712_3775_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_3_5_n_1),
        .O(\green[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_59 
       (.I0(vga_memory_reg_4032_4095_3_5_n_1),
        .I1(vga_memory_reg_3968_4031_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_3_5_n_1),
        .O(\green[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_6 
       (.I0(\green_reg[0]_i_16_n_0 ),
        .I1(\green_reg[0]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[0]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[0]_i_19_n_0 ),
        .O(\green[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_60 
       (.I0(vga_memory_reg_2240_2303_3_5_n_1),
        .I1(vga_memory_reg_2176_2239_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_3_5_n_1),
        .O(\green[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_61 
       (.I0(vga_memory_reg_2496_2559_3_5_n_1),
        .I1(vga_memory_reg_2432_2495_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_3_5_n_1),
        .O(\green[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_62 
       (.I0(vga_memory_reg_2752_2815_3_5_n_1),
        .I1(vga_memory_reg_2688_2751_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_3_5_n_1),
        .O(\green[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_63 
       (.I0(vga_memory_reg_3008_3071_3_5_n_1),
        .I1(vga_memory_reg_2944_3007_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_3_5_n_1),
        .O(\green[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_64 
       (.I0(vga_memory_reg_1216_1279_3_5_n_1),
        .I1(vga_memory_reg_1152_1215_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_3_5_n_1),
        .O(\green[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_65 
       (.I0(vga_memory_reg_1472_1535_3_5_n_1),
        .I1(vga_memory_reg_1408_1471_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_3_5_n_1),
        .O(\green[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_66 
       (.I0(vga_memory_reg_1728_1791_3_5_n_1),
        .I1(vga_memory_reg_1664_1727_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_3_5_n_1),
        .O(\green[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_67 
       (.I0(vga_memory_reg_1984_2047_3_5_n_1),
        .I1(vga_memory_reg_1920_1983_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_3_5_n_1),
        .O(\green[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_68 
       (.I0(vga_memory_reg_192_255_3_5_n_1),
        .I1(vga_memory_reg_128_191_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_64_127_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_3_5_n_1),
        .O(\green[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_69 
       (.I0(vga_memory_reg_448_511_3_5_n_1),
        .I1(vga_memory_reg_384_447_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_320_383_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_3_5_n_1),
        .O(\green[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_7 
       (.I0(\green_reg[0]_i_20_n_0 ),
        .I1(\green_reg[0]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[0]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[0]_i_23_n_0 ),
        .O(\green[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_70 
       (.I0(vga_memory_reg_704_767_3_5_n_1),
        .I1(vga_memory_reg_640_703_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_576_639_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_3_5_n_1),
        .O(\green[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_71 
       (.I0(vga_memory_reg_960_1023_3_5_n_1),
        .I1(vga_memory_reg_896_959_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_832_895_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_3_5_n_1),
        .O(\green[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_72 
       (.I0(vga_memory_reg_7360_7423_3_5_n_1),
        .I1(vga_memory_reg_7296_7359_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_3_5_n_1),
        .O(\green[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_73 
       (.I0(vga_memory_reg_7616_7679_3_5_n_1),
        .I1(vga_memory_reg_7552_7615_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_3_5_n_1),
        .O(\green[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_74 
       (.I0(vga_memory_reg_7872_7935_3_5_n_1),
        .I1(vga_memory_reg_7808_7871_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_3_5_n_1),
        .O(\green[0]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_75 
       (.I0(vga_memory_reg_8128_8191_3_5_n_1),
        .I1(vga_memory_reg_8064_8127_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_3_5_n_1),
        .O(\green[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_76 
       (.I0(vga_memory_reg_6336_6399_3_5_n_1),
        .I1(vga_memory_reg_6272_6335_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_3_5_n_1),
        .O(\green[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_77 
       (.I0(vga_memory_reg_6592_6655_3_5_n_1),
        .I1(vga_memory_reg_6528_6591_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_3_5_n_1),
        .O(\green[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_78 
       (.I0(vga_memory_reg_6848_6911_3_5_n_1),
        .I1(vga_memory_reg_6784_6847_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_3_5_n_1),
        .O(\green[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_79 
       (.I0(vga_memory_reg_7104_7167_3_5_n_1),
        .I1(vga_memory_reg_7040_7103_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_3_5_n_1),
        .O(\green[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_80 
       (.I0(vga_memory_reg_5312_5375_3_5_n_1),
        .I1(vga_memory_reg_5248_5311_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_3_5_n_1),
        .O(\green[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_81 
       (.I0(vga_memory_reg_5568_5631_3_5_n_1),
        .I1(vga_memory_reg_5504_5567_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_3_5_n_1),
        .O(\green[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_82 
       (.I0(vga_memory_reg_5824_5887_3_5_n_1),
        .I1(vga_memory_reg_5760_5823_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_3_5_n_1),
        .O(\green[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_83 
       (.I0(vga_memory_reg_6080_6143_3_5_n_1),
        .I1(vga_memory_reg_6016_6079_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_3_5_n_1),
        .O(\green[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_84 
       (.I0(vga_memory_reg_4288_4351_3_5_n_1),
        .I1(vga_memory_reg_4224_4287_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_3_5_n_1),
        .O(\green[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_85 
       (.I0(vga_memory_reg_4544_4607_3_5_n_1),
        .I1(vga_memory_reg_4480_4543_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_3_5_n_1),
        .O(\green[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_86 
       (.I0(vga_memory_reg_4800_4863_3_5_n_1),
        .I1(vga_memory_reg_4736_4799_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_3_5_n_1),
        .O(\green[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_87 
       (.I0(vga_memory_reg_5056_5119_3_5_n_1),
        .I1(vga_memory_reg_4992_5055_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_3_5_n_1),
        .O(\green[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_88 
       (.I0(vga_memory_reg_11456_11519_3_5_n_1),
        .I1(vga_memory_reg_11392_11455_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_3_5_n_1),
        .O(\green[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_89 
       (.I0(vga_memory_reg_11712_11775_3_5_n_1),
        .I1(vga_memory_reg_11648_11711_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_3_5_n_1),
        .O(\green[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_90 
       (.I0(vga_memory_reg_11968_12031_3_5_n_1),
        .I1(vga_memory_reg_11904_11967_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_3_5_n_1),
        .O(\green[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_91 
       (.I0(vga_memory_reg_12224_12287_3_5_n_1),
        .I1(vga_memory_reg_12160_12223_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_3_5_n_1),
        .O(\green[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_92 
       (.I0(vga_memory_reg_10432_10495_3_5_n_1),
        .I1(vga_memory_reg_10368_10431_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_3_5_n_1),
        .O(\green[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_93 
       (.I0(vga_memory_reg_10688_10751_3_5_n_1),
        .I1(vga_memory_reg_10624_10687_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_3_5_n_1),
        .O(\green[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_94 
       (.I0(vga_memory_reg_10944_11007_3_5_n_1),
        .I1(vga_memory_reg_10880_10943_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_3_5_n_1),
        .O(\green[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_95 
       (.I0(vga_memory_reg_11200_11263_3_5_n_1),
        .I1(vga_memory_reg_11136_11199_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_3_5_n_1),
        .O(\green[0]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_96 
       (.I0(vga_memory_reg_9408_9471_3_5_n_1),
        .I1(vga_memory_reg_9344_9407_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_3_5_n_1),
        .O(\green[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_97 
       (.I0(vga_memory_reg_9664_9727_3_5_n_1),
        .I1(vga_memory_reg_9600_9663_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_3_5_n_1),
        .O(\green[0]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_98 
       (.I0(vga_memory_reg_9920_9983_3_5_n_1),
        .I1(vga_memory_reg_9856_9919_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_3_5_n_1),
        .O(\green[0]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[0]_i_99 
       (.I0(vga_memory_reg_10176_10239_3_5_n_1),
        .I1(vga_memory_reg_10112_10175_3_5_n_1),
        .I2(\green_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_3_5_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_3_5_n_1),
        .O(\green[0]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_100 
       (.I0(vga_memory_reg_8384_8447_3_5_n_2),
        .I1(vga_memory_reg_8320_8383_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_3_5_n_2),
        .O(\green[1]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_101 
       (.I0(vga_memory_reg_8640_8703_3_5_n_2),
        .I1(vga_memory_reg_8576_8639_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_3_5_n_2),
        .O(\green[1]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_102 
       (.I0(vga_memory_reg_8896_8959_3_5_n_2),
        .I1(vga_memory_reg_8832_8895_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_3_5_n_2),
        .O(\green[1]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_103 
       (.I0(vga_memory_reg_9152_9215_3_5_n_2),
        .I1(vga_memory_reg_9088_9151_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_3_5_n_2),
        .O(\green[1]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_104 
       (.I0(vga_memory_reg_15552_15615_3_5_n_2),
        .I1(vga_memory_reg_15488_15551_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_3_5_n_2),
        .O(\green[1]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_105 
       (.I0(vga_memory_reg_15808_15871_3_5_n_2),
        .I1(vga_memory_reg_15744_15807_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_3_5_n_2),
        .O(\green[1]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_106 
       (.I0(vga_memory_reg_16064_16127_3_5_n_2),
        .I1(vga_memory_reg_16000_16063_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_3_5_n_2),
        .O(\green[1]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_107 
       (.I0(vga_memory_reg_16320_16383_3_5_n_2),
        .I1(vga_memory_reg_16256_16319_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_3_5_n_2),
        .O(\green[1]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_108 
       (.I0(vga_memory_reg_14528_14591_3_5_n_2),
        .I1(vga_memory_reg_14464_14527_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_3_5_n_2),
        .O(\green[1]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_109 
       (.I0(vga_memory_reg_14784_14847_3_5_n_2),
        .I1(vga_memory_reg_14720_14783_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_3_5_n_2),
        .O(\green[1]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_110 
       (.I0(vga_memory_reg_15040_15103_3_5_n_2),
        .I1(vga_memory_reg_14976_15039_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_3_5_n_2),
        .O(\green[1]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_111 
       (.I0(vga_memory_reg_15296_15359_3_5_n_2),
        .I1(vga_memory_reg_15232_15295_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_3_5_n_2),
        .O(\green[1]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_112 
       (.I0(vga_memory_reg_13504_13567_3_5_n_2),
        .I1(vga_memory_reg_13440_13503_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_3_5_n_2),
        .O(\green[1]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_113 
       (.I0(vga_memory_reg_13760_13823_3_5_n_2),
        .I1(vga_memory_reg_13696_13759_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_3_5_n_2),
        .O(\green[1]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_114 
       (.I0(vga_memory_reg_14016_14079_3_5_n_2),
        .I1(vga_memory_reg_13952_14015_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_3_5_n_2),
        .O(\green[1]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_115 
       (.I0(vga_memory_reg_14272_14335_3_5_n_2),
        .I1(vga_memory_reg_14208_14271_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_3_5_n_2),
        .O(\green[1]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_116 
       (.I0(vga_memory_reg_12480_12543_3_5_n_2),
        .I1(vga_memory_reg_12416_12479_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_3_5_n_2),
        .O(\green[1]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_117 
       (.I0(vga_memory_reg_12736_12799_3_5_n_2),
        .I1(vga_memory_reg_12672_12735_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_3_5_n_2),
        .O(\green[1]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_118 
       (.I0(vga_memory_reg_12992_13055_3_5_n_2),
        .I1(vga_memory_reg_12928_12991_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_3_5_n_2),
        .O(\green[1]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_119 
       (.I0(vga_memory_reg_13248_13311_3_5_n_2),
        .I1(vga_memory_reg_13184_13247_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_3_5_n_2),
        .O(\green[1]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_4 
       (.I0(\green_reg[1]_i_8_n_0 ),
        .I1(\green_reg[1]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[1]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[1]_i_11_n_0 ),
        .O(\green[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_5 
       (.I0(\green_reg[1]_i_12_n_0 ),
        .I1(\green_reg[1]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[1]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[1]_i_15_n_0 ),
        .O(\green[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_56 
       (.I0(vga_memory_reg_3264_3327_3_5_n_2),
        .I1(vga_memory_reg_3200_3263_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_3_5_n_2),
        .O(\green[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_57 
       (.I0(vga_memory_reg_3520_3583_3_5_n_2),
        .I1(vga_memory_reg_3456_3519_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_3_5_n_2),
        .O(\green[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_58 
       (.I0(vga_memory_reg_3776_3839_3_5_n_2),
        .I1(vga_memory_reg_3712_3775_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_3_5_n_2),
        .O(\green[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_59 
       (.I0(vga_memory_reg_4032_4095_3_5_n_2),
        .I1(vga_memory_reg_3968_4031_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_3_5_n_2),
        .O(\green[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_6 
       (.I0(\green_reg[1]_i_16_n_0 ),
        .I1(\green_reg[1]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[1]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[1]_i_19_n_0 ),
        .O(\green[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_60 
       (.I0(vga_memory_reg_2240_2303_3_5_n_2),
        .I1(vga_memory_reg_2176_2239_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_3_5_n_2),
        .O(\green[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_61 
       (.I0(vga_memory_reg_2496_2559_3_5_n_2),
        .I1(vga_memory_reg_2432_2495_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_3_5_n_2),
        .O(\green[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_62 
       (.I0(vga_memory_reg_2752_2815_3_5_n_2),
        .I1(vga_memory_reg_2688_2751_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_3_5_n_2),
        .O(\green[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_63 
       (.I0(vga_memory_reg_3008_3071_3_5_n_2),
        .I1(vga_memory_reg_2944_3007_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_3_5_n_2),
        .O(\green[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_64 
       (.I0(vga_memory_reg_1216_1279_3_5_n_2),
        .I1(vga_memory_reg_1152_1215_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_3_5_n_2),
        .O(\green[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_65 
       (.I0(vga_memory_reg_1472_1535_3_5_n_2),
        .I1(vga_memory_reg_1408_1471_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_3_5_n_2),
        .O(\green[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_66 
       (.I0(vga_memory_reg_1728_1791_3_5_n_2),
        .I1(vga_memory_reg_1664_1727_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_3_5_n_2),
        .O(\green[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_67 
       (.I0(vga_memory_reg_1984_2047_3_5_n_2),
        .I1(vga_memory_reg_1920_1983_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_3_5_n_2),
        .O(\green[1]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_68 
       (.I0(vga_memory_reg_192_255_3_5_n_2),
        .I1(vga_memory_reg_128_191_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_64_127_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_3_5_n_2),
        .O(\green[1]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_69 
       (.I0(vga_memory_reg_448_511_3_5_n_2),
        .I1(vga_memory_reg_384_447_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_320_383_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_3_5_n_2),
        .O(\green[1]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_7 
       (.I0(\green_reg[1]_i_20_n_0 ),
        .I1(\green_reg[1]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[1]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[1]_i_23_n_0 ),
        .O(\green[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_70 
       (.I0(vga_memory_reg_704_767_3_5_n_2),
        .I1(vga_memory_reg_640_703_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_576_639_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_3_5_n_2),
        .O(\green[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_71 
       (.I0(vga_memory_reg_960_1023_3_5_n_2),
        .I1(vga_memory_reg_896_959_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_832_895_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_3_5_n_2),
        .O(\green[1]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_72 
       (.I0(vga_memory_reg_7360_7423_3_5_n_2),
        .I1(vga_memory_reg_7296_7359_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_3_5_n_2),
        .O(\green[1]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_73 
       (.I0(vga_memory_reg_7616_7679_3_5_n_2),
        .I1(vga_memory_reg_7552_7615_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_3_5_n_2),
        .O(\green[1]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_74 
       (.I0(vga_memory_reg_7872_7935_3_5_n_2),
        .I1(vga_memory_reg_7808_7871_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_3_5_n_2),
        .O(\green[1]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_75 
       (.I0(vga_memory_reg_8128_8191_3_5_n_2),
        .I1(vga_memory_reg_8064_8127_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_3_5_n_2),
        .O(\green[1]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_76 
       (.I0(vga_memory_reg_6336_6399_3_5_n_2),
        .I1(vga_memory_reg_6272_6335_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_3_5_n_2),
        .O(\green[1]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_77 
       (.I0(vga_memory_reg_6592_6655_3_5_n_2),
        .I1(vga_memory_reg_6528_6591_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_3_5_n_2),
        .O(\green[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_78 
       (.I0(vga_memory_reg_6848_6911_3_5_n_2),
        .I1(vga_memory_reg_6784_6847_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_3_5_n_2),
        .O(\green[1]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_79 
       (.I0(vga_memory_reg_7104_7167_3_5_n_2),
        .I1(vga_memory_reg_7040_7103_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_3_5_n_2),
        .O(\green[1]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_80 
       (.I0(vga_memory_reg_5312_5375_3_5_n_2),
        .I1(vga_memory_reg_5248_5311_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_3_5_n_2),
        .O(\green[1]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_81 
       (.I0(vga_memory_reg_5568_5631_3_5_n_2),
        .I1(vga_memory_reg_5504_5567_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_3_5_n_2),
        .O(\green[1]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_82 
       (.I0(vga_memory_reg_5824_5887_3_5_n_2),
        .I1(vga_memory_reg_5760_5823_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_3_5_n_2),
        .O(\green[1]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_83 
       (.I0(vga_memory_reg_6080_6143_3_5_n_2),
        .I1(vga_memory_reg_6016_6079_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_3_5_n_2),
        .O(\green[1]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_84 
       (.I0(vga_memory_reg_4288_4351_3_5_n_2),
        .I1(vga_memory_reg_4224_4287_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_3_5_n_2),
        .O(\green[1]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_85 
       (.I0(vga_memory_reg_4544_4607_3_5_n_2),
        .I1(vga_memory_reg_4480_4543_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_3_5_n_2),
        .O(\green[1]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_86 
       (.I0(vga_memory_reg_4800_4863_3_5_n_2),
        .I1(vga_memory_reg_4736_4799_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_3_5_n_2),
        .O(\green[1]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_87 
       (.I0(vga_memory_reg_5056_5119_3_5_n_2),
        .I1(vga_memory_reg_4992_5055_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_3_5_n_2),
        .O(\green[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_88 
       (.I0(vga_memory_reg_11456_11519_3_5_n_2),
        .I1(vga_memory_reg_11392_11455_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_3_5_n_2),
        .O(\green[1]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_89 
       (.I0(vga_memory_reg_11712_11775_3_5_n_2),
        .I1(vga_memory_reg_11648_11711_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_3_5_n_2),
        .O(\green[1]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_90 
       (.I0(vga_memory_reg_11968_12031_3_5_n_2),
        .I1(vga_memory_reg_11904_11967_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_3_5_n_2),
        .O(\green[1]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_91 
       (.I0(vga_memory_reg_12224_12287_3_5_n_2),
        .I1(vga_memory_reg_12160_12223_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_3_5_n_2),
        .O(\green[1]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_92 
       (.I0(vga_memory_reg_10432_10495_3_5_n_2),
        .I1(vga_memory_reg_10368_10431_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_3_5_n_2),
        .O(\green[1]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_93 
       (.I0(vga_memory_reg_10688_10751_3_5_n_2),
        .I1(vga_memory_reg_10624_10687_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_3_5_n_2),
        .O(\green[1]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_94 
       (.I0(vga_memory_reg_10944_11007_3_5_n_2),
        .I1(vga_memory_reg_10880_10943_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_3_5_n_2),
        .O(\green[1]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_95 
       (.I0(vga_memory_reg_11200_11263_3_5_n_2),
        .I1(vga_memory_reg_11136_11199_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_3_5_n_2),
        .O(\green[1]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_96 
       (.I0(vga_memory_reg_9408_9471_3_5_n_2),
        .I1(vga_memory_reg_9344_9407_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_3_5_n_2),
        .O(\green[1]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_97 
       (.I0(vga_memory_reg_9664_9727_3_5_n_2),
        .I1(vga_memory_reg_9600_9663_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_3_5_n_2),
        .O(\green[1]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_98 
       (.I0(vga_memory_reg_9920_9983_3_5_n_2),
        .I1(vga_memory_reg_9856_9919_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_3_5_n_2),
        .O(\green[1]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[1]_i_99 
       (.I0(vga_memory_reg_10176_10239_3_5_n_2),
        .I1(vga_memory_reg_10112_10175_3_5_n_2),
        .I2(\green_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_3_5_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_3_5_n_2),
        .O(\green[1]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_100 
       (.I0(vga_memory_reg_8384_8447_6_8_n_0),
        .I1(vga_memory_reg_8320_8383_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_6_8_n_0),
        .O(\green[2]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_101 
       (.I0(vga_memory_reg_8640_8703_6_8_n_0),
        .I1(vga_memory_reg_8576_8639_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_6_8_n_0),
        .O(\green[2]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_102 
       (.I0(vga_memory_reg_8896_8959_6_8_n_0),
        .I1(vga_memory_reg_8832_8895_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_6_8_n_0),
        .O(\green[2]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_103 
       (.I0(vga_memory_reg_9152_9215_6_8_n_0),
        .I1(vga_memory_reg_9088_9151_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_6_8_n_0),
        .O(\green[2]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_104 
       (.I0(vga_memory_reg_15552_15615_6_8_n_0),
        .I1(vga_memory_reg_15488_15551_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_6_8_n_0),
        .O(\green[2]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_105 
       (.I0(vga_memory_reg_15808_15871_6_8_n_0),
        .I1(vga_memory_reg_15744_15807_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_6_8_n_0),
        .O(\green[2]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_106 
       (.I0(vga_memory_reg_16064_16127_6_8_n_0),
        .I1(vga_memory_reg_16000_16063_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_6_8_n_0),
        .O(\green[2]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_107 
       (.I0(vga_memory_reg_16320_16383_6_8_n_0),
        .I1(vga_memory_reg_16256_16319_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_6_8_n_0),
        .O(\green[2]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_108 
       (.I0(vga_memory_reg_14528_14591_6_8_n_0),
        .I1(vga_memory_reg_14464_14527_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_6_8_n_0),
        .O(\green[2]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_109 
       (.I0(vga_memory_reg_14784_14847_6_8_n_0),
        .I1(vga_memory_reg_14720_14783_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_6_8_n_0),
        .O(\green[2]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_110 
       (.I0(vga_memory_reg_15040_15103_6_8_n_0),
        .I1(vga_memory_reg_14976_15039_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_6_8_n_0),
        .O(\green[2]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_111 
       (.I0(vga_memory_reg_15296_15359_6_8_n_0),
        .I1(vga_memory_reg_15232_15295_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_6_8_n_0),
        .O(\green[2]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_112 
       (.I0(vga_memory_reg_13504_13567_6_8_n_0),
        .I1(vga_memory_reg_13440_13503_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_6_8_n_0),
        .O(\green[2]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_113 
       (.I0(vga_memory_reg_13760_13823_6_8_n_0),
        .I1(vga_memory_reg_13696_13759_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_6_8_n_0),
        .O(\green[2]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_114 
       (.I0(vga_memory_reg_14016_14079_6_8_n_0),
        .I1(vga_memory_reg_13952_14015_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_6_8_n_0),
        .O(\green[2]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_115 
       (.I0(vga_memory_reg_14272_14335_6_8_n_0),
        .I1(vga_memory_reg_14208_14271_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_6_8_n_0),
        .O(\green[2]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_116 
       (.I0(vga_memory_reg_12480_12543_6_8_n_0),
        .I1(vga_memory_reg_12416_12479_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_6_8_n_0),
        .O(\green[2]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_117 
       (.I0(vga_memory_reg_12736_12799_6_8_n_0),
        .I1(vga_memory_reg_12672_12735_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_6_8_n_0),
        .O(\green[2]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_118 
       (.I0(vga_memory_reg_12992_13055_6_8_n_0),
        .I1(vga_memory_reg_12928_12991_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_6_8_n_0),
        .O(\green[2]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_119 
       (.I0(vga_memory_reg_13248_13311_6_8_n_0),
        .I1(vga_memory_reg_13184_13247_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_6_8_n_0),
        .O(\green[2]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_4 
       (.I0(\green_reg[2]_i_8_n_0 ),
        .I1(\green_reg[2]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[2]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[2]_i_11_n_0 ),
        .O(\green[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_5 
       (.I0(\green_reg[2]_i_12_n_0 ),
        .I1(\green_reg[2]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[2]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[2]_i_15_n_0 ),
        .O(\green[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_56 
       (.I0(vga_memory_reg_3264_3327_6_8_n_0),
        .I1(vga_memory_reg_3200_3263_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_6_8_n_0),
        .O(\green[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_57 
       (.I0(vga_memory_reg_3520_3583_6_8_n_0),
        .I1(vga_memory_reg_3456_3519_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_6_8_n_0),
        .O(\green[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_58 
       (.I0(vga_memory_reg_3776_3839_6_8_n_0),
        .I1(vga_memory_reg_3712_3775_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_6_8_n_0),
        .O(\green[2]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_59 
       (.I0(vga_memory_reg_4032_4095_6_8_n_0),
        .I1(vga_memory_reg_3968_4031_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_6_8_n_0),
        .O(\green[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_6 
       (.I0(\green_reg[2]_i_16_n_0 ),
        .I1(\green_reg[2]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[2]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[2]_i_19_n_0 ),
        .O(\green[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_60 
       (.I0(vga_memory_reg_2240_2303_6_8_n_0),
        .I1(vga_memory_reg_2176_2239_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_6_8_n_0),
        .O(\green[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_61 
       (.I0(vga_memory_reg_2496_2559_6_8_n_0),
        .I1(vga_memory_reg_2432_2495_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_6_8_n_0),
        .O(\green[2]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_62 
       (.I0(vga_memory_reg_2752_2815_6_8_n_0),
        .I1(vga_memory_reg_2688_2751_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_6_8_n_0),
        .O(\green[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_63 
       (.I0(vga_memory_reg_3008_3071_6_8_n_0),
        .I1(vga_memory_reg_2944_3007_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_6_8_n_0),
        .O(\green[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_64 
       (.I0(vga_memory_reg_1216_1279_6_8_n_0),
        .I1(vga_memory_reg_1152_1215_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_6_8_n_0),
        .O(\green[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_65 
       (.I0(vga_memory_reg_1472_1535_6_8_n_0),
        .I1(vga_memory_reg_1408_1471_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_6_8_n_0),
        .O(\green[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_66 
       (.I0(vga_memory_reg_1728_1791_6_8_n_0),
        .I1(vga_memory_reg_1664_1727_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_6_8_n_0),
        .O(\green[2]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_67 
       (.I0(vga_memory_reg_1984_2047_6_8_n_0),
        .I1(vga_memory_reg_1920_1983_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_6_8_n_0),
        .O(\green[2]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_68 
       (.I0(vga_memory_reg_192_255_6_8_n_0),
        .I1(vga_memory_reg_128_191_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_64_127_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_6_8_n_0),
        .O(\green[2]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_69 
       (.I0(vga_memory_reg_448_511_6_8_n_0),
        .I1(vga_memory_reg_384_447_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_320_383_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_6_8_n_0),
        .O(\green[2]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_7 
       (.I0(\green_reg[2]_i_20_n_0 ),
        .I1(\green_reg[2]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[2]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[2]_i_23_n_0 ),
        .O(\green[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_70 
       (.I0(vga_memory_reg_704_767_6_8_n_0),
        .I1(vga_memory_reg_640_703_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_576_639_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_6_8_n_0),
        .O(\green[2]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_71 
       (.I0(vga_memory_reg_960_1023_6_8_n_0),
        .I1(vga_memory_reg_896_959_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_832_895_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_6_8_n_0),
        .O(\green[2]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_72 
       (.I0(vga_memory_reg_7360_7423_6_8_n_0),
        .I1(vga_memory_reg_7296_7359_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_6_8_n_0),
        .O(\green[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_73 
       (.I0(vga_memory_reg_7616_7679_6_8_n_0),
        .I1(vga_memory_reg_7552_7615_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_6_8_n_0),
        .O(\green[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_74 
       (.I0(vga_memory_reg_7872_7935_6_8_n_0),
        .I1(vga_memory_reg_7808_7871_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_6_8_n_0),
        .O(\green[2]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_75 
       (.I0(vga_memory_reg_8128_8191_6_8_n_0),
        .I1(vga_memory_reg_8064_8127_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_6_8_n_0),
        .O(\green[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_76 
       (.I0(vga_memory_reg_6336_6399_6_8_n_0),
        .I1(vga_memory_reg_6272_6335_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_6_8_n_0),
        .O(\green[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_77 
       (.I0(vga_memory_reg_6592_6655_6_8_n_0),
        .I1(vga_memory_reg_6528_6591_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_6_8_n_0),
        .O(\green[2]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_78 
       (.I0(vga_memory_reg_6848_6911_6_8_n_0),
        .I1(vga_memory_reg_6784_6847_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_6_8_n_0),
        .O(\green[2]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_79 
       (.I0(vga_memory_reg_7104_7167_6_8_n_0),
        .I1(vga_memory_reg_7040_7103_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_6_8_n_0),
        .O(\green[2]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_80 
       (.I0(vga_memory_reg_5312_5375_6_8_n_0),
        .I1(vga_memory_reg_5248_5311_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_6_8_n_0),
        .O(\green[2]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_81 
       (.I0(vga_memory_reg_5568_5631_6_8_n_0),
        .I1(vga_memory_reg_5504_5567_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_6_8_n_0),
        .O(\green[2]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_82 
       (.I0(vga_memory_reg_5824_5887_6_8_n_0),
        .I1(vga_memory_reg_5760_5823_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_6_8_n_0),
        .O(\green[2]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_83 
       (.I0(vga_memory_reg_6080_6143_6_8_n_0),
        .I1(vga_memory_reg_6016_6079_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_6_8_n_0),
        .O(\green[2]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_84 
       (.I0(vga_memory_reg_4288_4351_6_8_n_0),
        .I1(vga_memory_reg_4224_4287_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_6_8_n_0),
        .O(\green[2]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_85 
       (.I0(vga_memory_reg_4544_4607_6_8_n_0),
        .I1(vga_memory_reg_4480_4543_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_6_8_n_0),
        .O(\green[2]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_86 
       (.I0(vga_memory_reg_4800_4863_6_8_n_0),
        .I1(vga_memory_reg_4736_4799_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_6_8_n_0),
        .O(\green[2]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_87 
       (.I0(vga_memory_reg_5056_5119_6_8_n_0),
        .I1(vga_memory_reg_4992_5055_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_6_8_n_0),
        .O(\green[2]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_88 
       (.I0(vga_memory_reg_11456_11519_6_8_n_0),
        .I1(vga_memory_reg_11392_11455_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_6_8_n_0),
        .O(\green[2]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_89 
       (.I0(vga_memory_reg_11712_11775_6_8_n_0),
        .I1(vga_memory_reg_11648_11711_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_6_8_n_0),
        .O(\green[2]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_90 
       (.I0(vga_memory_reg_11968_12031_6_8_n_0),
        .I1(vga_memory_reg_11904_11967_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_6_8_n_0),
        .O(\green[2]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_91 
       (.I0(vga_memory_reg_12224_12287_6_8_n_0),
        .I1(vga_memory_reg_12160_12223_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_6_8_n_0),
        .O(\green[2]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_92 
       (.I0(vga_memory_reg_10432_10495_6_8_n_0),
        .I1(vga_memory_reg_10368_10431_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_6_8_n_0),
        .O(\green[2]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_93 
       (.I0(vga_memory_reg_10688_10751_6_8_n_0),
        .I1(vga_memory_reg_10624_10687_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_6_8_n_0),
        .O(\green[2]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_94 
       (.I0(vga_memory_reg_10944_11007_6_8_n_0),
        .I1(vga_memory_reg_10880_10943_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_6_8_n_0),
        .O(\green[2]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_95 
       (.I0(vga_memory_reg_11200_11263_6_8_n_0),
        .I1(vga_memory_reg_11136_11199_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_6_8_n_0),
        .O(\green[2]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_96 
       (.I0(vga_memory_reg_9408_9471_6_8_n_0),
        .I1(vga_memory_reg_9344_9407_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_6_8_n_0),
        .O(\green[2]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_97 
       (.I0(vga_memory_reg_9664_9727_6_8_n_0),
        .I1(vga_memory_reg_9600_9663_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_6_8_n_0),
        .O(\green[2]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_98 
       (.I0(vga_memory_reg_9920_9983_6_8_n_0),
        .I1(vga_memory_reg_9856_9919_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_6_8_n_0),
        .O(\green[2]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[2]_i_99 
       (.I0(vga_memory_reg_10176_10239_6_8_n_0),
        .I1(vga_memory_reg_10112_10175_6_8_n_0),
        .I2(\green_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_6_8_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_6_8_n_0),
        .O(\green[2]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_100 
       (.I0(vga_memory_reg_8384_8447_6_8_n_1),
        .I1(vga_memory_reg_8320_8383_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_6_8_n_1),
        .O(\green[3]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_101 
       (.I0(vga_memory_reg_8640_8703_6_8_n_1),
        .I1(vga_memory_reg_8576_8639_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_6_8_n_1),
        .O(\green[3]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_102 
       (.I0(vga_memory_reg_8896_8959_6_8_n_1),
        .I1(vga_memory_reg_8832_8895_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_6_8_n_1),
        .O(\green[3]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_103 
       (.I0(vga_memory_reg_9152_9215_6_8_n_1),
        .I1(vga_memory_reg_9088_9151_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_6_8_n_1),
        .O(\green[3]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_104 
       (.I0(vga_memory_reg_15552_15615_6_8_n_1),
        .I1(vga_memory_reg_15488_15551_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_6_8_n_1),
        .O(\green[3]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_105 
       (.I0(vga_memory_reg_15808_15871_6_8_n_1),
        .I1(vga_memory_reg_15744_15807_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_6_8_n_1),
        .O(\green[3]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_106 
       (.I0(vga_memory_reg_16064_16127_6_8_n_1),
        .I1(vga_memory_reg_16000_16063_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_6_8_n_1),
        .O(\green[3]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_107 
       (.I0(vga_memory_reg_16320_16383_6_8_n_1),
        .I1(vga_memory_reg_16256_16319_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_6_8_n_1),
        .O(\green[3]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_108 
       (.I0(vga_memory_reg_14528_14591_6_8_n_1),
        .I1(vga_memory_reg_14464_14527_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_6_8_n_1),
        .O(\green[3]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_109 
       (.I0(vga_memory_reg_14784_14847_6_8_n_1),
        .I1(vga_memory_reg_14720_14783_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_6_8_n_1),
        .O(\green[3]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_110 
       (.I0(vga_memory_reg_15040_15103_6_8_n_1),
        .I1(vga_memory_reg_14976_15039_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_6_8_n_1),
        .O(\green[3]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_111 
       (.I0(vga_memory_reg_15296_15359_6_8_n_1),
        .I1(vga_memory_reg_15232_15295_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_6_8_n_1),
        .O(\green[3]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_112 
       (.I0(vga_memory_reg_13504_13567_6_8_n_1),
        .I1(vga_memory_reg_13440_13503_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_6_8_n_1),
        .O(\green[3]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_113 
       (.I0(vga_memory_reg_13760_13823_6_8_n_1),
        .I1(vga_memory_reg_13696_13759_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_6_8_n_1),
        .O(\green[3]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_114 
       (.I0(vga_memory_reg_14016_14079_6_8_n_1),
        .I1(vga_memory_reg_13952_14015_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_6_8_n_1),
        .O(\green[3]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_115 
       (.I0(vga_memory_reg_14272_14335_6_8_n_1),
        .I1(vga_memory_reg_14208_14271_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_6_8_n_1),
        .O(\green[3]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_116 
       (.I0(vga_memory_reg_12480_12543_6_8_n_1),
        .I1(vga_memory_reg_12416_12479_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_6_8_n_1),
        .O(\green[3]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_117 
       (.I0(vga_memory_reg_12736_12799_6_8_n_1),
        .I1(vga_memory_reg_12672_12735_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_6_8_n_1),
        .O(\green[3]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_118 
       (.I0(vga_memory_reg_12992_13055_6_8_n_1),
        .I1(vga_memory_reg_12928_12991_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_6_8_n_1),
        .O(\green[3]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_119 
       (.I0(vga_memory_reg_13248_13311_6_8_n_1),
        .I1(vga_memory_reg_13184_13247_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_6_8_n_1),
        .O(\green[3]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_4 
       (.I0(\green_reg[3]_i_8_n_0 ),
        .I1(\green_reg[3]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[3]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[3]_i_11_n_0 ),
        .O(\green[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_5 
       (.I0(\green_reg[3]_i_12_n_0 ),
        .I1(\green_reg[3]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[3]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[3]_i_15_n_0 ),
        .O(\green[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_56 
       (.I0(vga_memory_reg_3264_3327_6_8_n_1),
        .I1(vga_memory_reg_3200_3263_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_6_8_n_1),
        .O(\green[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_57 
       (.I0(vga_memory_reg_3520_3583_6_8_n_1),
        .I1(vga_memory_reg_3456_3519_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_6_8_n_1),
        .O(\green[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_58 
       (.I0(vga_memory_reg_3776_3839_6_8_n_1),
        .I1(vga_memory_reg_3712_3775_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_6_8_n_1),
        .O(\green[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_59 
       (.I0(vga_memory_reg_4032_4095_6_8_n_1),
        .I1(vga_memory_reg_3968_4031_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_6_8_n_1),
        .O(\green[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_6 
       (.I0(\green_reg[3]_i_16_n_0 ),
        .I1(\green_reg[3]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[3]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[3]_i_19_n_0 ),
        .O(\green[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_60 
       (.I0(vga_memory_reg_2240_2303_6_8_n_1),
        .I1(vga_memory_reg_2176_2239_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_6_8_n_1),
        .O(\green[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_61 
       (.I0(vga_memory_reg_2496_2559_6_8_n_1),
        .I1(vga_memory_reg_2432_2495_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_6_8_n_1),
        .O(\green[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_62 
       (.I0(vga_memory_reg_2752_2815_6_8_n_1),
        .I1(vga_memory_reg_2688_2751_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_6_8_n_1),
        .O(\green[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_63 
       (.I0(vga_memory_reg_3008_3071_6_8_n_1),
        .I1(vga_memory_reg_2944_3007_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_6_8_n_1),
        .O(\green[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_64 
       (.I0(vga_memory_reg_1216_1279_6_8_n_1),
        .I1(vga_memory_reg_1152_1215_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_6_8_n_1),
        .O(\green[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_65 
       (.I0(vga_memory_reg_1472_1535_6_8_n_1),
        .I1(vga_memory_reg_1408_1471_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_6_8_n_1),
        .O(\green[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_66 
       (.I0(vga_memory_reg_1728_1791_6_8_n_1),
        .I1(vga_memory_reg_1664_1727_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_6_8_n_1),
        .O(\green[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_67 
       (.I0(vga_memory_reg_1984_2047_6_8_n_1),
        .I1(vga_memory_reg_1920_1983_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_6_8_n_1),
        .O(\green[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_68 
       (.I0(vga_memory_reg_192_255_6_8_n_1),
        .I1(vga_memory_reg_128_191_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_64_127_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_6_8_n_1),
        .O(\green[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_69 
       (.I0(vga_memory_reg_448_511_6_8_n_1),
        .I1(vga_memory_reg_384_447_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_320_383_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_6_8_n_1),
        .O(\green[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_7 
       (.I0(\green_reg[3]_i_20_n_0 ),
        .I1(\green_reg[3]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\green_reg[3]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\green_reg[3]_i_23_n_0 ),
        .O(\green[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_70 
       (.I0(vga_memory_reg_704_767_6_8_n_1),
        .I1(vga_memory_reg_640_703_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_576_639_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_6_8_n_1),
        .O(\green[3]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_71 
       (.I0(vga_memory_reg_960_1023_6_8_n_1),
        .I1(vga_memory_reg_896_959_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_832_895_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_6_8_n_1),
        .O(\green[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_72 
       (.I0(vga_memory_reg_7360_7423_6_8_n_1),
        .I1(vga_memory_reg_7296_7359_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_6_8_n_1),
        .O(\green[3]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_73 
       (.I0(vga_memory_reg_7616_7679_6_8_n_1),
        .I1(vga_memory_reg_7552_7615_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_6_8_n_1),
        .O(\green[3]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_74 
       (.I0(vga_memory_reg_7872_7935_6_8_n_1),
        .I1(vga_memory_reg_7808_7871_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_6_8_n_1),
        .O(\green[3]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_75 
       (.I0(vga_memory_reg_8128_8191_6_8_n_1),
        .I1(vga_memory_reg_8064_8127_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_6_8_n_1),
        .O(\green[3]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_76 
       (.I0(vga_memory_reg_6336_6399_6_8_n_1),
        .I1(vga_memory_reg_6272_6335_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_6_8_n_1),
        .O(\green[3]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_77 
       (.I0(vga_memory_reg_6592_6655_6_8_n_1),
        .I1(vga_memory_reg_6528_6591_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_6_8_n_1),
        .O(\green[3]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_78 
       (.I0(vga_memory_reg_6848_6911_6_8_n_1),
        .I1(vga_memory_reg_6784_6847_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_6_8_n_1),
        .O(\green[3]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_79 
       (.I0(vga_memory_reg_7104_7167_6_8_n_1),
        .I1(vga_memory_reg_7040_7103_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_6_8_n_1),
        .O(\green[3]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_80 
       (.I0(vga_memory_reg_5312_5375_6_8_n_1),
        .I1(vga_memory_reg_5248_5311_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_6_8_n_1),
        .O(\green[3]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_81 
       (.I0(vga_memory_reg_5568_5631_6_8_n_1),
        .I1(vga_memory_reg_5504_5567_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_6_8_n_1),
        .O(\green[3]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_82 
       (.I0(vga_memory_reg_5824_5887_6_8_n_1),
        .I1(vga_memory_reg_5760_5823_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_6_8_n_1),
        .O(\green[3]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_83 
       (.I0(vga_memory_reg_6080_6143_6_8_n_1),
        .I1(vga_memory_reg_6016_6079_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_6_8_n_1),
        .O(\green[3]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_84 
       (.I0(vga_memory_reg_4288_4351_6_8_n_1),
        .I1(vga_memory_reg_4224_4287_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_6_8_n_1),
        .O(\green[3]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_85 
       (.I0(vga_memory_reg_4544_4607_6_8_n_1),
        .I1(vga_memory_reg_4480_4543_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_6_8_n_1),
        .O(\green[3]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_86 
       (.I0(vga_memory_reg_4800_4863_6_8_n_1),
        .I1(vga_memory_reg_4736_4799_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_6_8_n_1),
        .O(\green[3]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_87 
       (.I0(vga_memory_reg_5056_5119_6_8_n_1),
        .I1(vga_memory_reg_4992_5055_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_6_8_n_1),
        .O(\green[3]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_88 
       (.I0(vga_memory_reg_11456_11519_6_8_n_1),
        .I1(vga_memory_reg_11392_11455_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_6_8_n_1),
        .O(\green[3]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_89 
       (.I0(vga_memory_reg_11712_11775_6_8_n_1),
        .I1(vga_memory_reg_11648_11711_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_6_8_n_1),
        .O(\green[3]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_90 
       (.I0(vga_memory_reg_11968_12031_6_8_n_1),
        .I1(vga_memory_reg_11904_11967_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_6_8_n_1),
        .O(\green[3]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_91 
       (.I0(vga_memory_reg_12224_12287_6_8_n_1),
        .I1(vga_memory_reg_12160_12223_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_6_8_n_1),
        .O(\green[3]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_92 
       (.I0(vga_memory_reg_10432_10495_6_8_n_1),
        .I1(vga_memory_reg_10368_10431_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_6_8_n_1),
        .O(\green[3]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_93 
       (.I0(vga_memory_reg_10688_10751_6_8_n_1),
        .I1(vga_memory_reg_10624_10687_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_6_8_n_1),
        .O(\green[3]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_94 
       (.I0(vga_memory_reg_10944_11007_6_8_n_1),
        .I1(vga_memory_reg_10880_10943_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_6_8_n_1),
        .O(\green[3]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_95 
       (.I0(vga_memory_reg_11200_11263_6_8_n_1),
        .I1(vga_memory_reg_11136_11199_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_6_8_n_1),
        .O(\green[3]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_96 
       (.I0(vga_memory_reg_9408_9471_6_8_n_1),
        .I1(vga_memory_reg_9344_9407_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_6_8_n_1),
        .O(\green[3]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_97 
       (.I0(vga_memory_reg_9664_9727_6_8_n_1),
        .I1(vga_memory_reg_9600_9663_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_6_8_n_1),
        .O(\green[3]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_98 
       (.I0(vga_memory_reg_9920_9983_6_8_n_1),
        .I1(vga_memory_reg_9856_9919_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_6_8_n_1),
        .O(\green[3]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \green[3]_i_99 
       (.I0(vga_memory_reg_10176_10239_6_8_n_1),
        .I1(vga_memory_reg_10112_10175_6_8_n_1),
        .I2(\green_reg[3]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_6_8_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_6_8_n_1),
        .O(\green[3]_i_99_n_0 ));
  FDRE \green_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\green_reg[0]_i_1_n_0 ),
        .Q(green[0]),
        .R(SR));
  MUXF8 \green_reg[0]_i_1 
       (.I0(\green_reg[0]_i_2_n_0 ),
        .I1(\green_reg[0]_i_3_n_0 ),
        .O(\green_reg[0]_i_1_n_0 ),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \green_reg[0]_i_10 
       (.I0(\green_reg[0]_i_28_n_0 ),
        .I1(\green_reg[0]_i_29_n_0 ),
        .O(\green_reg[0]_i_10_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_11 
       (.I0(\green_reg[0]_i_30_n_0 ),
        .I1(\green_reg[0]_i_31_n_0 ),
        .O(\green_reg[0]_i_11_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_12 
       (.I0(\green_reg[0]_i_32_n_0 ),
        .I1(\green_reg[0]_i_33_n_0 ),
        .O(\green_reg[0]_i_12_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_13 
       (.I0(\green_reg[0]_i_34_n_0 ),
        .I1(\green_reg[0]_i_35_n_0 ),
        .O(\green_reg[0]_i_13_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_14 
       (.I0(\green_reg[0]_i_36_n_0 ),
        .I1(\green_reg[0]_i_37_n_0 ),
        .O(\green_reg[0]_i_14_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_15 
       (.I0(\green_reg[0]_i_38_n_0 ),
        .I1(\green_reg[0]_i_39_n_0 ),
        .O(\green_reg[0]_i_15_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_16 
       (.I0(\green_reg[0]_i_40_n_0 ),
        .I1(\green_reg[0]_i_41_n_0 ),
        .O(\green_reg[0]_i_16_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_17 
       (.I0(\green_reg[0]_i_42_n_0 ),
        .I1(\green_reg[0]_i_43_n_0 ),
        .O(\green_reg[0]_i_17_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_18 
       (.I0(\green_reg[0]_i_44_n_0 ),
        .I1(\green_reg[0]_i_45_n_0 ),
        .O(\green_reg[0]_i_18_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_19 
       (.I0(\green_reg[0]_i_46_n_0 ),
        .I1(\green_reg[0]_i_47_n_0 ),
        .O(\green_reg[0]_i_19_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \green_reg[0]_i_2 
       (.I0(\green[0]_i_4_n_0 ),
        .I1(\green[0]_i_5_n_0 ),
        .O(\green_reg[0]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \green_reg[0]_i_20 
       (.I0(\green_reg[0]_i_48_n_0 ),
        .I1(\green_reg[0]_i_49_n_0 ),
        .O(\green_reg[0]_i_20_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_21 
       (.I0(\green_reg[0]_i_50_n_0 ),
        .I1(\green_reg[0]_i_51_n_0 ),
        .O(\green_reg[0]_i_21_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_22 
       (.I0(\green_reg[0]_i_52_n_0 ),
        .I1(\green_reg[0]_i_53_n_0 ),
        .O(\green_reg[0]_i_22_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_23 
       (.I0(\green_reg[0]_i_54_n_0 ),
        .I1(\green_reg[0]_i_55_n_0 ),
        .O(\green_reg[0]_i_23_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \green_reg[0]_i_24 
       (.I0(\green[0]_i_56_n_0 ),
        .I1(\green[0]_i_57_n_0 ),
        .O(\green_reg[0]_i_24_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_25 
       (.I0(\green[0]_i_58_n_0 ),
        .I1(\green[0]_i_59_n_0 ),
        .O(\green_reg[0]_i_25_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_26 
       (.I0(\green[0]_i_60_n_0 ),
        .I1(\green[0]_i_61_n_0 ),
        .O(\green_reg[0]_i_26_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_27 
       (.I0(\green[0]_i_62_n_0 ),
        .I1(\green[0]_i_63_n_0 ),
        .O(\green_reg[0]_i_27_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_28 
       (.I0(\green[0]_i_64_n_0 ),
        .I1(\green[0]_i_65_n_0 ),
        .O(\green_reg[0]_i_28_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_29 
       (.I0(\green[0]_i_66_n_0 ),
        .I1(\green[0]_i_67_n_0 ),
        .O(\green_reg[0]_i_29_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_3 
       (.I0(\green[0]_i_6_n_0 ),
        .I1(\green[0]_i_7_n_0 ),
        .O(\green_reg[0]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \green_reg[0]_i_30 
       (.I0(\green[0]_i_68_n_0 ),
        .I1(\green[0]_i_69_n_0 ),
        .O(\green_reg[0]_i_30_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_31 
       (.I0(\green[0]_i_70_n_0 ),
        .I1(\green[0]_i_71_n_0 ),
        .O(\green_reg[0]_i_31_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_32 
       (.I0(\green[0]_i_72_n_0 ),
        .I1(\green[0]_i_73_n_0 ),
        .O(\green_reg[0]_i_32_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_33 
       (.I0(\green[0]_i_74_n_0 ),
        .I1(\green[0]_i_75_n_0 ),
        .O(\green_reg[0]_i_33_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_34 
       (.I0(\green[0]_i_76_n_0 ),
        .I1(\green[0]_i_77_n_0 ),
        .O(\green_reg[0]_i_34_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_35 
       (.I0(\green[0]_i_78_n_0 ),
        .I1(\green[0]_i_79_n_0 ),
        .O(\green_reg[0]_i_35_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_36 
       (.I0(\green[0]_i_80_n_0 ),
        .I1(\green[0]_i_81_n_0 ),
        .O(\green_reg[0]_i_36_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_37 
       (.I0(\green[0]_i_82_n_0 ),
        .I1(\green[0]_i_83_n_0 ),
        .O(\green_reg[0]_i_37_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_38 
       (.I0(\green[0]_i_84_n_0 ),
        .I1(\green[0]_i_85_n_0 ),
        .O(\green_reg[0]_i_38_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_39 
       (.I0(\green[0]_i_86_n_0 ),
        .I1(\green[0]_i_87_n_0 ),
        .O(\green_reg[0]_i_39_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_40 
       (.I0(\green[0]_i_88_n_0 ),
        .I1(\green[0]_i_89_n_0 ),
        .O(\green_reg[0]_i_40_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_41 
       (.I0(\green[0]_i_90_n_0 ),
        .I1(\green[0]_i_91_n_0 ),
        .O(\green_reg[0]_i_41_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_42 
       (.I0(\green[0]_i_92_n_0 ),
        .I1(\green[0]_i_93_n_0 ),
        .O(\green_reg[0]_i_42_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_43 
       (.I0(\green[0]_i_94_n_0 ),
        .I1(\green[0]_i_95_n_0 ),
        .O(\green_reg[0]_i_43_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_44 
       (.I0(\green[0]_i_96_n_0 ),
        .I1(\green[0]_i_97_n_0 ),
        .O(\green_reg[0]_i_44_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_45 
       (.I0(\green[0]_i_98_n_0 ),
        .I1(\green[0]_i_99_n_0 ),
        .O(\green_reg[0]_i_45_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_46 
       (.I0(\green[0]_i_100_n_0 ),
        .I1(\green[0]_i_101_n_0 ),
        .O(\green_reg[0]_i_46_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_47 
       (.I0(\green[0]_i_102_n_0 ),
        .I1(\green[0]_i_103_n_0 ),
        .O(\green_reg[0]_i_47_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_48 
       (.I0(\green[0]_i_104_n_0 ),
        .I1(\green[0]_i_105_n_0 ),
        .O(\green_reg[0]_i_48_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_49 
       (.I0(\green[0]_i_106_n_0 ),
        .I1(\green[0]_i_107_n_0 ),
        .O(\green_reg[0]_i_49_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_50 
       (.I0(\green[0]_i_108_n_0 ),
        .I1(\green[0]_i_109_n_0 ),
        .O(\green_reg[0]_i_50_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_51 
       (.I0(\green[0]_i_110_n_0 ),
        .I1(\green[0]_i_111_n_0 ),
        .O(\green_reg[0]_i_51_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_52 
       (.I0(\green[0]_i_112_n_0 ),
        .I1(\green[0]_i_113_n_0 ),
        .O(\green_reg[0]_i_52_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_53 
       (.I0(\green[0]_i_114_n_0 ),
        .I1(\green[0]_i_115_n_0 ),
        .O(\green_reg[0]_i_53_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_54 
       (.I0(\green[0]_i_116_n_0 ),
        .I1(\green[0]_i_117_n_0 ),
        .O(\green_reg[0]_i_54_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[0]_i_55 
       (.I0(\green[0]_i_118_n_0 ),
        .I1(\green[0]_i_119_n_0 ),
        .O(\green_reg[0]_i_55_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF8 \green_reg[0]_i_8 
       (.I0(\green_reg[0]_i_24_n_0 ),
        .I1(\green_reg[0]_i_25_n_0 ),
        .O(\green_reg[0]_i_8_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[0]_i_9 
       (.I0(\green_reg[0]_i_26_n_0 ),
        .I1(\green_reg[0]_i_27_n_0 ),
        .O(\green_reg[0]_i_9_n_0 ),
        .S(\green[2]_i_4_0 ));
  FDRE \green_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\green_reg[1]_i_1_n_0 ),
        .Q(green[1]),
        .R(SR));
  MUXF8 \green_reg[1]_i_1 
       (.I0(\green_reg[1]_i_2_n_0 ),
        .I1(\green_reg[1]_i_3_n_0 ),
        .O(\green_reg[1]_i_1_n_0 ),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \green_reg[1]_i_10 
       (.I0(\green_reg[1]_i_28_n_0 ),
        .I1(\green_reg[1]_i_29_n_0 ),
        .O(\green_reg[1]_i_10_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_11 
       (.I0(\green_reg[1]_i_30_n_0 ),
        .I1(\green_reg[1]_i_31_n_0 ),
        .O(\green_reg[1]_i_11_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_12 
       (.I0(\green_reg[1]_i_32_n_0 ),
        .I1(\green_reg[1]_i_33_n_0 ),
        .O(\green_reg[1]_i_12_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_13 
       (.I0(\green_reg[1]_i_34_n_0 ),
        .I1(\green_reg[1]_i_35_n_0 ),
        .O(\green_reg[1]_i_13_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_14 
       (.I0(\green_reg[1]_i_36_n_0 ),
        .I1(\green_reg[1]_i_37_n_0 ),
        .O(\green_reg[1]_i_14_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_15 
       (.I0(\green_reg[1]_i_38_n_0 ),
        .I1(\green_reg[1]_i_39_n_0 ),
        .O(\green_reg[1]_i_15_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_16 
       (.I0(\green_reg[1]_i_40_n_0 ),
        .I1(\green_reg[1]_i_41_n_0 ),
        .O(\green_reg[1]_i_16_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_17 
       (.I0(\green_reg[1]_i_42_n_0 ),
        .I1(\green_reg[1]_i_43_n_0 ),
        .O(\green_reg[1]_i_17_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_18 
       (.I0(\green_reg[1]_i_44_n_0 ),
        .I1(\green_reg[1]_i_45_n_0 ),
        .O(\green_reg[1]_i_18_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_19 
       (.I0(\green_reg[1]_i_46_n_0 ),
        .I1(\green_reg[1]_i_47_n_0 ),
        .O(\green_reg[1]_i_19_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \green_reg[1]_i_2 
       (.I0(\green[1]_i_4_n_0 ),
        .I1(\green[1]_i_5_n_0 ),
        .O(\green_reg[1]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \green_reg[1]_i_20 
       (.I0(\green_reg[1]_i_48_n_0 ),
        .I1(\green_reg[1]_i_49_n_0 ),
        .O(\green_reg[1]_i_20_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_21 
       (.I0(\green_reg[1]_i_50_n_0 ),
        .I1(\green_reg[1]_i_51_n_0 ),
        .O(\green_reg[1]_i_21_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_22 
       (.I0(\green_reg[1]_i_52_n_0 ),
        .I1(\green_reg[1]_i_53_n_0 ),
        .O(\green_reg[1]_i_22_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_23 
       (.I0(\green_reg[1]_i_54_n_0 ),
        .I1(\green_reg[1]_i_55_n_0 ),
        .O(\green_reg[1]_i_23_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF7 \green_reg[1]_i_24 
       (.I0(\green[1]_i_56_n_0 ),
        .I1(\green[1]_i_57_n_0 ),
        .O(\green_reg[1]_i_24_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_25 
       (.I0(\green[1]_i_58_n_0 ),
        .I1(\green[1]_i_59_n_0 ),
        .O(\green_reg[1]_i_25_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_26 
       (.I0(\green[1]_i_60_n_0 ),
        .I1(\green[1]_i_61_n_0 ),
        .O(\green_reg[1]_i_26_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_27 
       (.I0(\green[1]_i_62_n_0 ),
        .I1(\green[1]_i_63_n_0 ),
        .O(\green_reg[1]_i_27_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_28 
       (.I0(\green[1]_i_64_n_0 ),
        .I1(\green[1]_i_65_n_0 ),
        .O(\green_reg[1]_i_28_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_29 
       (.I0(\green[1]_i_66_n_0 ),
        .I1(\green[1]_i_67_n_0 ),
        .O(\green_reg[1]_i_29_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_3 
       (.I0(\green[1]_i_6_n_0 ),
        .I1(\green[1]_i_7_n_0 ),
        .O(\green_reg[1]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \green_reg[1]_i_30 
       (.I0(\green[1]_i_68_n_0 ),
        .I1(\green[1]_i_69_n_0 ),
        .O(\green_reg[1]_i_30_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_31 
       (.I0(\green[1]_i_70_n_0 ),
        .I1(\green[1]_i_71_n_0 ),
        .O(\green_reg[1]_i_31_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_32 
       (.I0(\green[1]_i_72_n_0 ),
        .I1(\green[1]_i_73_n_0 ),
        .O(\green_reg[1]_i_32_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_33 
       (.I0(\green[1]_i_74_n_0 ),
        .I1(\green[1]_i_75_n_0 ),
        .O(\green_reg[1]_i_33_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_34 
       (.I0(\green[1]_i_76_n_0 ),
        .I1(\green[1]_i_77_n_0 ),
        .O(\green_reg[1]_i_34_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_35 
       (.I0(\green[1]_i_78_n_0 ),
        .I1(\green[1]_i_79_n_0 ),
        .O(\green_reg[1]_i_35_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_36 
       (.I0(\green[1]_i_80_n_0 ),
        .I1(\green[1]_i_81_n_0 ),
        .O(\green_reg[1]_i_36_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_37 
       (.I0(\green[1]_i_82_n_0 ),
        .I1(\green[1]_i_83_n_0 ),
        .O(\green_reg[1]_i_37_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_38 
       (.I0(\green[1]_i_84_n_0 ),
        .I1(\green[1]_i_85_n_0 ),
        .O(\green_reg[1]_i_38_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_39 
       (.I0(\green[1]_i_86_n_0 ),
        .I1(\green[1]_i_87_n_0 ),
        .O(\green_reg[1]_i_39_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_40 
       (.I0(\green[1]_i_88_n_0 ),
        .I1(\green[1]_i_89_n_0 ),
        .O(\green_reg[1]_i_40_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_41 
       (.I0(\green[1]_i_90_n_0 ),
        .I1(\green[1]_i_91_n_0 ),
        .O(\green_reg[1]_i_41_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_42 
       (.I0(\green[1]_i_92_n_0 ),
        .I1(\green[1]_i_93_n_0 ),
        .O(\green_reg[1]_i_42_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_43 
       (.I0(\green[1]_i_94_n_0 ),
        .I1(\green[1]_i_95_n_0 ),
        .O(\green_reg[1]_i_43_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_44 
       (.I0(\green[1]_i_96_n_0 ),
        .I1(\green[1]_i_97_n_0 ),
        .O(\green_reg[1]_i_44_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_45 
       (.I0(\green[1]_i_98_n_0 ),
        .I1(\green[1]_i_99_n_0 ),
        .O(\green_reg[1]_i_45_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_46 
       (.I0(\green[1]_i_100_n_0 ),
        .I1(\green[1]_i_101_n_0 ),
        .O(\green_reg[1]_i_46_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_47 
       (.I0(\green[1]_i_102_n_0 ),
        .I1(\green[1]_i_103_n_0 ),
        .O(\green_reg[1]_i_47_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_48 
       (.I0(\green[1]_i_104_n_0 ),
        .I1(\green[1]_i_105_n_0 ),
        .O(\green_reg[1]_i_48_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_49 
       (.I0(\green[1]_i_106_n_0 ),
        .I1(\green[1]_i_107_n_0 ),
        .O(\green_reg[1]_i_49_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_50 
       (.I0(\green[1]_i_108_n_0 ),
        .I1(\green[1]_i_109_n_0 ),
        .O(\green_reg[1]_i_50_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_51 
       (.I0(\green[1]_i_110_n_0 ),
        .I1(\green[1]_i_111_n_0 ),
        .O(\green_reg[1]_i_51_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_52 
       (.I0(\green[1]_i_112_n_0 ),
        .I1(\green[1]_i_113_n_0 ),
        .O(\green_reg[1]_i_52_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_53 
       (.I0(\green[1]_i_114_n_0 ),
        .I1(\green[1]_i_115_n_0 ),
        .O(\green_reg[1]_i_53_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_54 
       (.I0(\green[1]_i_116_n_0 ),
        .I1(\green[1]_i_117_n_0 ),
        .O(\green_reg[1]_i_54_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF7 \green_reg[1]_i_55 
       (.I0(\green[1]_i_118_n_0 ),
        .I1(\green[1]_i_119_n_0 ),
        .O(\green_reg[1]_i_55_n_0 ),
        .S(\green_reg[1]_i_20_0 ));
  MUXF8 \green_reg[1]_i_8 
       (.I0(\green_reg[1]_i_24_n_0 ),
        .I1(\green_reg[1]_i_25_n_0 ),
        .O(\green_reg[1]_i_8_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[1]_i_9 
       (.I0(\green_reg[1]_i_26_n_0 ),
        .I1(\green_reg[1]_i_27_n_0 ),
        .O(\green_reg[1]_i_9_n_0 ),
        .S(\green[2]_i_4_0 ));
  FDRE \green_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\green_reg[2]_i_1_n_0 ),
        .Q(green[2]),
        .R(SR));
  MUXF8 \green_reg[2]_i_1 
       (.I0(\green_reg[2]_i_2_n_0 ),
        .I1(\green_reg[2]_i_3_n_0 ),
        .O(\green_reg[2]_i_1_n_0 ),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \green_reg[2]_i_10 
       (.I0(\green_reg[2]_i_28_n_0 ),
        .I1(\green_reg[2]_i_29_n_0 ),
        .O(\green_reg[2]_i_10_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_11 
       (.I0(\green_reg[2]_i_30_n_0 ),
        .I1(\green_reg[2]_i_31_n_0 ),
        .O(\green_reg[2]_i_11_n_0 ),
        .S(\green[2]_i_4_0 ));
  MUXF8 \green_reg[2]_i_12 
       (.I0(\green_reg[2]_i_32_n_0 ),
        .I1(\green_reg[2]_i_33_n_0 ),
        .O(\green_reg[2]_i_12_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_13 
       (.I0(\green_reg[2]_i_34_n_0 ),
        .I1(\green_reg[2]_i_35_n_0 ),
        .O(\green_reg[2]_i_13_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_14 
       (.I0(\green_reg[2]_i_36_n_0 ),
        .I1(\green_reg[2]_i_37_n_0 ),
        .O(\green_reg[2]_i_14_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_15 
       (.I0(\green_reg[2]_i_38_n_0 ),
        .I1(\green_reg[2]_i_39_n_0 ),
        .O(\green_reg[2]_i_15_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_16 
       (.I0(\green_reg[2]_i_40_n_0 ),
        .I1(\green_reg[2]_i_41_n_0 ),
        .O(\green_reg[2]_i_16_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_17 
       (.I0(\green_reg[2]_i_42_n_0 ),
        .I1(\green_reg[2]_i_43_n_0 ),
        .O(\green_reg[2]_i_17_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_18 
       (.I0(\green_reg[2]_i_44_n_0 ),
        .I1(\green_reg[2]_i_45_n_0 ),
        .O(\green_reg[2]_i_18_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_19 
       (.I0(\green_reg[2]_i_46_n_0 ),
        .I1(\green_reg[2]_i_47_n_0 ),
        .O(\green_reg[2]_i_19_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \green_reg[2]_i_2 
       (.I0(\green[2]_i_4_n_0 ),
        .I1(\green[2]_i_5_n_0 ),
        .O(\green_reg[2]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \green_reg[2]_i_20 
       (.I0(\green_reg[2]_i_48_n_0 ),
        .I1(\green_reg[2]_i_49_n_0 ),
        .O(\green_reg[2]_i_20_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_21 
       (.I0(\green_reg[2]_i_50_n_0 ),
        .I1(\green_reg[2]_i_51_n_0 ),
        .O(\green_reg[2]_i_21_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_22 
       (.I0(\green_reg[2]_i_52_n_0 ),
        .I1(\green_reg[2]_i_53_n_0 ),
        .O(\green_reg[2]_i_22_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_23 
       (.I0(\green_reg[2]_i_54_n_0 ),
        .I1(\green_reg[2]_i_55_n_0 ),
        .O(\green_reg[2]_i_23_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \green_reg[2]_i_24 
       (.I0(\green[2]_i_56_n_0 ),
        .I1(\green[2]_i_57_n_0 ),
        .O(\green_reg[2]_i_24_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_25 
       (.I0(\green[2]_i_58_n_0 ),
        .I1(\green[2]_i_59_n_0 ),
        .O(\green_reg[2]_i_25_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_26 
       (.I0(\green[2]_i_60_n_0 ),
        .I1(\green[2]_i_61_n_0 ),
        .O(\green_reg[2]_i_26_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_27 
       (.I0(\green[2]_i_62_n_0 ),
        .I1(\green[2]_i_63_n_0 ),
        .O(\green_reg[2]_i_27_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_28 
       (.I0(\green[2]_i_64_n_0 ),
        .I1(\green[2]_i_65_n_0 ),
        .O(\green_reg[2]_i_28_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_29 
       (.I0(\green[2]_i_66_n_0 ),
        .I1(\green[2]_i_67_n_0 ),
        .O(\green_reg[2]_i_29_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_3 
       (.I0(\green[2]_i_6_n_0 ),
        .I1(\green[2]_i_7_n_0 ),
        .O(\green_reg[2]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \green_reg[2]_i_30 
       (.I0(\green[2]_i_68_n_0 ),
        .I1(\green[2]_i_69_n_0 ),
        .O(\green_reg[2]_i_30_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_31 
       (.I0(\green[2]_i_70_n_0 ),
        .I1(\green[2]_i_71_n_0 ),
        .O(\green_reg[2]_i_31_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_32 
       (.I0(\green[2]_i_72_n_0 ),
        .I1(\green[2]_i_73_n_0 ),
        .O(\green_reg[2]_i_32_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_33 
       (.I0(\green[2]_i_74_n_0 ),
        .I1(\green[2]_i_75_n_0 ),
        .O(\green_reg[2]_i_33_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_34 
       (.I0(\green[2]_i_76_n_0 ),
        .I1(\green[2]_i_77_n_0 ),
        .O(\green_reg[2]_i_34_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_35 
       (.I0(\green[2]_i_78_n_0 ),
        .I1(\green[2]_i_79_n_0 ),
        .O(\green_reg[2]_i_35_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_36 
       (.I0(\green[2]_i_80_n_0 ),
        .I1(\green[2]_i_81_n_0 ),
        .O(\green_reg[2]_i_36_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_37 
       (.I0(\green[2]_i_82_n_0 ),
        .I1(\green[2]_i_83_n_0 ),
        .O(\green_reg[2]_i_37_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_38 
       (.I0(\green[2]_i_84_n_0 ),
        .I1(\green[2]_i_85_n_0 ),
        .O(\green_reg[2]_i_38_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_39 
       (.I0(\green[2]_i_86_n_0 ),
        .I1(\green[2]_i_87_n_0 ),
        .O(\green_reg[2]_i_39_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_40 
       (.I0(\green[2]_i_88_n_0 ),
        .I1(\green[2]_i_89_n_0 ),
        .O(\green_reg[2]_i_40_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_41 
       (.I0(\green[2]_i_90_n_0 ),
        .I1(\green[2]_i_91_n_0 ),
        .O(\green_reg[2]_i_41_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_42 
       (.I0(\green[2]_i_92_n_0 ),
        .I1(\green[2]_i_93_n_0 ),
        .O(\green_reg[2]_i_42_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_43 
       (.I0(\green[2]_i_94_n_0 ),
        .I1(\green[2]_i_95_n_0 ),
        .O(\green_reg[2]_i_43_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_44 
       (.I0(\green[2]_i_96_n_0 ),
        .I1(\green[2]_i_97_n_0 ),
        .O(\green_reg[2]_i_44_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_45 
       (.I0(\green[2]_i_98_n_0 ),
        .I1(\green[2]_i_99_n_0 ),
        .O(\green_reg[2]_i_45_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_46 
       (.I0(\green[2]_i_100_n_0 ),
        .I1(\green[2]_i_101_n_0 ),
        .O(\green_reg[2]_i_46_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_47 
       (.I0(\green[2]_i_102_n_0 ),
        .I1(\green[2]_i_103_n_0 ),
        .O(\green_reg[2]_i_47_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_48 
       (.I0(\green[2]_i_104_n_0 ),
        .I1(\green[2]_i_105_n_0 ),
        .O(\green_reg[2]_i_48_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_49 
       (.I0(\green[2]_i_106_n_0 ),
        .I1(\green[2]_i_107_n_0 ),
        .O(\green_reg[2]_i_49_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_50 
       (.I0(\green[2]_i_108_n_0 ),
        .I1(\green[2]_i_109_n_0 ),
        .O(\green_reg[2]_i_50_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_51 
       (.I0(\green[2]_i_110_n_0 ),
        .I1(\green[2]_i_111_n_0 ),
        .O(\green_reg[2]_i_51_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_52 
       (.I0(\green[2]_i_112_n_0 ),
        .I1(\green[2]_i_113_n_0 ),
        .O(\green_reg[2]_i_52_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_53 
       (.I0(\green[2]_i_114_n_0 ),
        .I1(\green[2]_i_115_n_0 ),
        .O(\green_reg[2]_i_53_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_54 
       (.I0(\green[2]_i_116_n_0 ),
        .I1(\green[2]_i_117_n_0 ),
        .O(\green_reg[2]_i_54_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[2]_i_55 
       (.I0(\green[2]_i_118_n_0 ),
        .I1(\green[2]_i_119_n_0 ),
        .O(\green_reg[2]_i_55_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF8 \green_reg[2]_i_8 
       (.I0(\green_reg[2]_i_24_n_0 ),
        .I1(\green_reg[2]_i_25_n_0 ),
        .O(\green_reg[2]_i_8_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[2]_i_9 
       (.I0(\green_reg[2]_i_26_n_0 ),
        .I1(\green_reg[2]_i_27_n_0 ),
        .O(\green_reg[2]_i_9_n_0 ),
        .S(\red[3]_i_11_0 ));
  FDRE \green_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\green_reg[3]_i_1_n_0 ),
        .Q(green[3]),
        .R(SR));
  MUXF8 \green_reg[3]_i_1 
       (.I0(\green_reg[3]_i_2_n_0 ),
        .I1(\green_reg[3]_i_3_n_0 ),
        .O(\green_reg[3]_i_1_n_0 ),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \green_reg[3]_i_10 
       (.I0(\green_reg[3]_i_28_n_0 ),
        .I1(\green_reg[3]_i_29_n_0 ),
        .O(\green_reg[3]_i_10_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_11 
       (.I0(\green_reg[3]_i_30_n_0 ),
        .I1(\green_reg[3]_i_31_n_0 ),
        .O(\green_reg[3]_i_11_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_12 
       (.I0(\green_reg[3]_i_32_n_0 ),
        .I1(\green_reg[3]_i_33_n_0 ),
        .O(\green_reg[3]_i_12_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_13 
       (.I0(\green_reg[3]_i_34_n_0 ),
        .I1(\green_reg[3]_i_35_n_0 ),
        .O(\green_reg[3]_i_13_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_14 
       (.I0(\green_reg[3]_i_36_n_0 ),
        .I1(\green_reg[3]_i_37_n_0 ),
        .O(\green_reg[3]_i_14_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_15 
       (.I0(\green_reg[3]_i_38_n_0 ),
        .I1(\green_reg[3]_i_39_n_0 ),
        .O(\green_reg[3]_i_15_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_16 
       (.I0(\green_reg[3]_i_40_n_0 ),
        .I1(\green_reg[3]_i_41_n_0 ),
        .O(\green_reg[3]_i_16_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_17 
       (.I0(\green_reg[3]_i_42_n_0 ),
        .I1(\green_reg[3]_i_43_n_0 ),
        .O(\green_reg[3]_i_17_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_18 
       (.I0(\green_reg[3]_i_44_n_0 ),
        .I1(\green_reg[3]_i_45_n_0 ),
        .O(\green_reg[3]_i_18_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_19 
       (.I0(\green_reg[3]_i_46_n_0 ),
        .I1(\green_reg[3]_i_47_n_0 ),
        .O(\green_reg[3]_i_19_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \green_reg[3]_i_2 
       (.I0(\green[3]_i_4_n_0 ),
        .I1(\green[3]_i_5_n_0 ),
        .O(\green_reg[3]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \green_reg[3]_i_20 
       (.I0(\green_reg[3]_i_48_n_0 ),
        .I1(\green_reg[3]_i_49_n_0 ),
        .O(\green_reg[3]_i_20_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_21 
       (.I0(\green_reg[3]_i_50_n_0 ),
        .I1(\green_reg[3]_i_51_n_0 ),
        .O(\green_reg[3]_i_21_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_22 
       (.I0(\green_reg[3]_i_52_n_0 ),
        .I1(\green_reg[3]_i_53_n_0 ),
        .O(\green_reg[3]_i_22_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_23 
       (.I0(\green_reg[3]_i_54_n_0 ),
        .I1(\green_reg[3]_i_55_n_0 ),
        .O(\green_reg[3]_i_23_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \green_reg[3]_i_24 
       (.I0(\green[3]_i_56_n_0 ),
        .I1(\green[3]_i_57_n_0 ),
        .O(\green_reg[3]_i_24_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_25 
       (.I0(\green[3]_i_58_n_0 ),
        .I1(\green[3]_i_59_n_0 ),
        .O(\green_reg[3]_i_25_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_26 
       (.I0(\green[3]_i_60_n_0 ),
        .I1(\green[3]_i_61_n_0 ),
        .O(\green_reg[3]_i_26_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_27 
       (.I0(\green[3]_i_62_n_0 ),
        .I1(\green[3]_i_63_n_0 ),
        .O(\green_reg[3]_i_27_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_28 
       (.I0(\green[3]_i_64_n_0 ),
        .I1(\green[3]_i_65_n_0 ),
        .O(\green_reg[3]_i_28_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_29 
       (.I0(\green[3]_i_66_n_0 ),
        .I1(\green[3]_i_67_n_0 ),
        .O(\green_reg[3]_i_29_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_3 
       (.I0(\green[3]_i_6_n_0 ),
        .I1(\green[3]_i_7_n_0 ),
        .O(\green_reg[3]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \green_reg[3]_i_30 
       (.I0(\green[3]_i_68_n_0 ),
        .I1(\green[3]_i_69_n_0 ),
        .O(\green_reg[3]_i_30_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_31 
       (.I0(\green[3]_i_70_n_0 ),
        .I1(\green[3]_i_71_n_0 ),
        .O(\green_reg[3]_i_31_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_32 
       (.I0(\green[3]_i_72_n_0 ),
        .I1(\green[3]_i_73_n_0 ),
        .O(\green_reg[3]_i_32_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_33 
       (.I0(\green[3]_i_74_n_0 ),
        .I1(\green[3]_i_75_n_0 ),
        .O(\green_reg[3]_i_33_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_34 
       (.I0(\green[3]_i_76_n_0 ),
        .I1(\green[3]_i_77_n_0 ),
        .O(\green_reg[3]_i_34_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_35 
       (.I0(\green[3]_i_78_n_0 ),
        .I1(\green[3]_i_79_n_0 ),
        .O(\green_reg[3]_i_35_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_36 
       (.I0(\green[3]_i_80_n_0 ),
        .I1(\green[3]_i_81_n_0 ),
        .O(\green_reg[3]_i_36_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_37 
       (.I0(\green[3]_i_82_n_0 ),
        .I1(\green[3]_i_83_n_0 ),
        .O(\green_reg[3]_i_37_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_38 
       (.I0(\green[3]_i_84_n_0 ),
        .I1(\green[3]_i_85_n_0 ),
        .O(\green_reg[3]_i_38_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_39 
       (.I0(\green[3]_i_86_n_0 ),
        .I1(\green[3]_i_87_n_0 ),
        .O(\green_reg[3]_i_39_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_40 
       (.I0(\green[3]_i_88_n_0 ),
        .I1(\green[3]_i_89_n_0 ),
        .O(\green_reg[3]_i_40_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_41 
       (.I0(\green[3]_i_90_n_0 ),
        .I1(\green[3]_i_91_n_0 ),
        .O(\green_reg[3]_i_41_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_42 
       (.I0(\green[3]_i_92_n_0 ),
        .I1(\green[3]_i_93_n_0 ),
        .O(\green_reg[3]_i_42_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_43 
       (.I0(\green[3]_i_94_n_0 ),
        .I1(\green[3]_i_95_n_0 ),
        .O(\green_reg[3]_i_43_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_44 
       (.I0(\green[3]_i_96_n_0 ),
        .I1(\green[3]_i_97_n_0 ),
        .O(\green_reg[3]_i_44_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_45 
       (.I0(\green[3]_i_98_n_0 ),
        .I1(\green[3]_i_99_n_0 ),
        .O(\green_reg[3]_i_45_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_46 
       (.I0(\green[3]_i_100_n_0 ),
        .I1(\green[3]_i_101_n_0 ),
        .O(\green_reg[3]_i_46_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_47 
       (.I0(\green[3]_i_102_n_0 ),
        .I1(\green[3]_i_103_n_0 ),
        .O(\green_reg[3]_i_47_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_48 
       (.I0(\green[3]_i_104_n_0 ),
        .I1(\green[3]_i_105_n_0 ),
        .O(\green_reg[3]_i_48_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_49 
       (.I0(\green[3]_i_106_n_0 ),
        .I1(\green[3]_i_107_n_0 ),
        .O(\green_reg[3]_i_49_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_50 
       (.I0(\green[3]_i_108_n_0 ),
        .I1(\green[3]_i_109_n_0 ),
        .O(\green_reg[3]_i_50_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_51 
       (.I0(\green[3]_i_110_n_0 ),
        .I1(\green[3]_i_111_n_0 ),
        .O(\green_reg[3]_i_51_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_52 
       (.I0(\green[3]_i_112_n_0 ),
        .I1(\green[3]_i_113_n_0 ),
        .O(\green_reg[3]_i_52_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_53 
       (.I0(\green[3]_i_114_n_0 ),
        .I1(\green[3]_i_115_n_0 ),
        .O(\green_reg[3]_i_53_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_54 
       (.I0(\green[3]_i_116_n_0 ),
        .I1(\green[3]_i_117_n_0 ),
        .O(\green_reg[3]_i_54_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \green_reg[3]_i_55 
       (.I0(\green[3]_i_118_n_0 ),
        .I1(\green[3]_i_119_n_0 ),
        .O(\green_reg[3]_i_55_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF8 \green_reg[3]_i_8 
       (.I0(\green_reg[3]_i_24_n_0 ),
        .I1(\green_reg[3]_i_25_n_0 ),
        .O(\green_reg[3]_i_8_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \green_reg[3]_i_9 
       (.I0(\green_reg[3]_i_26_n_0 ),
        .I1(\green_reg[3]_i_27_n_0 ),
        .O(\green_reg[3]_i_9_n_0 ),
        .S(\red[3]_i_11_0 ));
  FDRE hsync_out_reg
       (.C(clk),
        .CE(1'b1),
        .D(hsync),
        .Q(hs),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_100 
       (.I0(vga_memory_reg_8384_8447_6_8_n_2),
        .I1(vga_memory_reg_8320_8383_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_6_8_n_2),
        .O(\red[0]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_101 
       (.I0(vga_memory_reg_8640_8703_6_8_n_2),
        .I1(vga_memory_reg_8576_8639_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_6_8_n_2),
        .O(\red[0]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_102 
       (.I0(vga_memory_reg_8896_8959_6_8_n_2),
        .I1(vga_memory_reg_8832_8895_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_6_8_n_2),
        .O(\red[0]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_103 
       (.I0(vga_memory_reg_9152_9215_6_8_n_2),
        .I1(vga_memory_reg_9088_9151_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_6_8_n_2),
        .O(\red[0]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_104 
       (.I0(vga_memory_reg_15552_15615_6_8_n_2),
        .I1(vga_memory_reg_15488_15551_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_6_8_n_2),
        .O(\red[0]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_105 
       (.I0(vga_memory_reg_15808_15871_6_8_n_2),
        .I1(vga_memory_reg_15744_15807_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_6_8_n_2),
        .O(\red[0]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_106 
       (.I0(vga_memory_reg_16064_16127_6_8_n_2),
        .I1(vga_memory_reg_16000_16063_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_6_8_n_2),
        .O(\red[0]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_107 
       (.I0(vga_memory_reg_16320_16383_6_8_n_2),
        .I1(vga_memory_reg_16256_16319_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_6_8_n_2),
        .O(\red[0]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_108 
       (.I0(vga_memory_reg_14528_14591_6_8_n_2),
        .I1(vga_memory_reg_14464_14527_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_6_8_n_2),
        .O(\red[0]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_109 
       (.I0(vga_memory_reg_14784_14847_6_8_n_2),
        .I1(vga_memory_reg_14720_14783_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_6_8_n_2),
        .O(\red[0]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_110 
       (.I0(vga_memory_reg_15040_15103_6_8_n_2),
        .I1(vga_memory_reg_14976_15039_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_6_8_n_2),
        .O(\red[0]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_111 
       (.I0(vga_memory_reg_15296_15359_6_8_n_2),
        .I1(vga_memory_reg_15232_15295_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_6_8_n_2),
        .O(\red[0]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_112 
       (.I0(vga_memory_reg_13504_13567_6_8_n_2),
        .I1(vga_memory_reg_13440_13503_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_6_8_n_2),
        .O(\red[0]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_113 
       (.I0(vga_memory_reg_13760_13823_6_8_n_2),
        .I1(vga_memory_reg_13696_13759_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_6_8_n_2),
        .O(\red[0]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_114 
       (.I0(vga_memory_reg_14016_14079_6_8_n_2),
        .I1(vga_memory_reg_13952_14015_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_6_8_n_2),
        .O(\red[0]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_115 
       (.I0(vga_memory_reg_14272_14335_6_8_n_2),
        .I1(vga_memory_reg_14208_14271_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_6_8_n_2),
        .O(\red[0]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_116 
       (.I0(vga_memory_reg_12480_12543_6_8_n_2),
        .I1(vga_memory_reg_12416_12479_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_6_8_n_2),
        .O(\red[0]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_117 
       (.I0(vga_memory_reg_12736_12799_6_8_n_2),
        .I1(vga_memory_reg_12672_12735_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_6_8_n_2),
        .O(\red[0]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_118 
       (.I0(vga_memory_reg_12992_13055_6_8_n_2),
        .I1(vga_memory_reg_12928_12991_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_6_8_n_2),
        .O(\red[0]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_119 
       (.I0(vga_memory_reg_13248_13311_6_8_n_2),
        .I1(vga_memory_reg_13184_13247_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_6_8_n_2),
        .O(\red[0]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_4 
       (.I0(\red_reg[0]_i_8_n_0 ),
        .I1(\red_reg[0]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[0]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[0]_i_11_n_0 ),
        .O(\red[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_5 
       (.I0(\red_reg[0]_i_12_n_0 ),
        .I1(\red_reg[0]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[0]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[0]_i_15_n_0 ),
        .O(\red[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_56 
       (.I0(vga_memory_reg_3264_3327_6_8_n_2),
        .I1(vga_memory_reg_3200_3263_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_6_8_n_2),
        .O(\red[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_57 
       (.I0(vga_memory_reg_3520_3583_6_8_n_2),
        .I1(vga_memory_reg_3456_3519_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_6_8_n_2),
        .O(\red[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_58 
       (.I0(vga_memory_reg_3776_3839_6_8_n_2),
        .I1(vga_memory_reg_3712_3775_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_6_8_n_2),
        .O(\red[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_59 
       (.I0(vga_memory_reg_4032_4095_6_8_n_2),
        .I1(vga_memory_reg_3968_4031_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_6_8_n_2),
        .O(\red[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_6 
       (.I0(\red_reg[0]_i_16_n_0 ),
        .I1(\red_reg[0]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[0]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[0]_i_19_n_0 ),
        .O(\red[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_60 
       (.I0(vga_memory_reg_2240_2303_6_8_n_2),
        .I1(vga_memory_reg_2176_2239_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_6_8_n_2),
        .O(\red[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_61 
       (.I0(vga_memory_reg_2496_2559_6_8_n_2),
        .I1(vga_memory_reg_2432_2495_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_6_8_n_2),
        .O(\red[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_62 
       (.I0(vga_memory_reg_2752_2815_6_8_n_2),
        .I1(vga_memory_reg_2688_2751_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_6_8_n_2),
        .O(\red[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_63 
       (.I0(vga_memory_reg_3008_3071_6_8_n_2),
        .I1(vga_memory_reg_2944_3007_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_6_8_n_2),
        .O(\red[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_64 
       (.I0(vga_memory_reg_1216_1279_6_8_n_2),
        .I1(vga_memory_reg_1152_1215_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_6_8_n_2),
        .O(\red[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_65 
       (.I0(vga_memory_reg_1472_1535_6_8_n_2),
        .I1(vga_memory_reg_1408_1471_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_6_8_n_2),
        .O(\red[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_66 
       (.I0(vga_memory_reg_1728_1791_6_8_n_2),
        .I1(vga_memory_reg_1664_1727_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_6_8_n_2),
        .O(\red[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_67 
       (.I0(vga_memory_reg_1984_2047_6_8_n_2),
        .I1(vga_memory_reg_1920_1983_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_6_8_n_2),
        .O(\red[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_68 
       (.I0(vga_memory_reg_192_255_6_8_n_2),
        .I1(vga_memory_reg_128_191_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_64_127_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_6_8_n_2),
        .O(\red[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_69 
       (.I0(vga_memory_reg_448_511_6_8_n_2),
        .I1(vga_memory_reg_384_447_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_320_383_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_6_8_n_2),
        .O(\red[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_7 
       (.I0(\red_reg[0]_i_20_n_0 ),
        .I1(\red_reg[0]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[0]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[0]_i_23_n_0 ),
        .O(\red[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_70 
       (.I0(vga_memory_reg_704_767_6_8_n_2),
        .I1(vga_memory_reg_640_703_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_576_639_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_6_8_n_2),
        .O(\red[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_71 
       (.I0(vga_memory_reg_960_1023_6_8_n_2),
        .I1(vga_memory_reg_896_959_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_832_895_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_6_8_n_2),
        .O(\red[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_72 
       (.I0(vga_memory_reg_7360_7423_6_8_n_2),
        .I1(vga_memory_reg_7296_7359_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_6_8_n_2),
        .O(\red[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_73 
       (.I0(vga_memory_reg_7616_7679_6_8_n_2),
        .I1(vga_memory_reg_7552_7615_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_6_8_n_2),
        .O(\red[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_74 
       (.I0(vga_memory_reg_7872_7935_6_8_n_2),
        .I1(vga_memory_reg_7808_7871_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_6_8_n_2),
        .O(\red[0]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_75 
       (.I0(vga_memory_reg_8128_8191_6_8_n_2),
        .I1(vga_memory_reg_8064_8127_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_6_8_n_2),
        .O(\red[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_76 
       (.I0(vga_memory_reg_6336_6399_6_8_n_2),
        .I1(vga_memory_reg_6272_6335_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_6_8_n_2),
        .O(\red[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_77 
       (.I0(vga_memory_reg_6592_6655_6_8_n_2),
        .I1(vga_memory_reg_6528_6591_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_6_8_n_2),
        .O(\red[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_78 
       (.I0(vga_memory_reg_6848_6911_6_8_n_2),
        .I1(vga_memory_reg_6784_6847_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_6_8_n_2),
        .O(\red[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_79 
       (.I0(vga_memory_reg_7104_7167_6_8_n_2),
        .I1(vga_memory_reg_7040_7103_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_6_8_n_2),
        .O(\red[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_80 
       (.I0(vga_memory_reg_5312_5375_6_8_n_2),
        .I1(vga_memory_reg_5248_5311_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_6_8_n_2),
        .O(\red[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_81 
       (.I0(vga_memory_reg_5568_5631_6_8_n_2),
        .I1(vga_memory_reg_5504_5567_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_6_8_n_2),
        .O(\red[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_82 
       (.I0(vga_memory_reg_5824_5887_6_8_n_2),
        .I1(vga_memory_reg_5760_5823_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_6_8_n_2),
        .O(\red[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_83 
       (.I0(vga_memory_reg_6080_6143_6_8_n_2),
        .I1(vga_memory_reg_6016_6079_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_6_8_n_2),
        .O(\red[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_84 
       (.I0(vga_memory_reg_4288_4351_6_8_n_2),
        .I1(vga_memory_reg_4224_4287_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_6_8_n_2),
        .O(\red[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_85 
       (.I0(vga_memory_reg_4544_4607_6_8_n_2),
        .I1(vga_memory_reg_4480_4543_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_6_8_n_2),
        .O(\red[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_86 
       (.I0(vga_memory_reg_4800_4863_6_8_n_2),
        .I1(vga_memory_reg_4736_4799_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_6_8_n_2),
        .O(\red[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_87 
       (.I0(vga_memory_reg_5056_5119_6_8_n_2),
        .I1(vga_memory_reg_4992_5055_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_6_8_n_2),
        .O(\red[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_88 
       (.I0(vga_memory_reg_11456_11519_6_8_n_2),
        .I1(vga_memory_reg_11392_11455_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_6_8_n_2),
        .O(\red[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_89 
       (.I0(vga_memory_reg_11712_11775_6_8_n_2),
        .I1(vga_memory_reg_11648_11711_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_6_8_n_2),
        .O(\red[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_90 
       (.I0(vga_memory_reg_11968_12031_6_8_n_2),
        .I1(vga_memory_reg_11904_11967_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_6_8_n_2),
        .O(\red[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_91 
       (.I0(vga_memory_reg_12224_12287_6_8_n_2),
        .I1(vga_memory_reg_12160_12223_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_6_8_n_2),
        .O(\red[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_92 
       (.I0(vga_memory_reg_10432_10495_6_8_n_2),
        .I1(vga_memory_reg_10368_10431_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_6_8_n_2),
        .O(\red[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_93 
       (.I0(vga_memory_reg_10688_10751_6_8_n_2),
        .I1(vga_memory_reg_10624_10687_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_6_8_n_2),
        .O(\red[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_94 
       (.I0(vga_memory_reg_10944_11007_6_8_n_2),
        .I1(vga_memory_reg_10880_10943_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_6_8_n_2),
        .O(\red[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_95 
       (.I0(vga_memory_reg_11200_11263_6_8_n_2),
        .I1(vga_memory_reg_11136_11199_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_6_8_n_2),
        .O(\red[0]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_96 
       (.I0(vga_memory_reg_9408_9471_6_8_n_2),
        .I1(vga_memory_reg_9344_9407_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_6_8_n_2),
        .O(\red[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_97 
       (.I0(vga_memory_reg_9664_9727_6_8_n_2),
        .I1(vga_memory_reg_9600_9663_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_6_8_n_2),
        .O(\red[0]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_98 
       (.I0(vga_memory_reg_9920_9983_6_8_n_2),
        .I1(vga_memory_reg_9856_9919_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_6_8_n_2),
        .O(\red[0]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[0]_i_99 
       (.I0(vga_memory_reg_10176_10239_6_8_n_2),
        .I1(vga_memory_reg_10112_10175_6_8_n_2),
        .I2(\red_reg[0]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_6_8_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_6_8_n_2),
        .O(\red[0]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_100 
       (.I0(vga_memory_reg_8384_8447_9_11_n_0),
        .I1(vga_memory_reg_8320_8383_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_9_11_n_0),
        .O(\red[1]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_101 
       (.I0(vga_memory_reg_8640_8703_9_11_n_0),
        .I1(vga_memory_reg_8576_8639_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_9_11_n_0),
        .O(\red[1]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_102 
       (.I0(vga_memory_reg_8896_8959_9_11_n_0),
        .I1(vga_memory_reg_8832_8895_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_9_11_n_0),
        .O(\red[1]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_103 
       (.I0(vga_memory_reg_9152_9215_9_11_n_0),
        .I1(vga_memory_reg_9088_9151_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_9_11_n_0),
        .O(\red[1]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_104 
       (.I0(vga_memory_reg_15552_15615_9_11_n_0),
        .I1(vga_memory_reg_15488_15551_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_9_11_n_0),
        .O(\red[1]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_105 
       (.I0(vga_memory_reg_15808_15871_9_11_n_0),
        .I1(vga_memory_reg_15744_15807_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_9_11_n_0),
        .O(\red[1]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_106 
       (.I0(vga_memory_reg_16064_16127_9_11_n_0),
        .I1(vga_memory_reg_16000_16063_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_9_11_n_0),
        .O(\red[1]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_107 
       (.I0(vga_memory_reg_16320_16383_9_11_n_0),
        .I1(vga_memory_reg_16256_16319_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_9_11_n_0),
        .O(\red[1]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_108 
       (.I0(vga_memory_reg_14528_14591_9_11_n_0),
        .I1(vga_memory_reg_14464_14527_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_9_11_n_0),
        .O(\red[1]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_109 
       (.I0(vga_memory_reg_14784_14847_9_11_n_0),
        .I1(vga_memory_reg_14720_14783_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_9_11_n_0),
        .O(\red[1]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_110 
       (.I0(vga_memory_reg_15040_15103_9_11_n_0),
        .I1(vga_memory_reg_14976_15039_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_9_11_n_0),
        .O(\red[1]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_111 
       (.I0(vga_memory_reg_15296_15359_9_11_n_0),
        .I1(vga_memory_reg_15232_15295_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_9_11_n_0),
        .O(\red[1]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_112 
       (.I0(vga_memory_reg_13504_13567_9_11_n_0),
        .I1(vga_memory_reg_13440_13503_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_9_11_n_0),
        .O(\red[1]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_113 
       (.I0(vga_memory_reg_13760_13823_9_11_n_0),
        .I1(vga_memory_reg_13696_13759_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_9_11_n_0),
        .O(\red[1]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_114 
       (.I0(vga_memory_reg_14016_14079_9_11_n_0),
        .I1(vga_memory_reg_13952_14015_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_9_11_n_0),
        .O(\red[1]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_115 
       (.I0(vga_memory_reg_14272_14335_9_11_n_0),
        .I1(vga_memory_reg_14208_14271_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_9_11_n_0),
        .O(\red[1]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_116 
       (.I0(vga_memory_reg_12480_12543_9_11_n_0),
        .I1(vga_memory_reg_12416_12479_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_9_11_n_0),
        .O(\red[1]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_117 
       (.I0(vga_memory_reg_12736_12799_9_11_n_0),
        .I1(vga_memory_reg_12672_12735_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_9_11_n_0),
        .O(\red[1]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_118 
       (.I0(vga_memory_reg_12992_13055_9_11_n_0),
        .I1(vga_memory_reg_12928_12991_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_9_11_n_0),
        .O(\red[1]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_119 
       (.I0(vga_memory_reg_13248_13311_9_11_n_0),
        .I1(vga_memory_reg_13184_13247_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_9_11_n_0),
        .O(\red[1]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_4 
       (.I0(\red_reg[1]_i_8_n_0 ),
        .I1(\red_reg[1]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[1]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[1]_i_11_n_0 ),
        .O(\red[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_5 
       (.I0(\red_reg[1]_i_12_n_0 ),
        .I1(\red_reg[1]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[1]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[1]_i_15_n_0 ),
        .O(\red[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_56 
       (.I0(vga_memory_reg_3264_3327_9_11_n_0),
        .I1(vga_memory_reg_3200_3263_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_9_11_n_0),
        .O(\red[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_57 
       (.I0(vga_memory_reg_3520_3583_9_11_n_0),
        .I1(vga_memory_reg_3456_3519_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_9_11_n_0),
        .O(\red[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_58 
       (.I0(vga_memory_reg_3776_3839_9_11_n_0),
        .I1(vga_memory_reg_3712_3775_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_9_11_n_0),
        .O(\red[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_59 
       (.I0(vga_memory_reg_4032_4095_9_11_n_0),
        .I1(vga_memory_reg_3968_4031_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_9_11_n_0),
        .O(\red[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_6 
       (.I0(\red_reg[1]_i_16_n_0 ),
        .I1(\red_reg[1]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[1]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[1]_i_19_n_0 ),
        .O(\red[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_60 
       (.I0(vga_memory_reg_2240_2303_9_11_n_0),
        .I1(vga_memory_reg_2176_2239_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_9_11_n_0),
        .O(\red[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_61 
       (.I0(vga_memory_reg_2496_2559_9_11_n_0),
        .I1(vga_memory_reg_2432_2495_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_9_11_n_0),
        .O(\red[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_62 
       (.I0(vga_memory_reg_2752_2815_9_11_n_0),
        .I1(vga_memory_reg_2688_2751_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_9_11_n_0),
        .O(\red[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_63 
       (.I0(vga_memory_reg_3008_3071_9_11_n_0),
        .I1(vga_memory_reg_2944_3007_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_9_11_n_0),
        .O(\red[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_64 
       (.I0(vga_memory_reg_1216_1279_9_11_n_0),
        .I1(vga_memory_reg_1152_1215_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_9_11_n_0),
        .O(\red[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_65 
       (.I0(vga_memory_reg_1472_1535_9_11_n_0),
        .I1(vga_memory_reg_1408_1471_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_9_11_n_0),
        .O(\red[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_66 
       (.I0(vga_memory_reg_1728_1791_9_11_n_0),
        .I1(vga_memory_reg_1664_1727_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_9_11_n_0),
        .O(\red[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_67 
       (.I0(vga_memory_reg_1984_2047_9_11_n_0),
        .I1(vga_memory_reg_1920_1983_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_9_11_n_0),
        .O(\red[1]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_68 
       (.I0(vga_memory_reg_192_255_9_11_n_0),
        .I1(vga_memory_reg_128_191_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_64_127_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_9_11_n_0),
        .O(\red[1]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_69 
       (.I0(vga_memory_reg_448_511_9_11_n_0),
        .I1(vga_memory_reg_384_447_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_320_383_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_9_11_n_0),
        .O(\red[1]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_7 
       (.I0(\red_reg[1]_i_20_n_0 ),
        .I1(\red_reg[1]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[1]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[1]_i_23_n_0 ),
        .O(\red[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_70 
       (.I0(vga_memory_reg_704_767_9_11_n_0),
        .I1(vga_memory_reg_640_703_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_576_639_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_9_11_n_0),
        .O(\red[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_71 
       (.I0(vga_memory_reg_960_1023_9_11_n_0),
        .I1(vga_memory_reg_896_959_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_832_895_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_9_11_n_0),
        .O(\red[1]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_72 
       (.I0(vga_memory_reg_7360_7423_9_11_n_0),
        .I1(vga_memory_reg_7296_7359_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_9_11_n_0),
        .O(\red[1]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_73 
       (.I0(vga_memory_reg_7616_7679_9_11_n_0),
        .I1(vga_memory_reg_7552_7615_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_9_11_n_0),
        .O(\red[1]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_74 
       (.I0(vga_memory_reg_7872_7935_9_11_n_0),
        .I1(vga_memory_reg_7808_7871_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_9_11_n_0),
        .O(\red[1]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_75 
       (.I0(vga_memory_reg_8128_8191_9_11_n_0),
        .I1(vga_memory_reg_8064_8127_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_9_11_n_0),
        .O(\red[1]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_76 
       (.I0(vga_memory_reg_6336_6399_9_11_n_0),
        .I1(vga_memory_reg_6272_6335_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_9_11_n_0),
        .O(\red[1]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_77 
       (.I0(vga_memory_reg_6592_6655_9_11_n_0),
        .I1(vga_memory_reg_6528_6591_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_9_11_n_0),
        .O(\red[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_78 
       (.I0(vga_memory_reg_6848_6911_9_11_n_0),
        .I1(vga_memory_reg_6784_6847_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_9_11_n_0),
        .O(\red[1]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_79 
       (.I0(vga_memory_reg_7104_7167_9_11_n_0),
        .I1(vga_memory_reg_7040_7103_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_9_11_n_0),
        .O(\red[1]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_80 
       (.I0(vga_memory_reg_5312_5375_9_11_n_0),
        .I1(vga_memory_reg_5248_5311_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_9_11_n_0),
        .O(\red[1]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_81 
       (.I0(vga_memory_reg_5568_5631_9_11_n_0),
        .I1(vga_memory_reg_5504_5567_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_9_11_n_0),
        .O(\red[1]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_82 
       (.I0(vga_memory_reg_5824_5887_9_11_n_0),
        .I1(vga_memory_reg_5760_5823_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_9_11_n_0),
        .O(\red[1]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_83 
       (.I0(vga_memory_reg_6080_6143_9_11_n_0),
        .I1(vga_memory_reg_6016_6079_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_9_11_n_0),
        .O(\red[1]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_84 
       (.I0(vga_memory_reg_4288_4351_9_11_n_0),
        .I1(vga_memory_reg_4224_4287_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_9_11_n_0),
        .O(\red[1]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_85 
       (.I0(vga_memory_reg_4544_4607_9_11_n_0),
        .I1(vga_memory_reg_4480_4543_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_9_11_n_0),
        .O(\red[1]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_86 
       (.I0(vga_memory_reg_4800_4863_9_11_n_0),
        .I1(vga_memory_reg_4736_4799_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_9_11_n_0),
        .O(\red[1]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_87 
       (.I0(vga_memory_reg_5056_5119_9_11_n_0),
        .I1(vga_memory_reg_4992_5055_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_9_11_n_0),
        .O(\red[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_88 
       (.I0(vga_memory_reg_11456_11519_9_11_n_0),
        .I1(vga_memory_reg_11392_11455_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_9_11_n_0),
        .O(\red[1]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_89 
       (.I0(vga_memory_reg_11712_11775_9_11_n_0),
        .I1(vga_memory_reg_11648_11711_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_9_11_n_0),
        .O(\red[1]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_90 
       (.I0(vga_memory_reg_11968_12031_9_11_n_0),
        .I1(vga_memory_reg_11904_11967_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_9_11_n_0),
        .O(\red[1]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_91 
       (.I0(vga_memory_reg_12224_12287_9_11_n_0),
        .I1(vga_memory_reg_12160_12223_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_9_11_n_0),
        .O(\red[1]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_92 
       (.I0(vga_memory_reg_10432_10495_9_11_n_0),
        .I1(vga_memory_reg_10368_10431_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_9_11_n_0),
        .O(\red[1]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_93 
       (.I0(vga_memory_reg_10688_10751_9_11_n_0),
        .I1(vga_memory_reg_10624_10687_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_9_11_n_0),
        .O(\red[1]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_94 
       (.I0(vga_memory_reg_10944_11007_9_11_n_0),
        .I1(vga_memory_reg_10880_10943_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_9_11_n_0),
        .O(\red[1]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_95 
       (.I0(vga_memory_reg_11200_11263_9_11_n_0),
        .I1(vga_memory_reg_11136_11199_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_9_11_n_0),
        .O(\red[1]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_96 
       (.I0(vga_memory_reg_9408_9471_9_11_n_0),
        .I1(vga_memory_reg_9344_9407_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_9_11_n_0),
        .O(\red[1]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_97 
       (.I0(vga_memory_reg_9664_9727_9_11_n_0),
        .I1(vga_memory_reg_9600_9663_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_9_11_n_0),
        .O(\red[1]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_98 
       (.I0(vga_memory_reg_9920_9983_9_11_n_0),
        .I1(vga_memory_reg_9856_9919_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_9_11_n_0),
        .O(\red[1]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[1]_i_99 
       (.I0(vga_memory_reg_10176_10239_9_11_n_0),
        .I1(vga_memory_reg_10112_10175_9_11_n_0),
        .I2(\red_reg[1]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_9_11_n_0),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_9_11_n_0),
        .O(\red[1]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_100 
       (.I0(vga_memory_reg_8384_8447_9_11_n_1),
        .I1(vga_memory_reg_8320_8383_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8256_8319_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_9_11_n_1),
        .O(\red[2]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_101 
       (.I0(vga_memory_reg_8640_8703_9_11_n_1),
        .I1(vga_memory_reg_8576_8639_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8512_8575_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_9_11_n_1),
        .O(\red[2]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_102 
       (.I0(vga_memory_reg_8896_8959_9_11_n_1),
        .I1(vga_memory_reg_8832_8895_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8768_8831_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_9_11_n_1),
        .O(\red[2]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_103 
       (.I0(vga_memory_reg_9152_9215_9_11_n_1),
        .I1(vga_memory_reg_9088_9151_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9024_9087_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_9_11_n_1),
        .O(\red[2]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_104 
       (.I0(vga_memory_reg_15552_15615_9_11_n_1),
        .I1(vga_memory_reg_15488_15551_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15424_15487_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_9_11_n_1),
        .O(\red[2]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_105 
       (.I0(vga_memory_reg_15808_15871_9_11_n_1),
        .I1(vga_memory_reg_15744_15807_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15680_15743_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_9_11_n_1),
        .O(\red[2]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_106 
       (.I0(vga_memory_reg_16064_16127_9_11_n_1),
        .I1(vga_memory_reg_16000_16063_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15936_15999_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_9_11_n_1),
        .O(\red[2]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_107 
       (.I0(vga_memory_reg_16320_16383_9_11_n_1),
        .I1(vga_memory_reg_16256_16319_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_16192_16255_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_9_11_n_1),
        .O(\red[2]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_108 
       (.I0(vga_memory_reg_14528_14591_9_11_n_1),
        .I1(vga_memory_reg_14464_14527_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14400_14463_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_9_11_n_1),
        .O(\red[2]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_109 
       (.I0(vga_memory_reg_14784_14847_9_11_n_1),
        .I1(vga_memory_reg_14720_14783_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14656_14719_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_9_11_n_1),
        .O(\red[2]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_110 
       (.I0(vga_memory_reg_15040_15103_9_11_n_1),
        .I1(vga_memory_reg_14976_15039_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14912_14975_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_9_11_n_1),
        .O(\red[2]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_111 
       (.I0(vga_memory_reg_15296_15359_9_11_n_1),
        .I1(vga_memory_reg_15232_15295_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_15168_15231_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_9_11_n_1),
        .O(\red[2]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_112 
       (.I0(vga_memory_reg_13504_13567_9_11_n_1),
        .I1(vga_memory_reg_13440_13503_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13376_13439_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_9_11_n_1),
        .O(\red[2]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_113 
       (.I0(vga_memory_reg_13760_13823_9_11_n_1),
        .I1(vga_memory_reg_13696_13759_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13632_13695_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_9_11_n_1),
        .O(\red[2]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_114 
       (.I0(vga_memory_reg_14016_14079_9_11_n_1),
        .I1(vga_memory_reg_13952_14015_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13888_13951_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_9_11_n_1),
        .O(\red[2]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_115 
       (.I0(vga_memory_reg_14272_14335_9_11_n_1),
        .I1(vga_memory_reg_14208_14271_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_14144_14207_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_9_11_n_1),
        .O(\red[2]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_116 
       (.I0(vga_memory_reg_12480_12543_9_11_n_1),
        .I1(vga_memory_reg_12416_12479_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12352_12415_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_9_11_n_1),
        .O(\red[2]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_117 
       (.I0(vga_memory_reg_12736_12799_9_11_n_1),
        .I1(vga_memory_reg_12672_12735_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12608_12671_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_9_11_n_1),
        .O(\red[2]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_118 
       (.I0(vga_memory_reg_12992_13055_9_11_n_1),
        .I1(vga_memory_reg_12928_12991_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12864_12927_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_9_11_n_1),
        .O(\red[2]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_119 
       (.I0(vga_memory_reg_13248_13311_9_11_n_1),
        .I1(vga_memory_reg_13184_13247_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_13120_13183_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_9_11_n_1),
        .O(\red[2]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_4 
       (.I0(\red_reg[2]_i_8_n_0 ),
        .I1(\red_reg[2]_i_9_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[2]_i_10_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[2]_i_11_n_0 ),
        .O(\red[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_5 
       (.I0(\red_reg[2]_i_12_n_0 ),
        .I1(\red_reg[2]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[2]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[2]_i_15_n_0 ),
        .O(\red[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_56 
       (.I0(vga_memory_reg_3264_3327_9_11_n_1),
        .I1(vga_memory_reg_3200_3263_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3136_3199_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_9_11_n_1),
        .O(\red[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_57 
       (.I0(vga_memory_reg_3520_3583_9_11_n_1),
        .I1(vga_memory_reg_3456_3519_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3392_3455_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_9_11_n_1),
        .O(\red[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_58 
       (.I0(vga_memory_reg_3776_3839_9_11_n_1),
        .I1(vga_memory_reg_3712_3775_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3648_3711_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_9_11_n_1),
        .O(\red[2]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_59 
       (.I0(vga_memory_reg_4032_4095_9_11_n_1),
        .I1(vga_memory_reg_3968_4031_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_3904_3967_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_9_11_n_1),
        .O(\red[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_6 
       (.I0(\red_reg[2]_i_16_n_0 ),
        .I1(\red_reg[2]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[2]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[2]_i_19_n_0 ),
        .O(\red[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_60 
       (.I0(vga_memory_reg_2240_2303_9_11_n_1),
        .I1(vga_memory_reg_2176_2239_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2112_2175_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_9_11_n_1),
        .O(\red[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_61 
       (.I0(vga_memory_reg_2496_2559_9_11_n_1),
        .I1(vga_memory_reg_2432_2495_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2368_2431_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_9_11_n_1),
        .O(\red[2]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_62 
       (.I0(vga_memory_reg_2752_2815_9_11_n_1),
        .I1(vga_memory_reg_2688_2751_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2624_2687_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_9_11_n_1),
        .O(\red[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_63 
       (.I0(vga_memory_reg_3008_3071_9_11_n_1),
        .I1(vga_memory_reg_2944_3007_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_2880_2943_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_9_11_n_1),
        .O(\red[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_64 
       (.I0(vga_memory_reg_1216_1279_9_11_n_1),
        .I1(vga_memory_reg_1152_1215_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1088_1151_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_9_11_n_1),
        .O(\red[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_65 
       (.I0(vga_memory_reg_1472_1535_9_11_n_1),
        .I1(vga_memory_reg_1408_1471_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1344_1407_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_9_11_n_1),
        .O(\red[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_66 
       (.I0(vga_memory_reg_1728_1791_9_11_n_1),
        .I1(vga_memory_reg_1664_1727_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1600_1663_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_9_11_n_1),
        .O(\red[2]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_67 
       (.I0(vga_memory_reg_1984_2047_9_11_n_1),
        .I1(vga_memory_reg_1920_1983_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_1856_1919_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_9_11_n_1),
        .O(\red[2]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_68 
       (.I0(vga_memory_reg_192_255_9_11_n_1),
        .I1(vga_memory_reg_128_191_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_64_127_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_9_11_n_1),
        .O(\red[2]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_69 
       (.I0(vga_memory_reg_448_511_9_11_n_1),
        .I1(vga_memory_reg_384_447_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_320_383_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_9_11_n_1),
        .O(\red[2]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_7 
       (.I0(\red_reg[2]_i_20_n_0 ),
        .I1(\red_reg[2]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[2]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[2]_i_23_n_0 ),
        .O(\red[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_70 
       (.I0(vga_memory_reg_704_767_9_11_n_1),
        .I1(vga_memory_reg_640_703_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_576_639_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_9_11_n_1),
        .O(\red[2]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_71 
       (.I0(vga_memory_reg_960_1023_9_11_n_1),
        .I1(vga_memory_reg_896_959_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_832_895_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_9_11_n_1),
        .O(\red[2]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_72 
       (.I0(vga_memory_reg_7360_7423_9_11_n_1),
        .I1(vga_memory_reg_7296_7359_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7232_7295_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_9_11_n_1),
        .O(\red[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_73 
       (.I0(vga_memory_reg_7616_7679_9_11_n_1),
        .I1(vga_memory_reg_7552_7615_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7488_7551_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_9_11_n_1),
        .O(\red[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_74 
       (.I0(vga_memory_reg_7872_7935_9_11_n_1),
        .I1(vga_memory_reg_7808_7871_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_7744_7807_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_9_11_n_1),
        .O(\red[2]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_75 
       (.I0(vga_memory_reg_8128_8191_9_11_n_1),
        .I1(vga_memory_reg_8064_8127_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_8000_8063_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_9_11_n_1),
        .O(\red[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_76 
       (.I0(vga_memory_reg_6336_6399_9_11_n_1),
        .I1(vga_memory_reg_6272_6335_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6208_6271_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_9_11_n_1),
        .O(\red[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_77 
       (.I0(vga_memory_reg_6592_6655_9_11_n_1),
        .I1(vga_memory_reg_6528_6591_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6464_6527_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_9_11_n_1),
        .O(\red[2]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_78 
       (.I0(vga_memory_reg_6848_6911_9_11_n_1),
        .I1(vga_memory_reg_6784_6847_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6720_6783_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_9_11_n_1),
        .O(\red[2]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_79 
       (.I0(vga_memory_reg_7104_7167_9_11_n_1),
        .I1(vga_memory_reg_7040_7103_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_6976_7039_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_9_11_n_1),
        .O(\red[2]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_80 
       (.I0(vga_memory_reg_5312_5375_9_11_n_1),
        .I1(vga_memory_reg_5248_5311_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5184_5247_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_9_11_n_1),
        .O(\red[2]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_81 
       (.I0(vga_memory_reg_5568_5631_9_11_n_1),
        .I1(vga_memory_reg_5504_5567_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5440_5503_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_9_11_n_1),
        .O(\red[2]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_82 
       (.I0(vga_memory_reg_5824_5887_9_11_n_1),
        .I1(vga_memory_reg_5760_5823_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5696_5759_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_9_11_n_1),
        .O(\red[2]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_83 
       (.I0(vga_memory_reg_6080_6143_9_11_n_1),
        .I1(vga_memory_reg_6016_6079_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_5952_6015_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_9_11_n_1),
        .O(\red[2]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_84 
       (.I0(vga_memory_reg_4288_4351_9_11_n_1),
        .I1(vga_memory_reg_4224_4287_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4160_4223_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_9_11_n_1),
        .O(\red[2]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_85 
       (.I0(vga_memory_reg_4544_4607_9_11_n_1),
        .I1(vga_memory_reg_4480_4543_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4416_4479_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_9_11_n_1),
        .O(\red[2]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_86 
       (.I0(vga_memory_reg_4800_4863_9_11_n_1),
        .I1(vga_memory_reg_4736_4799_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4672_4735_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_9_11_n_1),
        .O(\red[2]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_87 
       (.I0(vga_memory_reg_5056_5119_9_11_n_1),
        .I1(vga_memory_reg_4992_5055_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_4928_4991_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_9_11_n_1),
        .O(\red[2]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_88 
       (.I0(vga_memory_reg_11456_11519_9_11_n_1),
        .I1(vga_memory_reg_11392_11455_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11328_11391_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_9_11_n_1),
        .O(\red[2]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_89 
       (.I0(vga_memory_reg_11712_11775_9_11_n_1),
        .I1(vga_memory_reg_11648_11711_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11584_11647_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_9_11_n_1),
        .O(\red[2]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_90 
       (.I0(vga_memory_reg_11968_12031_9_11_n_1),
        .I1(vga_memory_reg_11904_11967_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11840_11903_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_9_11_n_1),
        .O(\red[2]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_91 
       (.I0(vga_memory_reg_12224_12287_9_11_n_1),
        .I1(vga_memory_reg_12160_12223_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_12096_12159_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_9_11_n_1),
        .O(\red[2]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_92 
       (.I0(vga_memory_reg_10432_10495_9_11_n_1),
        .I1(vga_memory_reg_10368_10431_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10304_10367_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_9_11_n_1),
        .O(\red[2]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_93 
       (.I0(vga_memory_reg_10688_10751_9_11_n_1),
        .I1(vga_memory_reg_10624_10687_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10560_10623_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_9_11_n_1),
        .O(\red[2]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_94 
       (.I0(vga_memory_reg_10944_11007_9_11_n_1),
        .I1(vga_memory_reg_10880_10943_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10816_10879_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_9_11_n_1),
        .O(\red[2]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_95 
       (.I0(vga_memory_reg_11200_11263_9_11_n_1),
        .I1(vga_memory_reg_11136_11199_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_11072_11135_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_9_11_n_1),
        .O(\red[2]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_96 
       (.I0(vga_memory_reg_9408_9471_9_11_n_1),
        .I1(vga_memory_reg_9344_9407_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9280_9343_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_9_11_n_1),
        .O(\red[2]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_97 
       (.I0(vga_memory_reg_9664_9727_9_11_n_1),
        .I1(vga_memory_reg_9600_9663_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9536_9599_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_9_11_n_1),
        .O(\red[2]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_98 
       (.I0(vga_memory_reg_9920_9983_9_11_n_1),
        .I1(vga_memory_reg_9856_9919_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_9792_9855_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_9_11_n_1),
        .O(\red[2]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[2]_i_99 
       (.I0(vga_memory_reg_10176_10239_9_11_n_1),
        .I1(vga_memory_reg_10112_10175_9_11_n_1),
        .I2(\red_reg[2]_i_49_0 ),
        .I3(vga_memory_reg_10048_10111_9_11_n_1),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_9_11_n_1),
        .O(\red[2]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_10 
       (.I0(\red_reg[3]_i_20_n_0 ),
        .I1(\red_reg[3]_i_21_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[3]_i_22_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[3]_i_23_n_0 ),
        .O(\red[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_100 
       (.I0(vga_memory_reg_9408_9471_9_11_n_2),
        .I1(vga_memory_reg_9344_9407_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_9280_9343_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9216_9279_9_11_n_2),
        .O(\red[3]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_101 
       (.I0(vga_memory_reg_9664_9727_9_11_n_2),
        .I1(vga_memory_reg_9600_9663_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_9536_9599_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9472_9535_9_11_n_2),
        .O(\red[3]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_102 
       (.I0(vga_memory_reg_9920_9983_9_11_n_2),
        .I1(vga_memory_reg_9856_9919_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_9792_9855_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9728_9791_9_11_n_2),
        .O(\red[3]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_103 
       (.I0(vga_memory_reg_10176_10239_9_11_n_2),
        .I1(vga_memory_reg_10112_10175_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_10048_10111_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_9984_10047_9_11_n_2),
        .O(\red[3]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_104 
       (.I0(vga_memory_reg_8384_8447_9_11_n_2),
        .I1(vga_memory_reg_8320_8383_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_8256_8319_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8192_8255_9_11_n_2),
        .O(\red[3]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_105 
       (.I0(vga_memory_reg_8640_8703_9_11_n_2),
        .I1(vga_memory_reg_8576_8639_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_8512_8575_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8448_8511_9_11_n_2),
        .O(\red[3]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_106 
       (.I0(vga_memory_reg_8896_8959_9_11_n_2),
        .I1(vga_memory_reg_8832_8895_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_8768_8831_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8704_8767_9_11_n_2),
        .O(\red[3]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_107 
       (.I0(vga_memory_reg_9152_9215_9_11_n_2),
        .I1(vga_memory_reg_9088_9151_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_9024_9087_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_8960_9023_9_11_n_2),
        .O(\red[3]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_108 
       (.I0(vga_memory_reg_15552_15615_9_11_n_2),
        .I1(vga_memory_reg_15488_15551_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_15424_15487_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15360_15423_9_11_n_2),
        .O(\red[3]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_109 
       (.I0(vga_memory_reg_15808_15871_9_11_n_2),
        .I1(vga_memory_reg_15744_15807_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_15680_15743_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15616_15679_9_11_n_2),
        .O(\red[3]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_11 
       (.I0(\red_reg[3]_i_24_n_0 ),
        .I1(\red_reg[3]_i_25_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[3]_i_26_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[3]_i_27_n_0 ),
        .O(\red[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_110 
       (.I0(vga_memory_reg_16064_16127_9_11_n_2),
        .I1(vga_memory_reg_16000_16063_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_15936_15999_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15872_15935_9_11_n_2),
        .O(\red[3]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_111 
       (.I0(vga_memory_reg_16320_16383_9_11_n_2),
        .I1(vga_memory_reg_16256_16319_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_16192_16255_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_16128_16191_9_11_n_2),
        .O(\red[3]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_112 
       (.I0(vga_memory_reg_14528_14591_9_11_n_2),
        .I1(vga_memory_reg_14464_14527_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_14400_14463_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14336_14399_9_11_n_2),
        .O(\red[3]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_113 
       (.I0(vga_memory_reg_14784_14847_9_11_n_2),
        .I1(vga_memory_reg_14720_14783_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_14656_14719_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14592_14655_9_11_n_2),
        .O(\red[3]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_114 
       (.I0(vga_memory_reg_15040_15103_9_11_n_2),
        .I1(vga_memory_reg_14976_15039_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_14912_14975_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14848_14911_9_11_n_2),
        .O(\red[3]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_115 
       (.I0(vga_memory_reg_15296_15359_9_11_n_2),
        .I1(vga_memory_reg_15232_15295_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_15168_15231_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_15104_15167_9_11_n_2),
        .O(\red[3]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_116 
       (.I0(vga_memory_reg_13504_13567_9_11_n_2),
        .I1(vga_memory_reg_13440_13503_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_13376_13439_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13312_13375_9_11_n_2),
        .O(\red[3]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_117 
       (.I0(vga_memory_reg_13760_13823_9_11_n_2),
        .I1(vga_memory_reg_13696_13759_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_13632_13695_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13568_13631_9_11_n_2),
        .O(\red[3]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_118 
       (.I0(vga_memory_reg_14016_14079_9_11_n_2),
        .I1(vga_memory_reg_13952_14015_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_13888_13951_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13824_13887_9_11_n_2),
        .O(\red[3]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_119 
       (.I0(vga_memory_reg_14272_14335_9_11_n_2),
        .I1(vga_memory_reg_14208_14271_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_14144_14207_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_14080_14143_9_11_n_2),
        .O(\red[3]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_120 
       (.I0(vga_memory_reg_12480_12543_9_11_n_2),
        .I1(vga_memory_reg_12416_12479_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_12352_12415_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12288_12351_9_11_n_2),
        .O(\red[3]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_121 
       (.I0(vga_memory_reg_12736_12799_9_11_n_2),
        .I1(vga_memory_reg_12672_12735_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_12608_12671_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12544_12607_9_11_n_2),
        .O(\red[3]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_122 
       (.I0(vga_memory_reg_12992_13055_9_11_n_2),
        .I1(vga_memory_reg_12928_12991_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_12864_12927_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12800_12863_9_11_n_2),
        .O(\red[3]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_123 
       (.I0(vga_memory_reg_13248_13311_9_11_n_2),
        .I1(vga_memory_reg_13184_13247_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_13120_13183_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_13056_13119_9_11_n_2),
        .O(\red[3]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_60 
       (.I0(vga_memory_reg_3264_3327_9_11_n_2),
        .I1(vga_memory_reg_3200_3263_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_3136_3199_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3072_3135_9_11_n_2),
        .O(\red[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_61 
       (.I0(vga_memory_reg_3520_3583_9_11_n_2),
        .I1(vga_memory_reg_3456_3519_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_3392_3455_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3328_3391_9_11_n_2),
        .O(\red[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_62 
       (.I0(vga_memory_reg_3776_3839_9_11_n_2),
        .I1(vga_memory_reg_3712_3775_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_3648_3711_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3584_3647_9_11_n_2),
        .O(\red[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_63 
       (.I0(vga_memory_reg_4032_4095_9_11_n_2),
        .I1(vga_memory_reg_3968_4031_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_3904_3967_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_3840_3903_9_11_n_2),
        .O(\red[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_64 
       (.I0(vga_memory_reg_2240_2303_9_11_n_2),
        .I1(vga_memory_reg_2176_2239_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_2112_2175_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2048_2111_9_11_n_2),
        .O(\red[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_65 
       (.I0(vga_memory_reg_2496_2559_9_11_n_2),
        .I1(vga_memory_reg_2432_2495_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_2368_2431_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2304_2367_9_11_n_2),
        .O(\red[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_66 
       (.I0(vga_memory_reg_2752_2815_9_11_n_2),
        .I1(vga_memory_reg_2688_2751_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_2624_2687_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2560_2623_9_11_n_2),
        .O(\red[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_67 
       (.I0(vga_memory_reg_3008_3071_9_11_n_2),
        .I1(vga_memory_reg_2944_3007_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_2880_2943_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_2816_2879_9_11_n_2),
        .O(\red[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_68 
       (.I0(vga_memory_reg_1216_1279_9_11_n_2),
        .I1(vga_memory_reg_1152_1215_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_1088_1151_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1024_1087_9_11_n_2),
        .O(\red[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_69 
       (.I0(vga_memory_reg_1472_1535_9_11_n_2),
        .I1(vga_memory_reg_1408_1471_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_1344_1407_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1280_1343_9_11_n_2),
        .O(\red[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_70 
       (.I0(vga_memory_reg_1728_1791_9_11_n_2),
        .I1(vga_memory_reg_1664_1727_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_1600_1663_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1536_1599_9_11_n_2),
        .O(\red[3]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_71 
       (.I0(vga_memory_reg_1984_2047_9_11_n_2),
        .I1(vga_memory_reg_1920_1983_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_1856_1919_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_1792_1855_9_11_n_2),
        .O(\red[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_72 
       (.I0(vga_memory_reg_192_255_9_11_n_2),
        .I1(vga_memory_reg_128_191_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_64_127_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_0_63_9_11_n_2),
        .O(\red[3]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_73 
       (.I0(vga_memory_reg_448_511_9_11_n_2),
        .I1(vga_memory_reg_384_447_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_320_383_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_256_319_9_11_n_2),
        .O(\red[3]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_74 
       (.I0(vga_memory_reg_704_767_9_11_n_2),
        .I1(vga_memory_reg_640_703_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_576_639_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_512_575_9_11_n_2),
        .O(\red[3]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_75 
       (.I0(vga_memory_reg_960_1023_9_11_n_2),
        .I1(vga_memory_reg_896_959_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_832_895_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_768_831_9_11_n_2),
        .O(\red[3]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_76 
       (.I0(vga_memory_reg_7360_7423_9_11_n_2),
        .I1(vga_memory_reg_7296_7359_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_7232_7295_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7168_7231_9_11_n_2),
        .O(\red[3]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_77 
       (.I0(vga_memory_reg_7616_7679_9_11_n_2),
        .I1(vga_memory_reg_7552_7615_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_7488_7551_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7424_7487_9_11_n_2),
        .O(\red[3]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_78 
       (.I0(vga_memory_reg_7872_7935_9_11_n_2),
        .I1(vga_memory_reg_7808_7871_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_7744_7807_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7680_7743_9_11_n_2),
        .O(\red[3]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_79 
       (.I0(vga_memory_reg_8128_8191_9_11_n_2),
        .I1(vga_memory_reg_8064_8127_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_8000_8063_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_7936_7999_9_11_n_2),
        .O(\red[3]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_8 
       (.I0(\red_reg[3]_i_12_n_0 ),
        .I1(\red_reg[3]_i_13_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[3]_i_14_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[3]_i_15_n_0 ),
        .O(\red[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_80 
       (.I0(vga_memory_reg_6336_6399_9_11_n_2),
        .I1(vga_memory_reg_6272_6335_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_6208_6271_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6144_6207_9_11_n_2),
        .O(\red[3]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_81 
       (.I0(vga_memory_reg_6592_6655_9_11_n_2),
        .I1(vga_memory_reg_6528_6591_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_6464_6527_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6400_6463_9_11_n_2),
        .O(\red[3]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_82 
       (.I0(vga_memory_reg_6848_6911_9_11_n_2),
        .I1(vga_memory_reg_6784_6847_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_6720_6783_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6656_6719_9_11_n_2),
        .O(\red[3]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_83 
       (.I0(vga_memory_reg_7104_7167_9_11_n_2),
        .I1(vga_memory_reg_7040_7103_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_6976_7039_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_6912_6975_9_11_n_2),
        .O(\red[3]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_84 
       (.I0(vga_memory_reg_5312_5375_9_11_n_2),
        .I1(vga_memory_reg_5248_5311_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_5184_5247_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5120_5183_9_11_n_2),
        .O(\red[3]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_85 
       (.I0(vga_memory_reg_5568_5631_9_11_n_2),
        .I1(vga_memory_reg_5504_5567_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_5440_5503_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5376_5439_9_11_n_2),
        .O(\red[3]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_86 
       (.I0(vga_memory_reg_5824_5887_9_11_n_2),
        .I1(vga_memory_reg_5760_5823_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_5696_5759_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5632_5695_9_11_n_2),
        .O(\red[3]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_87 
       (.I0(vga_memory_reg_6080_6143_9_11_n_2),
        .I1(vga_memory_reg_6016_6079_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_5952_6015_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_5888_5951_9_11_n_2),
        .O(\red[3]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_88 
       (.I0(vga_memory_reg_4288_4351_9_11_n_2),
        .I1(vga_memory_reg_4224_4287_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_4160_4223_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4096_4159_9_11_n_2),
        .O(\red[3]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_89 
       (.I0(vga_memory_reg_4544_4607_9_11_n_2),
        .I1(vga_memory_reg_4480_4543_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_4416_4479_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4352_4415_9_11_n_2),
        .O(\red[3]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_9 
       (.I0(\red_reg[3]_i_16_n_0 ),
        .I1(\red_reg[3]_i_17_n_0 ),
        .I2(\blue_reg[0]_0 [1]),
        .I3(\red_reg[3]_i_18_n_0 ),
        .I4(\blue_reg[0]_0 [0]),
        .I5(\red_reg[3]_i_19_n_0 ),
        .O(\red[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_90 
       (.I0(vga_memory_reg_4800_4863_9_11_n_2),
        .I1(vga_memory_reg_4736_4799_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_4672_4735_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4608_4671_9_11_n_2),
        .O(\red[3]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_91 
       (.I0(vga_memory_reg_5056_5119_9_11_n_2),
        .I1(vga_memory_reg_4992_5055_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_4928_4991_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_4864_4927_9_11_n_2),
        .O(\red[3]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_92 
       (.I0(vga_memory_reg_11456_11519_9_11_n_2),
        .I1(vga_memory_reg_11392_11455_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_11328_11391_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11264_11327_9_11_n_2),
        .O(\red[3]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_93 
       (.I0(vga_memory_reg_11712_11775_9_11_n_2),
        .I1(vga_memory_reg_11648_11711_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_11584_11647_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11520_11583_9_11_n_2),
        .O(\red[3]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_94 
       (.I0(vga_memory_reg_11968_12031_9_11_n_2),
        .I1(vga_memory_reg_11904_11967_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_11840_11903_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11776_11839_9_11_n_2),
        .O(\red[3]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_95 
       (.I0(vga_memory_reg_12224_12287_9_11_n_2),
        .I1(vga_memory_reg_12160_12223_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_12096_12159_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_12032_12095_9_11_n_2),
        .O(\red[3]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_96 
       (.I0(vga_memory_reg_10432_10495_9_11_n_2),
        .I1(vga_memory_reg_10368_10431_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_10304_10367_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10240_10303_9_11_n_2),
        .O(\red[3]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_97 
       (.I0(vga_memory_reg_10688_10751_9_11_n_2),
        .I1(vga_memory_reg_10624_10687_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_10560_10623_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10496_10559_9_11_n_2),
        .O(\red[3]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_98 
       (.I0(vga_memory_reg_10944_11007_9_11_n_2),
        .I1(vga_memory_reg_10880_10943_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_10816_10879_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_10752_10815_9_11_n_2),
        .O(\red[3]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \red[3]_i_99 
       (.I0(vga_memory_reg_11200_11263_9_11_n_2),
        .I1(vga_memory_reg_11136_11199_9_11_n_2),
        .I2(\red_reg[3]_i_53_1 ),
        .I3(vga_memory_reg_11072_11135_9_11_n_2),
        .I4(\red_reg[3]_i_53_0 [5]),
        .I5(vga_memory_reg_11008_11071_9_11_n_2),
        .O(\red[3]_i_99_n_0 ));
  FDRE \red_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(red[0]),
        .R(SR));
  MUXF8 \red_reg[0]_i_1 
       (.I0(\red_reg[0]_i_2_n_0 ),
        .I1(\red_reg[0]_i_3_n_0 ),
        .O(p_1_in[0]),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \red_reg[0]_i_10 
       (.I0(\red_reg[0]_i_28_n_0 ),
        .I1(\red_reg[0]_i_29_n_0 ),
        .O(\red_reg[0]_i_10_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_11 
       (.I0(\red_reg[0]_i_30_n_0 ),
        .I1(\red_reg[0]_i_31_n_0 ),
        .O(\red_reg[0]_i_11_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_12 
       (.I0(\red_reg[0]_i_32_n_0 ),
        .I1(\red_reg[0]_i_33_n_0 ),
        .O(\red_reg[0]_i_12_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_13 
       (.I0(\red_reg[0]_i_34_n_0 ),
        .I1(\red_reg[0]_i_35_n_0 ),
        .O(\red_reg[0]_i_13_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_14 
       (.I0(\red_reg[0]_i_36_n_0 ),
        .I1(\red_reg[0]_i_37_n_0 ),
        .O(\red_reg[0]_i_14_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_15 
       (.I0(\red_reg[0]_i_38_n_0 ),
        .I1(\red_reg[0]_i_39_n_0 ),
        .O(\red_reg[0]_i_15_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_16 
       (.I0(\red_reg[0]_i_40_n_0 ),
        .I1(\red_reg[0]_i_41_n_0 ),
        .O(\red_reg[0]_i_16_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_17 
       (.I0(\red_reg[0]_i_42_n_0 ),
        .I1(\red_reg[0]_i_43_n_0 ),
        .O(\red_reg[0]_i_17_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_18 
       (.I0(\red_reg[0]_i_44_n_0 ),
        .I1(\red_reg[0]_i_45_n_0 ),
        .O(\red_reg[0]_i_18_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_19 
       (.I0(\red_reg[0]_i_46_n_0 ),
        .I1(\red_reg[0]_i_47_n_0 ),
        .O(\red_reg[0]_i_19_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \red_reg[0]_i_2 
       (.I0(\red[0]_i_4_n_0 ),
        .I1(\red[0]_i_5_n_0 ),
        .O(\red_reg[0]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \red_reg[0]_i_20 
       (.I0(\red_reg[0]_i_48_n_0 ),
        .I1(\red_reg[0]_i_49_n_0 ),
        .O(\red_reg[0]_i_20_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_21 
       (.I0(\red_reg[0]_i_50_n_0 ),
        .I1(\red_reg[0]_i_51_n_0 ),
        .O(\red_reg[0]_i_21_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_22 
       (.I0(\red_reg[0]_i_52_n_0 ),
        .I1(\red_reg[0]_i_53_n_0 ),
        .O(\red_reg[0]_i_22_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_23 
       (.I0(\red_reg[0]_i_54_n_0 ),
        .I1(\red_reg[0]_i_55_n_0 ),
        .O(\red_reg[0]_i_23_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \red_reg[0]_i_24 
       (.I0(\red[0]_i_56_n_0 ),
        .I1(\red[0]_i_57_n_0 ),
        .O(\red_reg[0]_i_24_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_25 
       (.I0(\red[0]_i_58_n_0 ),
        .I1(\red[0]_i_59_n_0 ),
        .O(\red_reg[0]_i_25_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_26 
       (.I0(\red[0]_i_60_n_0 ),
        .I1(\red[0]_i_61_n_0 ),
        .O(\red_reg[0]_i_26_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_27 
       (.I0(\red[0]_i_62_n_0 ),
        .I1(\red[0]_i_63_n_0 ),
        .O(\red_reg[0]_i_27_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_28 
       (.I0(\red[0]_i_64_n_0 ),
        .I1(\red[0]_i_65_n_0 ),
        .O(\red_reg[0]_i_28_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_29 
       (.I0(\red[0]_i_66_n_0 ),
        .I1(\red[0]_i_67_n_0 ),
        .O(\red_reg[0]_i_29_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_3 
       (.I0(\red[0]_i_6_n_0 ),
        .I1(\red[0]_i_7_n_0 ),
        .O(\red_reg[0]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \red_reg[0]_i_30 
       (.I0(\red[0]_i_68_n_0 ),
        .I1(\red[0]_i_69_n_0 ),
        .O(\red_reg[0]_i_30_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_31 
       (.I0(\red[0]_i_70_n_0 ),
        .I1(\red[0]_i_71_n_0 ),
        .O(\red_reg[0]_i_31_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_32 
       (.I0(\red[0]_i_72_n_0 ),
        .I1(\red[0]_i_73_n_0 ),
        .O(\red_reg[0]_i_32_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_33 
       (.I0(\red[0]_i_74_n_0 ),
        .I1(\red[0]_i_75_n_0 ),
        .O(\red_reg[0]_i_33_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_34 
       (.I0(\red[0]_i_76_n_0 ),
        .I1(\red[0]_i_77_n_0 ),
        .O(\red_reg[0]_i_34_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_35 
       (.I0(\red[0]_i_78_n_0 ),
        .I1(\red[0]_i_79_n_0 ),
        .O(\red_reg[0]_i_35_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_36 
       (.I0(\red[0]_i_80_n_0 ),
        .I1(\red[0]_i_81_n_0 ),
        .O(\red_reg[0]_i_36_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_37 
       (.I0(\red[0]_i_82_n_0 ),
        .I1(\red[0]_i_83_n_0 ),
        .O(\red_reg[0]_i_37_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_38 
       (.I0(\red[0]_i_84_n_0 ),
        .I1(\red[0]_i_85_n_0 ),
        .O(\red_reg[0]_i_38_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_39 
       (.I0(\red[0]_i_86_n_0 ),
        .I1(\red[0]_i_87_n_0 ),
        .O(\red_reg[0]_i_39_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_40 
       (.I0(\red[0]_i_88_n_0 ),
        .I1(\red[0]_i_89_n_0 ),
        .O(\red_reg[0]_i_40_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_41 
       (.I0(\red[0]_i_90_n_0 ),
        .I1(\red[0]_i_91_n_0 ),
        .O(\red_reg[0]_i_41_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_42 
       (.I0(\red[0]_i_92_n_0 ),
        .I1(\red[0]_i_93_n_0 ),
        .O(\red_reg[0]_i_42_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_43 
       (.I0(\red[0]_i_94_n_0 ),
        .I1(\red[0]_i_95_n_0 ),
        .O(\red_reg[0]_i_43_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_44 
       (.I0(\red[0]_i_96_n_0 ),
        .I1(\red[0]_i_97_n_0 ),
        .O(\red_reg[0]_i_44_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_45 
       (.I0(\red[0]_i_98_n_0 ),
        .I1(\red[0]_i_99_n_0 ),
        .O(\red_reg[0]_i_45_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_46 
       (.I0(\red[0]_i_100_n_0 ),
        .I1(\red[0]_i_101_n_0 ),
        .O(\red_reg[0]_i_46_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_47 
       (.I0(\red[0]_i_102_n_0 ),
        .I1(\red[0]_i_103_n_0 ),
        .O(\red_reg[0]_i_47_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_48 
       (.I0(\red[0]_i_104_n_0 ),
        .I1(\red[0]_i_105_n_0 ),
        .O(\red_reg[0]_i_48_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_49 
       (.I0(\red[0]_i_106_n_0 ),
        .I1(\red[0]_i_107_n_0 ),
        .O(\red_reg[0]_i_49_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_50 
       (.I0(\red[0]_i_108_n_0 ),
        .I1(\red[0]_i_109_n_0 ),
        .O(\red_reg[0]_i_50_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_51 
       (.I0(\red[0]_i_110_n_0 ),
        .I1(\red[0]_i_111_n_0 ),
        .O(\red_reg[0]_i_51_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_52 
       (.I0(\red[0]_i_112_n_0 ),
        .I1(\red[0]_i_113_n_0 ),
        .O(\red_reg[0]_i_52_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_53 
       (.I0(\red[0]_i_114_n_0 ),
        .I1(\red[0]_i_115_n_0 ),
        .O(\red_reg[0]_i_53_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_54 
       (.I0(\red[0]_i_116_n_0 ),
        .I1(\red[0]_i_117_n_0 ),
        .O(\red_reg[0]_i_54_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF7 \red_reg[0]_i_55 
       (.I0(\red[0]_i_118_n_0 ),
        .I1(\red[0]_i_119_n_0 ),
        .O(\red_reg[0]_i_55_n_0 ),
        .S(\red_reg[0]_i_20_0 ));
  MUXF8 \red_reg[0]_i_8 
       (.I0(\red_reg[0]_i_24_n_0 ),
        .I1(\red_reg[0]_i_25_n_0 ),
        .O(\red_reg[0]_i_8_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[0]_i_9 
       (.I0(\red_reg[0]_i_26_n_0 ),
        .I1(\red_reg[0]_i_27_n_0 ),
        .O(\red_reg[0]_i_9_n_0 ),
        .S(\red[3]_i_11_0 ));
  FDRE \red_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(red[1]),
        .R(SR));
  MUXF8 \red_reg[1]_i_1 
       (.I0(\red_reg[1]_i_2_n_0 ),
        .I1(\red_reg[1]_i_3_n_0 ),
        .O(p_1_in[1]),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \red_reg[1]_i_10 
       (.I0(\red_reg[1]_i_28_n_0 ),
        .I1(\red_reg[1]_i_29_n_0 ),
        .O(\red_reg[1]_i_10_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_11 
       (.I0(\red_reg[1]_i_30_n_0 ),
        .I1(\red_reg[1]_i_31_n_0 ),
        .O(\red_reg[1]_i_11_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_12 
       (.I0(\red_reg[1]_i_32_n_0 ),
        .I1(\red_reg[1]_i_33_n_0 ),
        .O(\red_reg[1]_i_12_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_13 
       (.I0(\red_reg[1]_i_34_n_0 ),
        .I1(\red_reg[1]_i_35_n_0 ),
        .O(\red_reg[1]_i_13_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_14 
       (.I0(\red_reg[1]_i_36_n_0 ),
        .I1(\red_reg[1]_i_37_n_0 ),
        .O(\red_reg[1]_i_14_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_15 
       (.I0(\red_reg[1]_i_38_n_0 ),
        .I1(\red_reg[1]_i_39_n_0 ),
        .O(\red_reg[1]_i_15_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_16 
       (.I0(\red_reg[1]_i_40_n_0 ),
        .I1(\red_reg[1]_i_41_n_0 ),
        .O(\red_reg[1]_i_16_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_17 
       (.I0(\red_reg[1]_i_42_n_0 ),
        .I1(\red_reg[1]_i_43_n_0 ),
        .O(\red_reg[1]_i_17_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_18 
       (.I0(\red_reg[1]_i_44_n_0 ),
        .I1(\red_reg[1]_i_45_n_0 ),
        .O(\red_reg[1]_i_18_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_19 
       (.I0(\red_reg[1]_i_46_n_0 ),
        .I1(\red_reg[1]_i_47_n_0 ),
        .O(\red_reg[1]_i_19_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \red_reg[1]_i_2 
       (.I0(\red[1]_i_4_n_0 ),
        .I1(\red[1]_i_5_n_0 ),
        .O(\red_reg[1]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \red_reg[1]_i_20 
       (.I0(\red_reg[1]_i_48_n_0 ),
        .I1(\red_reg[1]_i_49_n_0 ),
        .O(\red_reg[1]_i_20_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_21 
       (.I0(\red_reg[1]_i_50_n_0 ),
        .I1(\red_reg[1]_i_51_n_0 ),
        .O(\red_reg[1]_i_21_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_22 
       (.I0(\red_reg[1]_i_52_n_0 ),
        .I1(\red_reg[1]_i_53_n_0 ),
        .O(\red_reg[1]_i_22_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_23 
       (.I0(\red_reg[1]_i_54_n_0 ),
        .I1(\red_reg[1]_i_55_n_0 ),
        .O(\red_reg[1]_i_23_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \red_reg[1]_i_24 
       (.I0(\red[1]_i_56_n_0 ),
        .I1(\red[1]_i_57_n_0 ),
        .O(\red_reg[1]_i_24_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_25 
       (.I0(\red[1]_i_58_n_0 ),
        .I1(\red[1]_i_59_n_0 ),
        .O(\red_reg[1]_i_25_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_26 
       (.I0(\red[1]_i_60_n_0 ),
        .I1(\red[1]_i_61_n_0 ),
        .O(\red_reg[1]_i_26_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_27 
       (.I0(\red[1]_i_62_n_0 ),
        .I1(\red[1]_i_63_n_0 ),
        .O(\red_reg[1]_i_27_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_28 
       (.I0(\red[1]_i_64_n_0 ),
        .I1(\red[1]_i_65_n_0 ),
        .O(\red_reg[1]_i_28_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_29 
       (.I0(\red[1]_i_66_n_0 ),
        .I1(\red[1]_i_67_n_0 ),
        .O(\red_reg[1]_i_29_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_3 
       (.I0(\red[1]_i_6_n_0 ),
        .I1(\red[1]_i_7_n_0 ),
        .O(\red_reg[1]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \red_reg[1]_i_30 
       (.I0(\red[1]_i_68_n_0 ),
        .I1(\red[1]_i_69_n_0 ),
        .O(\red_reg[1]_i_30_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_31 
       (.I0(\red[1]_i_70_n_0 ),
        .I1(\red[1]_i_71_n_0 ),
        .O(\red_reg[1]_i_31_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_32 
       (.I0(\red[1]_i_72_n_0 ),
        .I1(\red[1]_i_73_n_0 ),
        .O(\red_reg[1]_i_32_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_33 
       (.I0(\red[1]_i_74_n_0 ),
        .I1(\red[1]_i_75_n_0 ),
        .O(\red_reg[1]_i_33_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_34 
       (.I0(\red[1]_i_76_n_0 ),
        .I1(\red[1]_i_77_n_0 ),
        .O(\red_reg[1]_i_34_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_35 
       (.I0(\red[1]_i_78_n_0 ),
        .I1(\red[1]_i_79_n_0 ),
        .O(\red_reg[1]_i_35_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_36 
       (.I0(\red[1]_i_80_n_0 ),
        .I1(\red[1]_i_81_n_0 ),
        .O(\red_reg[1]_i_36_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_37 
       (.I0(\red[1]_i_82_n_0 ),
        .I1(\red[1]_i_83_n_0 ),
        .O(\red_reg[1]_i_37_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_38 
       (.I0(\red[1]_i_84_n_0 ),
        .I1(\red[1]_i_85_n_0 ),
        .O(\red_reg[1]_i_38_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_39 
       (.I0(\red[1]_i_86_n_0 ),
        .I1(\red[1]_i_87_n_0 ),
        .O(\red_reg[1]_i_39_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_40 
       (.I0(\red[1]_i_88_n_0 ),
        .I1(\red[1]_i_89_n_0 ),
        .O(\red_reg[1]_i_40_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_41 
       (.I0(\red[1]_i_90_n_0 ),
        .I1(\red[1]_i_91_n_0 ),
        .O(\red_reg[1]_i_41_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_42 
       (.I0(\red[1]_i_92_n_0 ),
        .I1(\red[1]_i_93_n_0 ),
        .O(\red_reg[1]_i_42_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_43 
       (.I0(\red[1]_i_94_n_0 ),
        .I1(\red[1]_i_95_n_0 ),
        .O(\red_reg[1]_i_43_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_44 
       (.I0(\red[1]_i_96_n_0 ),
        .I1(\red[1]_i_97_n_0 ),
        .O(\red_reg[1]_i_44_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_45 
       (.I0(\red[1]_i_98_n_0 ),
        .I1(\red[1]_i_99_n_0 ),
        .O(\red_reg[1]_i_45_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_46 
       (.I0(\red[1]_i_100_n_0 ),
        .I1(\red[1]_i_101_n_0 ),
        .O(\red_reg[1]_i_46_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_47 
       (.I0(\red[1]_i_102_n_0 ),
        .I1(\red[1]_i_103_n_0 ),
        .O(\red_reg[1]_i_47_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_48 
       (.I0(\red[1]_i_104_n_0 ),
        .I1(\red[1]_i_105_n_0 ),
        .O(\red_reg[1]_i_48_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_49 
       (.I0(\red[1]_i_106_n_0 ),
        .I1(\red[1]_i_107_n_0 ),
        .O(\red_reg[1]_i_49_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_50 
       (.I0(\red[1]_i_108_n_0 ),
        .I1(\red[1]_i_109_n_0 ),
        .O(\red_reg[1]_i_50_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_51 
       (.I0(\red[1]_i_110_n_0 ),
        .I1(\red[1]_i_111_n_0 ),
        .O(\red_reg[1]_i_51_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_52 
       (.I0(\red[1]_i_112_n_0 ),
        .I1(\red[1]_i_113_n_0 ),
        .O(\red_reg[1]_i_52_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_53 
       (.I0(\red[1]_i_114_n_0 ),
        .I1(\red[1]_i_115_n_0 ),
        .O(\red_reg[1]_i_53_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_54 
       (.I0(\red[1]_i_116_n_0 ),
        .I1(\red[1]_i_117_n_0 ),
        .O(\red_reg[1]_i_54_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[1]_i_55 
       (.I0(\red[1]_i_118_n_0 ),
        .I1(\red[1]_i_119_n_0 ),
        .O(\red_reg[1]_i_55_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF8 \red_reg[1]_i_8 
       (.I0(\red_reg[1]_i_24_n_0 ),
        .I1(\red_reg[1]_i_25_n_0 ),
        .O(\red_reg[1]_i_8_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[1]_i_9 
       (.I0(\red_reg[1]_i_26_n_0 ),
        .I1(\red_reg[1]_i_27_n_0 ),
        .O(\red_reg[1]_i_9_n_0 ),
        .S(\red[3]_i_11_0 ));
  FDRE \red_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(red[2]),
        .R(SR));
  MUXF8 \red_reg[2]_i_1 
       (.I0(\red_reg[2]_i_2_n_0 ),
        .I1(\red_reg[2]_i_3_n_0 ),
        .O(p_1_in[2]),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \red_reg[2]_i_10 
       (.I0(\red_reg[2]_i_28_n_0 ),
        .I1(\red_reg[2]_i_29_n_0 ),
        .O(\red_reg[2]_i_10_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_11 
       (.I0(\red_reg[2]_i_30_n_0 ),
        .I1(\red_reg[2]_i_31_n_0 ),
        .O(\red_reg[2]_i_11_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_12 
       (.I0(\red_reg[2]_i_32_n_0 ),
        .I1(\red_reg[2]_i_33_n_0 ),
        .O(\red_reg[2]_i_12_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_13 
       (.I0(\red_reg[2]_i_34_n_0 ),
        .I1(\red_reg[2]_i_35_n_0 ),
        .O(\red_reg[2]_i_13_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_14 
       (.I0(\red_reg[2]_i_36_n_0 ),
        .I1(\red_reg[2]_i_37_n_0 ),
        .O(\red_reg[2]_i_14_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_15 
       (.I0(\red_reg[2]_i_38_n_0 ),
        .I1(\red_reg[2]_i_39_n_0 ),
        .O(\red_reg[2]_i_15_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_16 
       (.I0(\red_reg[2]_i_40_n_0 ),
        .I1(\red_reg[2]_i_41_n_0 ),
        .O(\red_reg[2]_i_16_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_17 
       (.I0(\red_reg[2]_i_42_n_0 ),
        .I1(\red_reg[2]_i_43_n_0 ),
        .O(\red_reg[2]_i_17_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_18 
       (.I0(\red_reg[2]_i_44_n_0 ),
        .I1(\red_reg[2]_i_45_n_0 ),
        .O(\red_reg[2]_i_18_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_19 
       (.I0(\red_reg[2]_i_46_n_0 ),
        .I1(\red_reg[2]_i_47_n_0 ),
        .O(\red_reg[2]_i_19_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \red_reg[2]_i_2 
       (.I0(\red[2]_i_4_n_0 ),
        .I1(\red[2]_i_5_n_0 ),
        .O(\red_reg[2]_i_2_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF8 \red_reg[2]_i_20 
       (.I0(\red_reg[2]_i_48_n_0 ),
        .I1(\red_reg[2]_i_49_n_0 ),
        .O(\red_reg[2]_i_20_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_21 
       (.I0(\red_reg[2]_i_50_n_0 ),
        .I1(\red_reg[2]_i_51_n_0 ),
        .O(\red_reg[2]_i_21_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_22 
       (.I0(\red_reg[2]_i_52_n_0 ),
        .I1(\red_reg[2]_i_53_n_0 ),
        .O(\red_reg[2]_i_22_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_23 
       (.I0(\red_reg[2]_i_54_n_0 ),
        .I1(\red_reg[2]_i_55_n_0 ),
        .O(\red_reg[2]_i_23_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \red_reg[2]_i_24 
       (.I0(\red[2]_i_56_n_0 ),
        .I1(\red[2]_i_57_n_0 ),
        .O(\red_reg[2]_i_24_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_25 
       (.I0(\red[2]_i_58_n_0 ),
        .I1(\red[2]_i_59_n_0 ),
        .O(\red_reg[2]_i_25_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_26 
       (.I0(\red[2]_i_60_n_0 ),
        .I1(\red[2]_i_61_n_0 ),
        .O(\red_reg[2]_i_26_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_27 
       (.I0(\red[2]_i_62_n_0 ),
        .I1(\red[2]_i_63_n_0 ),
        .O(\red_reg[2]_i_27_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_28 
       (.I0(\red[2]_i_64_n_0 ),
        .I1(\red[2]_i_65_n_0 ),
        .O(\red_reg[2]_i_28_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_29 
       (.I0(\red[2]_i_66_n_0 ),
        .I1(\red[2]_i_67_n_0 ),
        .O(\red_reg[2]_i_29_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_3 
       (.I0(\red[2]_i_6_n_0 ),
        .I1(\red[2]_i_7_n_0 ),
        .O(\red_reg[2]_i_3_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \red_reg[2]_i_30 
       (.I0(\red[2]_i_68_n_0 ),
        .I1(\red[2]_i_69_n_0 ),
        .O(\red_reg[2]_i_30_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_31 
       (.I0(\red[2]_i_70_n_0 ),
        .I1(\red[2]_i_71_n_0 ),
        .O(\red_reg[2]_i_31_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_32 
       (.I0(\red[2]_i_72_n_0 ),
        .I1(\red[2]_i_73_n_0 ),
        .O(\red_reg[2]_i_32_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_33 
       (.I0(\red[2]_i_74_n_0 ),
        .I1(\red[2]_i_75_n_0 ),
        .O(\red_reg[2]_i_33_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_34 
       (.I0(\red[2]_i_76_n_0 ),
        .I1(\red[2]_i_77_n_0 ),
        .O(\red_reg[2]_i_34_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_35 
       (.I0(\red[2]_i_78_n_0 ),
        .I1(\red[2]_i_79_n_0 ),
        .O(\red_reg[2]_i_35_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_36 
       (.I0(\red[2]_i_80_n_0 ),
        .I1(\red[2]_i_81_n_0 ),
        .O(\red_reg[2]_i_36_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_37 
       (.I0(\red[2]_i_82_n_0 ),
        .I1(\red[2]_i_83_n_0 ),
        .O(\red_reg[2]_i_37_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_38 
       (.I0(\red[2]_i_84_n_0 ),
        .I1(\red[2]_i_85_n_0 ),
        .O(\red_reg[2]_i_38_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_39 
       (.I0(\red[2]_i_86_n_0 ),
        .I1(\red[2]_i_87_n_0 ),
        .O(\red_reg[2]_i_39_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_40 
       (.I0(\red[2]_i_88_n_0 ),
        .I1(\red[2]_i_89_n_0 ),
        .O(\red_reg[2]_i_40_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_41 
       (.I0(\red[2]_i_90_n_0 ),
        .I1(\red[2]_i_91_n_0 ),
        .O(\red_reg[2]_i_41_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_42 
       (.I0(\red[2]_i_92_n_0 ),
        .I1(\red[2]_i_93_n_0 ),
        .O(\red_reg[2]_i_42_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_43 
       (.I0(\red[2]_i_94_n_0 ),
        .I1(\red[2]_i_95_n_0 ),
        .O(\red_reg[2]_i_43_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_44 
       (.I0(\red[2]_i_96_n_0 ),
        .I1(\red[2]_i_97_n_0 ),
        .O(\red_reg[2]_i_44_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_45 
       (.I0(\red[2]_i_98_n_0 ),
        .I1(\red[2]_i_99_n_0 ),
        .O(\red_reg[2]_i_45_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_46 
       (.I0(\red[2]_i_100_n_0 ),
        .I1(\red[2]_i_101_n_0 ),
        .O(\red_reg[2]_i_46_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_47 
       (.I0(\red[2]_i_102_n_0 ),
        .I1(\red[2]_i_103_n_0 ),
        .O(\red_reg[2]_i_47_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_48 
       (.I0(\red[2]_i_104_n_0 ),
        .I1(\red[2]_i_105_n_0 ),
        .O(\red_reg[2]_i_48_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_49 
       (.I0(\red[2]_i_106_n_0 ),
        .I1(\red[2]_i_107_n_0 ),
        .O(\red_reg[2]_i_49_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_50 
       (.I0(\red[2]_i_108_n_0 ),
        .I1(\red[2]_i_109_n_0 ),
        .O(\red_reg[2]_i_50_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_51 
       (.I0(\red[2]_i_110_n_0 ),
        .I1(\red[2]_i_111_n_0 ),
        .O(\red_reg[2]_i_51_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_52 
       (.I0(\red[2]_i_112_n_0 ),
        .I1(\red[2]_i_113_n_0 ),
        .O(\red_reg[2]_i_52_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_53 
       (.I0(\red[2]_i_114_n_0 ),
        .I1(\red[2]_i_115_n_0 ),
        .O(\red_reg[2]_i_53_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_54 
       (.I0(\red[2]_i_116_n_0 ),
        .I1(\red[2]_i_117_n_0 ),
        .O(\red_reg[2]_i_54_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[2]_i_55 
       (.I0(\red[2]_i_118_n_0 ),
        .I1(\red[2]_i_119_n_0 ),
        .O(\red_reg[2]_i_55_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF8 \red_reg[2]_i_8 
       (.I0(\red_reg[2]_i_24_n_0 ),
        .I1(\red_reg[2]_i_25_n_0 ),
        .O(\red_reg[2]_i_8_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[2]_i_9 
       (.I0(\red_reg[2]_i_26_n_0 ),
        .I1(\red_reg[2]_i_27_n_0 ),
        .O(\red_reg[2]_i_9_n_0 ),
        .S(\red[3]_i_11_0 ));
  FDRE \red_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(red[3]),
        .R(SR));
  MUXF8 \red_reg[3]_i_12 
       (.I0(\red_reg[3]_i_28_n_0 ),
        .I1(\red_reg[3]_i_29_n_0 ),
        .O(\red_reg[3]_i_12_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_13 
       (.I0(\red_reg[3]_i_30_n_0 ),
        .I1(\red_reg[3]_i_31_n_0 ),
        .O(\red_reg[3]_i_13_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_14 
       (.I0(\red_reg[3]_i_32_n_0 ),
        .I1(\red_reg[3]_i_33_n_0 ),
        .O(\red_reg[3]_i_14_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_15 
       (.I0(\red_reg[3]_i_34_n_0 ),
        .I1(\red_reg[3]_i_35_n_0 ),
        .O(\red_reg[3]_i_15_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_16 
       (.I0(\red_reg[3]_i_36_n_0 ),
        .I1(\red_reg[3]_i_37_n_0 ),
        .O(\red_reg[3]_i_16_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_17 
       (.I0(\red_reg[3]_i_38_n_0 ),
        .I1(\red_reg[3]_i_39_n_0 ),
        .O(\red_reg[3]_i_17_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_18 
       (.I0(\red_reg[3]_i_40_n_0 ),
        .I1(\red_reg[3]_i_41_n_0 ),
        .O(\red_reg[3]_i_18_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_19 
       (.I0(\red_reg[3]_i_42_n_0 ),
        .I1(\red_reg[3]_i_43_n_0 ),
        .O(\red_reg[3]_i_19_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_2 
       (.I0(\red_reg[3]_i_5_n_0 ),
        .I1(\red_reg[3]_i_6_n_0 ),
        .O(p_1_in[3]),
        .S(\blue_reg[0]_0 [3]));
  MUXF8 \red_reg[3]_i_20 
       (.I0(\red_reg[3]_i_44_n_0 ),
        .I1(\red_reg[3]_i_45_n_0 ),
        .O(\red_reg[3]_i_20_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_21 
       (.I0(\red_reg[3]_i_46_n_0 ),
        .I1(\red_reg[3]_i_47_n_0 ),
        .O(\red_reg[3]_i_21_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_22 
       (.I0(\red_reg[3]_i_48_n_0 ),
        .I1(\red_reg[3]_i_49_n_0 ),
        .O(\red_reg[3]_i_22_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_23 
       (.I0(\red_reg[3]_i_50_n_0 ),
        .I1(\red_reg[3]_i_51_n_0 ),
        .O(\red_reg[3]_i_23_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_24 
       (.I0(\red_reg[3]_i_52_n_0 ),
        .I1(\red_reg[3]_i_53_n_0 ),
        .O(\red_reg[3]_i_24_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_25 
       (.I0(\red_reg[3]_i_54_n_0 ),
        .I1(\red_reg[3]_i_55_n_0 ),
        .O(\red_reg[3]_i_25_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_26 
       (.I0(\red_reg[3]_i_56_n_0 ),
        .I1(\red_reg[3]_i_57_n_0 ),
        .O(\red_reg[3]_i_26_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF8 \red_reg[3]_i_27 
       (.I0(\red_reg[3]_i_58_n_0 ),
        .I1(\red_reg[3]_i_59_n_0 ),
        .O(\red_reg[3]_i_27_n_0 ),
        .S(\red[3]_i_11_0 ));
  MUXF7 \red_reg[3]_i_28 
       (.I0(\red[3]_i_60_n_0 ),
        .I1(\red[3]_i_61_n_0 ),
        .O(\red_reg[3]_i_28_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_29 
       (.I0(\red[3]_i_62_n_0 ),
        .I1(\red[3]_i_63_n_0 ),
        .O(\red_reg[3]_i_29_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_30 
       (.I0(\red[3]_i_64_n_0 ),
        .I1(\red[3]_i_65_n_0 ),
        .O(\red_reg[3]_i_30_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_31 
       (.I0(\red[3]_i_66_n_0 ),
        .I1(\red[3]_i_67_n_0 ),
        .O(\red_reg[3]_i_31_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_32 
       (.I0(\red[3]_i_68_n_0 ),
        .I1(\red[3]_i_69_n_0 ),
        .O(\red_reg[3]_i_32_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_33 
       (.I0(\red[3]_i_70_n_0 ),
        .I1(\red[3]_i_71_n_0 ),
        .O(\red_reg[3]_i_33_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_34 
       (.I0(\red[3]_i_72_n_0 ),
        .I1(\red[3]_i_73_n_0 ),
        .O(\red_reg[3]_i_34_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_35 
       (.I0(\red[3]_i_74_n_0 ),
        .I1(\red[3]_i_75_n_0 ),
        .O(\red_reg[3]_i_35_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_36 
       (.I0(\red[3]_i_76_n_0 ),
        .I1(\red[3]_i_77_n_0 ),
        .O(\red_reg[3]_i_36_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_37 
       (.I0(\red[3]_i_78_n_0 ),
        .I1(\red[3]_i_79_n_0 ),
        .O(\red_reg[3]_i_37_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_38 
       (.I0(\red[3]_i_80_n_0 ),
        .I1(\red[3]_i_81_n_0 ),
        .O(\red_reg[3]_i_38_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_39 
       (.I0(\red[3]_i_82_n_0 ),
        .I1(\red[3]_i_83_n_0 ),
        .O(\red_reg[3]_i_39_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_40 
       (.I0(\red[3]_i_84_n_0 ),
        .I1(\red[3]_i_85_n_0 ),
        .O(\red_reg[3]_i_40_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_41 
       (.I0(\red[3]_i_86_n_0 ),
        .I1(\red[3]_i_87_n_0 ),
        .O(\red_reg[3]_i_41_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_42 
       (.I0(\red[3]_i_88_n_0 ),
        .I1(\red[3]_i_89_n_0 ),
        .O(\red_reg[3]_i_42_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_43 
       (.I0(\red[3]_i_90_n_0 ),
        .I1(\red[3]_i_91_n_0 ),
        .O(\red_reg[3]_i_43_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_44 
       (.I0(\red[3]_i_92_n_0 ),
        .I1(\red[3]_i_93_n_0 ),
        .O(\red_reg[3]_i_44_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_45 
       (.I0(\red[3]_i_94_n_0 ),
        .I1(\red[3]_i_95_n_0 ),
        .O(\red_reg[3]_i_45_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_46 
       (.I0(\red[3]_i_96_n_0 ),
        .I1(\red[3]_i_97_n_0 ),
        .O(\red_reg[3]_i_46_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_47 
       (.I0(\red[3]_i_98_n_0 ),
        .I1(\red[3]_i_99_n_0 ),
        .O(\red_reg[3]_i_47_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_48 
       (.I0(\red[3]_i_100_n_0 ),
        .I1(\red[3]_i_101_n_0 ),
        .O(\red_reg[3]_i_48_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_49 
       (.I0(\red[3]_i_102_n_0 ),
        .I1(\red[3]_i_103_n_0 ),
        .O(\red_reg[3]_i_49_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_5 
       (.I0(\red[3]_i_8_n_0 ),
        .I1(\red[3]_i_9_n_0 ),
        .O(\red_reg[3]_i_5_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  MUXF7 \red_reg[3]_i_50 
       (.I0(\red[3]_i_104_n_0 ),
        .I1(\red[3]_i_105_n_0 ),
        .O(\red_reg[3]_i_50_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_51 
       (.I0(\red[3]_i_106_n_0 ),
        .I1(\red[3]_i_107_n_0 ),
        .O(\red_reg[3]_i_51_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_52 
       (.I0(\red[3]_i_108_n_0 ),
        .I1(\red[3]_i_109_n_0 ),
        .O(\red_reg[3]_i_52_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_53 
       (.I0(\red[3]_i_110_n_0 ),
        .I1(\red[3]_i_111_n_0 ),
        .O(\red_reg[3]_i_53_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_54 
       (.I0(\red[3]_i_112_n_0 ),
        .I1(\red[3]_i_113_n_0 ),
        .O(\red_reg[3]_i_54_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_55 
       (.I0(\red[3]_i_114_n_0 ),
        .I1(\red[3]_i_115_n_0 ),
        .O(\red_reg[3]_i_55_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_56 
       (.I0(\red[3]_i_116_n_0 ),
        .I1(\red[3]_i_117_n_0 ),
        .O(\red_reg[3]_i_56_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_57 
       (.I0(\red[3]_i_118_n_0 ),
        .I1(\red[3]_i_119_n_0 ),
        .O(\red_reg[3]_i_57_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_58 
       (.I0(\red[3]_i_120_n_0 ),
        .I1(\red[3]_i_121_n_0 ),
        .O(\red_reg[3]_i_58_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_59 
       (.I0(\red[3]_i_122_n_0 ),
        .I1(\red[3]_i_123_n_0 ),
        .O(\red_reg[3]_i_59_n_0 ),
        .S(\red_reg[3]_i_24_0 ));
  MUXF7 \red_reg[3]_i_6 
       (.I0(\red[3]_i_10_n_0 ),
        .I1(\red[3]_i_11_n_0 ),
        .O(\red_reg[3]_i_6_n_0 ),
        .S(\blue_reg[0]_0 [2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_0_63_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_0_63_0_2_n_0),
        .DOB(vga_memory_reg_0_63_0_2_n_1),
        .DOC(vga_memory_reg_0_63_0_2_n_2),
        .DOD(NLW_vga_memory_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_0_63_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_0_63_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_0_63_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_0_63_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_0_63_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_0_63_3_5_n_0),
        .DOB(vga_memory_reg_0_63_3_5_n_1),
        .DOC(vga_memory_reg_0_63_3_5_n_2),
        .DOD(NLW_vga_memory_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_0_63_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_0_63_6_8_n_0),
        .DOB(vga_memory_reg_0_63_6_8_n_1),
        .DOC(vga_memory_reg_0_63_6_8_n_2),
        .DOD(NLW_vga_memory_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_0_63_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_0_63_9_11_n_0),
        .DOB(vga_memory_reg_0_63_9_11_n_1),
        .DOC(vga_memory_reg_0_63_9_11_n_2),
        .DOD(NLW_vga_memory_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10048" *) 
  (* ram_addr_end = "10111" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10048_10111_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10048_10111_0_2_n_0),
        .DOB(vga_memory_reg_10048_10111_0_2_n_1),
        .DOC(vga_memory_reg_10048_10111_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10048_10111_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10048_10111_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_10048_10111_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[23]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(vga_memory_reg_10048_10111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10048" *) 
  (* ram_addr_end = "10111" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10048_10111_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10048_10111_3_5_n_0),
        .DOB(vga_memory_reg_10048_10111_3_5_n_1),
        .DOC(vga_memory_reg_10048_10111_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10048_10111_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10048_10111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10048" *) 
  (* ram_addr_end = "10111" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10048_10111_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10048_10111_6_8_n_0),
        .DOB(vga_memory_reg_10048_10111_6_8_n_1),
        .DOC(vga_memory_reg_10048_10111_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10048_10111_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10048_10111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10048" *) 
  (* ram_addr_end = "10111" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10048_10111_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10048_10111_9_11_n_0),
        .DOB(vga_memory_reg_10048_10111_9_11_n_1),
        .DOC(vga_memory_reg_10048_10111_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10048_10111_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10048_10111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10112" *) 
  (* ram_addr_end = "10175" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10112_10175_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10112_10175_0_2_n_0),
        .DOB(vga_memory_reg_10112_10175_0_2_n_1),
        .DOC(vga_memory_reg_10112_10175_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10112_10175_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10112_10175_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_10112_10175_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[23]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(vga_memory_reg_10112_10175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10112" *) 
  (* ram_addr_end = "10175" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10112_10175_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10112_10175_3_5_n_0),
        .DOB(vga_memory_reg_10112_10175_3_5_n_1),
        .DOC(vga_memory_reg_10112_10175_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10112_10175_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10112_10175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10112" *) 
  (* ram_addr_end = "10175" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10112_10175_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10112_10175_6_8_n_0),
        .DOB(vga_memory_reg_10112_10175_6_8_n_1),
        .DOC(vga_memory_reg_10112_10175_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10112_10175_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10112_10175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10112" *) 
  (* ram_addr_end = "10175" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10112_10175_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10112_10175_9_11_n_0),
        .DOB(vga_memory_reg_10112_10175_9_11_n_1),
        .DOC(vga_memory_reg_10112_10175_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10112_10175_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10112_10175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10176" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10176_10239_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10176_10239_0_2_n_0),
        .DOB(vga_memory_reg_10176_10239_0_2_n_1),
        .DOC(vga_memory_reg_10176_10239_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10176_10239_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10176_10239_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_10176_10239_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(Q[25]),
        .O(vga_memory_reg_10176_10239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10176" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10176_10239_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10176_10239_3_5_n_0),
        .DOB(vga_memory_reg_10176_10239_3_5_n_1),
        .DOC(vga_memory_reg_10176_10239_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10176_10239_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10176_10239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10176" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10176_10239_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10176_10239_6_8_n_0),
        .DOB(vga_memory_reg_10176_10239_6_8_n_1),
        .DOC(vga_memory_reg_10176_10239_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10176_10239_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10176_10239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10176" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10176_10239_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10176_10239_9_11_n_0),
        .DOB(vga_memory_reg_10176_10239_9_11_n_1),
        .DOC(vga_memory_reg_10176_10239_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10176_10239_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10176_10239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "10303" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10240_10303_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10240_10303_0_2_n_0),
        .DOB(vga_memory_reg_10240_10303_0_2_n_1),
        .DOC(vga_memory_reg_10240_10303_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10240_10303_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10240_10303_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_10240_10303_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(vga_memory_reg_10240_10303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "10303" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10240_10303_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_116_0 [1],\green[1]_i_98_0 [0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_116_0 [1],\green[1]_i_98_0 [0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_116_0 [1],\green[1]_i_98_0 [0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10240_10303_3_5_n_0),
        .DOB(vga_memory_reg_10240_10303_3_5_n_1),
        .DOC(vga_memory_reg_10240_10303_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10240_10303_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10240_10303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "10303" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10240_10303_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10240_10303_6_8_n_0),
        .DOB(vga_memory_reg_10240_10303_6_8_n_1),
        .DOC(vga_memory_reg_10240_10303_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10240_10303_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10240_10303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "10303" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10240_10303_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10240_10303_9_11_n_0),
        .DOB(vga_memory_reg_10240_10303_9_11_n_1),
        .DOC(vga_memory_reg_10240_10303_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10240_10303_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10240_10303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1024_1087_0_2
       (.ADDRA({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1024_1087_0_2_n_0),
        .DOB(vga_memory_reg_1024_1087_0_2_n_1),
        .DOC(vga_memory_reg_1024_1087_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1024_1087_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vga_memory_reg_1024_1087_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1024_1087_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1024_1087_3_5_n_0),
        .DOB(vga_memory_reg_1024_1087_3_5_n_1),
        .DOC(vga_memory_reg_1024_1087_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1024_1087_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1024_1087_6_8_n_0),
        .DOB(vga_memory_reg_1024_1087_6_8_n_1),
        .DOC(vga_memory_reg_1024_1087_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1024_1087_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1024_1087_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2],\red[3]_i_60_0 [1],\red[3]_i_74_0 [0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2],\red[3]_i_60_0 [1],\red[3]_i_74_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1024_1087_9_11_n_0),
        .DOB(vga_memory_reg_1024_1087_9_11_n_1),
        .DOC(vga_memory_reg_1024_1087_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1024_1087_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10304" *) 
  (* ram_addr_end = "10367" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10304_10367_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10304_10367_0_2_n_0),
        .DOB(vga_memory_reg_10304_10367_0_2_n_1),
        .DOC(vga_memory_reg_10304_10367_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10304_10367_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10304_10367_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_10304_10367_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_64_127_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(Q[18]),
        .I5(Q[24]),
        .O(vga_memory_reg_10304_10367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10304" *) 
  (* ram_addr_end = "10367" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10304_10367_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_116_0 [1],\green[1]_i_98_0 [0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_116_0 [1],\green[1]_i_98_0 [0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_116_0 [1],\green[1]_i_98_0 [0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10304_10367_3_5_n_0),
        .DOB(vga_memory_reg_10304_10367_3_5_n_1),
        .DOC(vga_memory_reg_10304_10367_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10304_10367_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10304_10367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10304" *) 
  (* ram_addr_end = "10367" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10304_10367_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10304_10367_6_8_n_0),
        .DOB(vga_memory_reg_10304_10367_6_8_n_1),
        .DOC(vga_memory_reg_10304_10367_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10304_10367_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10304_10367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10304" *) 
  (* ram_addr_end = "10367" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10304_10367_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10304_10367_9_11_n_0),
        .DOB(vga_memory_reg_10304_10367_9_11_n_1),
        .DOC(vga_memory_reg_10304_10367_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10304_10367_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10304_10367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10368" *) 
  (* ram_addr_end = "10431" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10368_10431_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10368_10431_0_2_n_0),
        .DOB(vga_memory_reg_10368_10431_0_2_n_1),
        .DOC(vga_memory_reg_10368_10431_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10368_10431_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10368_10431_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_10368_10431_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_128_191_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(Q[19]),
        .I5(Q[24]),
        .O(vga_memory_reg_10368_10431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10368" *) 
  (* ram_addr_end = "10431" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10368_10431_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10368_10431_3_5_n_0),
        .DOB(vga_memory_reg_10368_10431_3_5_n_1),
        .DOC(vga_memory_reg_10368_10431_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10368_10431_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10368_10431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10368" *) 
  (* ram_addr_end = "10431" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10368_10431_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10368_10431_6_8_n_0),
        .DOB(vga_memory_reg_10368_10431_6_8_n_1),
        .DOC(vga_memory_reg_10368_10431_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10368_10431_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10368_10431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10368" *) 
  (* ram_addr_end = "10431" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10368_10431_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10368_10431_9_11_n_0),
        .DOB(vga_memory_reg_10368_10431_9_11_n_1),
        .DOC(vga_memory_reg_10368_10431_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10368_10431_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10368_10431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10432" *) 
  (* ram_addr_end = "10495" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10432_10495_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10432_10495_0_2_n_0),
        .DOB(vga_memory_reg_10432_10495_0_2_n_1),
        .DOC(vga_memory_reg_10432_10495_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10432_10495_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10432_10495_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_10432_10495_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_10432_10495_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_10432_10495_0_2_i_2
       (.I0(Q[25]),
        .I1(Q[23]),
        .O(vga_memory_reg_10432_10495_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10432" *) 
  (* ram_addr_end = "10495" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10432_10495_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10432_10495_3_5_n_0),
        .DOB(vga_memory_reg_10432_10495_3_5_n_1),
        .DOC(vga_memory_reg_10432_10495_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10432_10495_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10432_10495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10432" *) 
  (* ram_addr_end = "10495" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10432_10495_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10432_10495_6_8_n_0),
        .DOB(vga_memory_reg_10432_10495_6_8_n_1),
        .DOC(vga_memory_reg_10432_10495_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10432_10495_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10432_10495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10432" *) 
  (* ram_addr_end = "10495" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10432_10495_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10432_10495_9_11_n_0),
        .DOB(vga_memory_reg_10432_10495_9_11_n_1),
        .DOC(vga_memory_reg_10432_10495_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10432_10495_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10432_10495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10496" *) 
  (* ram_addr_end = "10559" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10496_10559_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10496_10559_0_2_n_0),
        .DOB(vga_memory_reg_10496_10559_0_2_n_1),
        .DOC(vga_memory_reg_10496_10559_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10496_10559_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10496_10559_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_10496_10559_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_256_319_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(Q[20]),
        .I5(Q[24]),
        .O(vga_memory_reg_10496_10559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10496" *) 
  (* ram_addr_end = "10559" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10496_10559_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:1],\green[1]_i_98_0 [0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:1],\green[1]_i_98_0 [0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:1],\green[1]_i_98_0 [0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10496_10559_3_5_n_0),
        .DOB(vga_memory_reg_10496_10559_3_5_n_1),
        .DOC(vga_memory_reg_10496_10559_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10496_10559_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10496_10559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10496" *) 
  (* ram_addr_end = "10559" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10496_10559_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10496_10559_6_8_n_0),
        .DOB(vga_memory_reg_10496_10559_6_8_n_1),
        .DOC(vga_memory_reg_10496_10559_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10496_10559_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10496_10559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10496" *) 
  (* ram_addr_end = "10559" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10496_10559_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10496_10559_9_11_n_0),
        .DOB(vga_memory_reg_10496_10559_9_11_n_1),
        .DOC(vga_memory_reg_10496_10559_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10496_10559_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10496_10559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10560" *) 
  (* ram_addr_end = "10623" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10560_10623_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10560_10623_0_2_n_0),
        .DOB(vga_memory_reg_10560_10623_0_2_n_1),
        .DOC(vga_memory_reg_10560_10623_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10560_10623_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10560_10623_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_10560_10623_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_10560_10623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10560" *) 
  (* ram_addr_end = "10623" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10560_10623_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:1],\green[1]_i_98_0 [0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:1],\green[1]_i_98_0 [0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:1],\green[1]_i_98_0 [0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10560_10623_3_5_n_0),
        .DOB(vga_memory_reg_10560_10623_3_5_n_1),
        .DOC(vga_memory_reg_10560_10623_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10560_10623_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10560_10623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10560" *) 
  (* ram_addr_end = "10623" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10560_10623_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10560_10623_6_8_n_0),
        .DOB(vga_memory_reg_10560_10623_6_8_n_1),
        .DOC(vga_memory_reg_10560_10623_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10560_10623_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10560_10623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10560" *) 
  (* ram_addr_end = "10623" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10560_10623_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10560_10623_9_11_n_0),
        .DOB(vga_memory_reg_10560_10623_9_11_n_1),
        .DOC(vga_memory_reg_10560_10623_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10560_10623_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10560_10623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10624" *) 
  (* ram_addr_end = "10687" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10624_10687_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10624_10687_0_2_n_0),
        .DOB(vga_memory_reg_10624_10687_0_2_n_1),
        .DOC(vga_memory_reg_10624_10687_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10624_10687_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10624_10687_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_10624_10687_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_10624_10687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10624" *) 
  (* ram_addr_end = "10687" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10624_10687_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:1],\green[1]_i_98_0 [0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10624_10687_3_5_n_0),
        .DOB(vga_memory_reg_10624_10687_3_5_n_1),
        .DOC(vga_memory_reg_10624_10687_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10624_10687_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10624_10687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10624" *) 
  (* ram_addr_end = "10687" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10624_10687_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10624_10687_6_8_n_0),
        .DOB(vga_memory_reg_10624_10687_6_8_n_1),
        .DOC(vga_memory_reg_10624_10687_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10624_10687_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10624_10687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10624" *) 
  (* ram_addr_end = "10687" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10624_10687_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10624_10687_9_11_n_0),
        .DOB(vga_memory_reg_10624_10687_9_11_n_1),
        .DOC(vga_memory_reg_10624_10687_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10624_10687_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10624_10687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10688" *) 
  (* ram_addr_end = "10751" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10688_10751_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10688_10751_0_2_n_0),
        .DOB(vga_memory_reg_10688_10751_0_2_n_1),
        .DOC(vga_memory_reg_10688_10751_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10688_10751_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10688_10751_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_10688_10751_0_2_i_1
       (.I0(Q[24]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_6592_6655_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_10688_10751_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_10688_10751_0_2_i_2
       (.I0(Q[26]),
        .I1(Q[25]),
        .O(vga_memory_reg_10688_10751_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10688" *) 
  (* ram_addr_end = "10751" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10688_10751_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10688_10751_3_5_n_0),
        .DOB(vga_memory_reg_10688_10751_3_5_n_1),
        .DOC(vga_memory_reg_10688_10751_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10688_10751_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10688_10751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10688" *) 
  (* ram_addr_end = "10751" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10688_10751_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10688_10751_6_8_n_0),
        .DOB(vga_memory_reg_10688_10751_6_8_n_1),
        .DOC(vga_memory_reg_10688_10751_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10688_10751_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10688_10751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10688" *) 
  (* ram_addr_end = "10751" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10688_10751_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10688_10751_9_11_n_0),
        .DOB(vga_memory_reg_10688_10751_9_11_n_1),
        .DOC(vga_memory_reg_10688_10751_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10688_10751_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10688_10751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10752" *) 
  (* ram_addr_end = "10815" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10752_10815_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10752_10815_0_2_n_0),
        .DOB(vga_memory_reg_10752_10815_0_2_n_1),
        .DOC(vga_memory_reg_10752_10815_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10752_10815_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10752_10815_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_10752_10815_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_512_575_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(Q[21]),
        .I5(Q[24]),
        .O(vga_memory_reg_10752_10815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10752" *) 
  (* ram_addr_end = "10815" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10752_10815_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10752_10815_3_5_n_0),
        .DOB(vga_memory_reg_10752_10815_3_5_n_1),
        .DOC(vga_memory_reg_10752_10815_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10752_10815_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10752_10815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10752" *) 
  (* ram_addr_end = "10815" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10752_10815_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:2],\red[0]_i_119_0 [1],\red[0]_i_93_0 [0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:2],\red[0]_i_119_0 [1],\red[0]_i_93_0 [0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10752_10815_6_8_n_0),
        .DOB(vga_memory_reg_10752_10815_6_8_n_1),
        .DOC(vga_memory_reg_10752_10815_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10752_10815_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10752_10815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10752" *) 
  (* ram_addr_end = "10815" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10752_10815_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10752_10815_9_11_n_0),
        .DOB(vga_memory_reg_10752_10815_9_11_n_1),
        .DOC(vga_memory_reg_10752_10815_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10752_10815_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10752_10815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10816" *) 
  (* ram_addr_end = "10879" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10816_10879_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10816_10879_0_2_n_0),
        .DOB(vga_memory_reg_10816_10879_0_2_n_1),
        .DOC(vga_memory_reg_10816_10879_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10816_10879_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10816_10879_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_10816_10879_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(vga_memory_reg_5696_5759_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_10816_10879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10816" *) 
  (* ram_addr_end = "10879" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10816_10879_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10816_10879_3_5_n_0),
        .DOB(vga_memory_reg_10816_10879_3_5_n_1),
        .DOC(vga_memory_reg_10816_10879_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10816_10879_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10816_10879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10816" *) 
  (* ram_addr_end = "10879" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10816_10879_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10816_10879_6_8_n_0),
        .DOB(vga_memory_reg_10816_10879_6_8_n_1),
        .DOC(vga_memory_reg_10816_10879_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10816_10879_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10816_10879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10816" *) 
  (* ram_addr_end = "10879" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10816_10879_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10816_10879_9_11_n_0),
        .DOB(vga_memory_reg_10816_10879_9_11_n_1),
        .DOC(vga_memory_reg_10816_10879_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10816_10879_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10816_10879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10880" *) 
  (* ram_addr_end = "10943" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10880_10943_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10880_10943_0_2_n_0),
        .DOB(vga_memory_reg_10880_10943_0_2_n_1),
        .DOC(vga_memory_reg_10880_10943_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10880_10943_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10880_10943_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_10880_10943_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_10880_10943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10880" *) 
  (* ram_addr_end = "10943" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10880_10943_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10880_10943_3_5_n_0),
        .DOB(vga_memory_reg_10880_10943_3_5_n_1),
        .DOC(vga_memory_reg_10880_10943_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10880_10943_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10880_10943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10880" *) 
  (* ram_addr_end = "10943" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10880_10943_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10880_10943_6_8_n_0),
        .DOB(vga_memory_reg_10880_10943_6_8_n_1),
        .DOC(vga_memory_reg_10880_10943_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10880_10943_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10880_10943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10880" *) 
  (* ram_addr_end = "10943" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10880_10943_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10880_10943_9_11_n_0),
        .DOB(vga_memory_reg_10880_10943_9_11_n_1),
        .DOC(vga_memory_reg_10880_10943_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10880_10943_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10880_10943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1088_1151_0_2
       (.ADDRA({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1088_1151_0_2_n_0),
        .DOB(vga_memory_reg_1088_1151_0_2_n_1),
        .DOC(vga_memory_reg_1088_1151_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_1088_1151_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_1088_1151_0_2_i_2_n_0),
        .I2(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[22]),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_1088_1151_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_1088_1151_0_2_i_2
       (.I0(Q[23]),
        .I1(Q[21]),
        .O(vga_memory_reg_1088_1151_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1088_1151_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1088_1151_3_5_n_0),
        .DOB(vga_memory_reg_1088_1151_3_5_n_1),
        .DOC(vga_memory_reg_1088_1151_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1088_1151_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1088_1151_6_8_n_0),
        .DOB(vga_memory_reg_1088_1151_6_8_n_1),
        .DOC(vga_memory_reg_1088_1151_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1088_1151_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1088_1151_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1088_1151_9_11_n_0),
        .DOB(vga_memory_reg_1088_1151_9_11_n_1),
        .DOC(vga_memory_reg_1088_1151_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1088_1151_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10944" *) 
  (* ram_addr_end = "11007" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_10944_11007_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10944_11007_0_2_n_0),
        .DOB(vga_memory_reg_10944_11007_0_2_n_1),
        .DOC(vga_memory_reg_10944_11007_0_2_n_2),
        .DOD(NLW_vga_memory_reg_10944_11007_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10944_11007_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_10944_11007_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_2816_2879_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_10944_11007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10944" *) 
  (* ram_addr_end = "11007" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_10944_11007_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10944_11007_3_5_n_0),
        .DOB(vga_memory_reg_10944_11007_3_5_n_1),
        .DOC(vga_memory_reg_10944_11007_3_5_n_2),
        .DOD(NLW_vga_memory_reg_10944_11007_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10944_11007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10944" *) 
  (* ram_addr_end = "11007" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_10944_11007_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10944_11007_6_8_n_0),
        .DOB(vga_memory_reg_10944_11007_6_8_n_1),
        .DOC(vga_memory_reg_10944_11007_6_8_n_2),
        .DOD(NLW_vga_memory_reg_10944_11007_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10944_11007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "10944" *) 
  (* ram_addr_end = "11007" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_10944_11007_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_10944_11007_9_11_n_0),
        .DOB(vga_memory_reg_10944_11007_9_11_n_1),
        .DOC(vga_memory_reg_10944_11007_9_11_n_2),
        .DOD(NLW_vga_memory_reg_10944_11007_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_10944_11007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11008" *) 
  (* ram_addr_end = "11071" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11008_11071_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11008_11071_0_2_n_0),
        .DOB(vga_memory_reg_11008_11071_0_2_n_1),
        .DOC(vga_memory_reg_11008_11071_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11008_11071_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11008_11071_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_11008_11071_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(vga_memory_reg_832_895_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_11008_11071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11008" *) 
  (* ram_addr_end = "11071" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11008_11071_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11008_11071_3_5_n_0),
        .DOB(vga_memory_reg_11008_11071_3_5_n_1),
        .DOC(vga_memory_reg_11008_11071_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11008_11071_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11008_11071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11008" *) 
  (* ram_addr_end = "11071" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11008_11071_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:2],\red[0]_i_119_0 [1],\red[0]_i_93_0 [0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:2],\red[0]_i_119_0 [1],\red[0]_i_93_0 [0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3:2],\red[0]_i_119_0 [1],\red[0]_i_93_0 [0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11008_11071_6_8_n_0),
        .DOB(vga_memory_reg_11008_11071_6_8_n_1),
        .DOC(vga_memory_reg_11008_11071_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11008_11071_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11008_11071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11008" *) 
  (* ram_addr_end = "11071" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11008_11071_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11008_11071_9_11_n_0),
        .DOB(vga_memory_reg_11008_11071_9_11_n_1),
        .DOC(vga_memory_reg_11008_11071_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11008_11071_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11008_11071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11072" *) 
  (* ram_addr_end = "11135" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11072_11135_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11072_11135_0_2_n_0),
        .DOB(vga_memory_reg_11072_11135_0_2_n_1),
        .DOC(vga_memory_reg_11072_11135_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11072_11135_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11072_11135_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_11072_11135_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_6976_7039_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(vga_memory_reg_11072_11135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11072" *) 
  (* ram_addr_end = "11135" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11072_11135_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11072_11135_3_5_n_0),
        .DOB(vga_memory_reg_11072_11135_3_5_n_1),
        .DOC(vga_memory_reg_11072_11135_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11072_11135_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11072_11135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11072" *) 
  (* ram_addr_end = "11135" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11072_11135_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:1],\red[0]_i_93_0 [0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:1],\red[0]_i_93_0 [0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11072_11135_6_8_n_0),
        .DOB(vga_memory_reg_11072_11135_6_8_n_1),
        .DOC(vga_memory_reg_11072_11135_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11072_11135_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11072_11135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11072" *) 
  (* ram_addr_end = "11135" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11072_11135_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11072_11135_9_11_n_0),
        .DOB(vga_memory_reg_11072_11135_9_11_n_1),
        .DOC(vga_memory_reg_11072_11135_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11072_11135_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11072_11135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11136" *) 
  (* ram_addr_end = "11199" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11136_11199_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11136_11199_0_2_n_0),
        .DOB(vga_memory_reg_11136_11199_0_2_n_1),
        .DOC(vga_memory_reg_11136_11199_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11136_11199_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11136_11199_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_11136_11199_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_7040_7103_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[22]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(vga_memory_reg_11136_11199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11136" *) 
  (* ram_addr_end = "11199" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11136_11199_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11136_11199_3_5_n_0),
        .DOB(vga_memory_reg_11136_11199_3_5_n_1),
        .DOC(vga_memory_reg_11136_11199_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11136_11199_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11136_11199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11136" *) 
  (* ram_addr_end = "11199" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11136_11199_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11136_11199_6_8_n_0),
        .DOB(vga_memory_reg_11136_11199_6_8_n_1),
        .DOC(vga_memory_reg_11136_11199_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11136_11199_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11136_11199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11136" *) 
  (* ram_addr_end = "11199" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11136_11199_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11136_11199_9_11_n_0),
        .DOB(vga_memory_reg_11136_11199_9_11_n_1),
        .DOC(vga_memory_reg_11136_11199_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11136_11199_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11136_11199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11200" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11200_11263_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11200_11263_0_2_n_0),
        .DOB(vga_memory_reg_11200_11263_0_2_n_1),
        .DOC(vga_memory_reg_11200_11263_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11200_11263_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11200_11263_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_11200_11263_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_11200_11263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11200" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11200_11263_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11200_11263_3_5_n_0),
        .DOB(vga_memory_reg_11200_11263_3_5_n_1),
        .DOC(vga_memory_reg_11200_11263_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11200_11263_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11200_11263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11200" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11200_11263_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11200_11263_6_8_n_0),
        .DOB(vga_memory_reg_11200_11263_6_8_n_1),
        .DOC(vga_memory_reg_11200_11263_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11200_11263_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11200_11263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11200" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11200_11263_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11200_11263_9_11_n_0),
        .DOB(vga_memory_reg_11200_11263_9_11_n_1),
        .DOC(vga_memory_reg_11200_11263_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11200_11263_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11200_11263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "11327" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11264_11327_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11264_11327_0_2_n_0),
        .DOB(vga_memory_reg_11264_11327_0_2_n_1),
        .DOC(vga_memory_reg_11264_11327_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11264_11327_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11264_11327_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_11264_11327_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(vga_memory_reg_11264_11327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "11327" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11264_11327_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11264_11327_3_5_n_0),
        .DOB(vga_memory_reg_11264_11327_3_5_n_1),
        .DOC(vga_memory_reg_11264_11327_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11264_11327_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11264_11327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "11327" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11264_11327_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11264_11327_6_8_n_0),
        .DOB(vga_memory_reg_11264_11327_6_8_n_1),
        .DOC(vga_memory_reg_11264_11327_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11264_11327_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11264_11327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "11327" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11264_11327_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11264_11327_9_11_n_0),
        .DOB(vga_memory_reg_11264_11327_9_11_n_1),
        .DOC(vga_memory_reg_11264_11327_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11264_11327_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11264_11327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11328" *) 
  (* ram_addr_end = "11391" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11328_11391_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11328_11391_0_2_n_0),
        .DOB(vga_memory_reg_11328_11391_0_2_n_1),
        .DOC(vga_memory_reg_11328_11391_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11328_11391_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11328_11391_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_11328_11391_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[22]),
        .I4(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_11328_11391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11328" *) 
  (* ram_addr_end = "11391" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11328_11391_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11328_11391_3_5_n_0),
        .DOB(vga_memory_reg_11328_11391_3_5_n_1),
        .DOC(vga_memory_reg_11328_11391_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11328_11391_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11328_11391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11328" *) 
  (* ram_addr_end = "11391" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11328_11391_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11328_11391_6_8_n_0),
        .DOB(vga_memory_reg_11328_11391_6_8_n_1),
        .DOC(vga_memory_reg_11328_11391_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11328_11391_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11328_11391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11328" *) 
  (* ram_addr_end = "11391" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11328_11391_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11328_11391_9_11_n_0),
        .DOB(vga_memory_reg_11328_11391_9_11_n_1),
        .DOC(vga_memory_reg_11328_11391_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11328_11391_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11328_11391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11392" *) 
  (* ram_addr_end = "11455" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11392_11455_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11392_11455_0_2_n_0),
        .DOB(vga_memory_reg_11392_11455_0_2_n_1),
        .DOC(vga_memory_reg_11392_11455_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11392_11455_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11392_11455_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_11392_11455_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_11392_11455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11392" *) 
  (* ram_addr_end = "11455" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11392_11455_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11392_11455_3_5_n_0),
        .DOB(vga_memory_reg_11392_11455_3_5_n_1),
        .DOC(vga_memory_reg_11392_11455_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11392_11455_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11392_11455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11392" *) 
  (* ram_addr_end = "11455" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11392_11455_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11392_11455_6_8_n_0),
        .DOB(vga_memory_reg_11392_11455_6_8_n_1),
        .DOC(vga_memory_reg_11392_11455_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11392_11455_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11392_11455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11392" *) 
  (* ram_addr_end = "11455" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11392_11455_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11392_11455_9_11_n_0),
        .DOB(vga_memory_reg_11392_11455_9_11_n_1),
        .DOC(vga_memory_reg_11392_11455_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11392_11455_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11392_11455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11456" *) 
  (* ram_addr_end = "11519" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11456_11519_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11456_11519_0_2_n_0),
        .DOB(vga_memory_reg_11456_11519_0_2_n_1),
        .DOC(vga_memory_reg_11456_11519_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11456_11519_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11456_11519_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_11456_11519_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_11456_11519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11456" *) 
  (* ram_addr_end = "11519" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11456_11519_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11456_11519_3_5_n_0),
        .DOB(vga_memory_reg_11456_11519_3_5_n_1),
        .DOC(vga_memory_reg_11456_11519_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11456_11519_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11456_11519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11456" *) 
  (* ram_addr_end = "11519" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11456_11519_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11456_11519_6_8_n_0),
        .DOB(vga_memory_reg_11456_11519_6_8_n_1),
        .DOC(vga_memory_reg_11456_11519_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11456_11519_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11456_11519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11456" *) 
  (* ram_addr_end = "11519" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11456_11519_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11456_11519_9_11_n_0),
        .DOB(vga_memory_reg_11456_11519_9_11_n_1),
        .DOC(vga_memory_reg_11456_11519_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11456_11519_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11456_11519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11520" *) 
  (* ram_addr_end = "11583" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11520_11583_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11520_11583_0_2_n_0),
        .DOB(vga_memory_reg_11520_11583_0_2_n_1),
        .DOC(vga_memory_reg_11520_11583_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11520_11583_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11520_11583_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_11520_11583_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_10432_10495_0_2_i_2_n_0),
        .I2(vga_memory_reg_1344_1407_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_11520_11583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11520" *) 
  (* ram_addr_end = "11583" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11520_11583_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11520_11583_3_5_n_0),
        .DOB(vga_memory_reg_11520_11583_3_5_n_1),
        .DOC(vga_memory_reg_11520_11583_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11520_11583_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11520_11583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11520" *) 
  (* ram_addr_end = "11583" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11520_11583_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11520_11583_6_8_n_0),
        .DOB(vga_memory_reg_11520_11583_6_8_n_1),
        .DOC(vga_memory_reg_11520_11583_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11520_11583_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11520_11583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11520" *) 
  (* ram_addr_end = "11583" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11520_11583_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2],\red_reg[3]_i_53_0 [1],\red[3]_i_99_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2],\red_reg[3]_i_53_0 [1],\red[3]_i_99_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11520_11583_9_11_n_0),
        .DOB(vga_memory_reg_11520_11583_9_11_n_1),
        .DOC(vga_memory_reg_11520_11583_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11520_11583_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11520_11583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1152_1215_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1152_1215_0_2_n_0),
        .DOB(vga_memory_reg_1152_1215_0_2_n_1),
        .DOC(vga_memory_reg_1152_1215_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_1152_1215_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_1088_1151_0_2_i_2_n_0),
        .I2(vga_memory_reg_640_703_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[22]),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1152_1215_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1152_1215_3_5_n_0),
        .DOB(vga_memory_reg_1152_1215_3_5_n_1),
        .DOC(vga_memory_reg_1152_1215_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1152_1215_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1152_1215_6_8_n_0),
        .DOB(vga_memory_reg_1152_1215_6_8_n_1),
        .DOC(vga_memory_reg_1152_1215_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1152_1215_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1152_1215_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1152_1215_9_11_n_0),
        .DOB(vga_memory_reg_1152_1215_9_11_n_1),
        .DOC(vga_memory_reg_1152_1215_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1152_1215_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11584" *) 
  (* ram_addr_end = "11647" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11584_11647_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11584_11647_0_2_n_0),
        .DOB(vga_memory_reg_11584_11647_0_2_n_1),
        .DOC(vga_memory_reg_11584_11647_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11584_11647_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11584_11647_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_11584_11647_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_11584_11647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11584" *) 
  (* ram_addr_end = "11647" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11584_11647_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11584_11647_3_5_n_0),
        .DOB(vga_memory_reg_11584_11647_3_5_n_1),
        .DOC(vga_memory_reg_11584_11647_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11584_11647_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11584_11647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11584" *) 
  (* ram_addr_end = "11647" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11584_11647_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11584_11647_6_8_n_0),
        .DOB(vga_memory_reg_11584_11647_6_8_n_1),
        .DOC(vga_memory_reg_11584_11647_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11584_11647_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11584_11647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11584" *) 
  (* ram_addr_end = "11647" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11584_11647_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11584_11647_9_11_n_0),
        .DOB(vga_memory_reg_11584_11647_9_11_n_1),
        .DOC(vga_memory_reg_11584_11647_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11584_11647_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11584_11647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11648" *) 
  (* ram_addr_end = "11711" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11648_11711_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11648_11711_0_2_n_0),
        .DOB(vga_memory_reg_11648_11711_0_2_n_1),
        .DOC(vga_memory_reg_11648_11711_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11648_11711_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11648_11711_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_11648_11711_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_11648_11711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11648" *) 
  (* ram_addr_end = "11711" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11648_11711_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11648_11711_3_5_n_0),
        .DOB(vga_memory_reg_11648_11711_3_5_n_1),
        .DOC(vga_memory_reg_11648_11711_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11648_11711_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11648_11711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11648" *) 
  (* ram_addr_end = "11711" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11648_11711_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11648_11711_6_8_n_0),
        .DOB(vga_memory_reg_11648_11711_6_8_n_1),
        .DOC(vga_memory_reg_11648_11711_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11648_11711_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11648_11711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11648" *) 
  (* ram_addr_end = "11711" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11648_11711_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11648_11711_9_11_n_0),
        .DOB(vga_memory_reg_11648_11711_9_11_n_1),
        .DOC(vga_memory_reg_11648_11711_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11648_11711_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11648_11711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11712" *) 
  (* ram_addr_end = "11775" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11712_11775_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11712_11775_0_2_n_0),
        .DOB(vga_memory_reg_11712_11775_0_2_n_1),
        .DOC(vga_memory_reg_11712_11775_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11712_11775_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11712_11775_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_11712_11775_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_1472_1535_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_11712_11775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11712" *) 
  (* ram_addr_end = "11775" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11712_11775_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11712_11775_3_5_n_0),
        .DOB(vga_memory_reg_11712_11775_3_5_n_1),
        .DOC(vga_memory_reg_11712_11775_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11712_11775_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11712_11775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11712" *) 
  (* ram_addr_end = "11775" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11712_11775_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11712_11775_6_8_n_0),
        .DOB(vga_memory_reg_11712_11775_6_8_n_1),
        .DOC(vga_memory_reg_11712_11775_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11712_11775_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11712_11775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11712" *) 
  (* ram_addr_end = "11775" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11712_11775_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red[3]_i_99_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11712_11775_9_11_n_0),
        .DOB(vga_memory_reg_11712_11775_9_11_n_1),
        .DOC(vga_memory_reg_11712_11775_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11712_11775_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11712_11775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11776" *) 
  (* ram_addr_end = "11839" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11776_11839_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11776_11839_0_2_n_0),
        .DOB(vga_memory_reg_11776_11839_0_2_n_1),
        .DOC(vga_memory_reg_11776_11839_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11776_11839_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11776_11839_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    vga_memory_reg_11776_11839_0_2_i_1
       (.I0(Q[24]),
        .I1(Q[23]),
        .I2(Q[25]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_11776_11839_0_2_i_2_n_0),
        .O(vga_memory_reg_11776_11839_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    vga_memory_reg_11776_11839_0_2_i_2
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[26]),
        .I3(Q[18]),
        .O(vga_memory_reg_11776_11839_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11776" *) 
  (* ram_addr_end = "11839" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11776_11839_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11776_11839_3_5_n_0),
        .DOB(vga_memory_reg_11776_11839_3_5_n_1),
        .DOC(vga_memory_reg_11776_11839_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11776_11839_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11776_11839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11776" *) 
  (* ram_addr_end = "11839" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11776_11839_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11776_11839_6_8_n_0),
        .DOB(vga_memory_reg_11776_11839_6_8_n_1),
        .DOC(vga_memory_reg_11776_11839_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11776_11839_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11776_11839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11776" *) 
  (* ram_addr_end = "11839" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11776_11839_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11776_11839_9_11_n_0),
        .DOB(vga_memory_reg_11776_11839_9_11_n_1),
        .DOC(vga_memory_reg_11776_11839_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11776_11839_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11776_11839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11840" *) 
  (* ram_addr_end = "11903" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11840_11903_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11840_11903_0_2_n_0),
        .DOB(vga_memory_reg_11840_11903_0_2_n_1),
        .DOC(vga_memory_reg_11840_11903_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11840_11903_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11840_11903_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_11840_11903_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[21]),
        .I4(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_11840_11903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11840" *) 
  (* ram_addr_end = "11903" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11840_11903_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11840_11903_3_5_n_0),
        .DOB(vga_memory_reg_11840_11903_3_5_n_1),
        .DOC(vga_memory_reg_11840_11903_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11840_11903_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11840_11903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11840" *) 
  (* ram_addr_end = "11903" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11840_11903_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11840_11903_6_8_n_0),
        .DOB(vga_memory_reg_11840_11903_6_8_n_1),
        .DOC(vga_memory_reg_11840_11903_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11840_11903_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11840_11903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11840" *) 
  (* ram_addr_end = "11903" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11840_11903_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11840_11903_9_11_n_0),
        .DOB(vga_memory_reg_11840_11903_9_11_n_1),
        .DOC(vga_memory_reg_11840_11903_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11840_11903_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11840_11903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11904" *) 
  (* ram_addr_end = "11967" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11904_11967_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11904_11967_0_2_n_0),
        .DOB(vga_memory_reg_11904_11967_0_2_n_1),
        .DOC(vga_memory_reg_11904_11967_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11904_11967_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11904_11967_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_11904_11967_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[20]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_11904_11967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11904" *) 
  (* ram_addr_end = "11967" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11904_11967_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11904_11967_3_5_n_0),
        .DOB(vga_memory_reg_11904_11967_3_5_n_1),
        .DOC(vga_memory_reg_11904_11967_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11904_11967_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11904_11967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11904" *) 
  (* ram_addr_end = "11967" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11904_11967_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11904_11967_6_8_n_0),
        .DOB(vga_memory_reg_11904_11967_6_8_n_1),
        .DOC(vga_memory_reg_11904_11967_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11904_11967_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11904_11967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11904" *) 
  (* ram_addr_end = "11967" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11904_11967_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11904_11967_9_11_n_0),
        .DOB(vga_memory_reg_11904_11967_9_11_n_1),
        .DOC(vga_memory_reg_11904_11967_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11904_11967_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11904_11967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11968" *) 
  (* ram_addr_end = "12031" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_11968_12031_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11968_12031_0_2_n_0),
        .DOB(vga_memory_reg_11968_12031_0_2_n_1),
        .DOC(vga_memory_reg_11968_12031_0_2_n_2),
        .DOD(NLW_vga_memory_reg_11968_12031_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11968_12031_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_11968_12031_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_1728_1791_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_11968_12031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11968" *) 
  (* ram_addr_end = "12031" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_11968_12031_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11968_12031_3_5_n_0),
        .DOB(vga_memory_reg_11968_12031_3_5_n_1),
        .DOC(vga_memory_reg_11968_12031_3_5_n_2),
        .DOD(NLW_vga_memory_reg_11968_12031_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11968_12031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11968" *) 
  (* ram_addr_end = "12031" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_11968_12031_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11968_12031_6_8_n_0),
        .DOB(vga_memory_reg_11968_12031_6_8_n_1),
        .DOC(vga_memory_reg_11968_12031_6_8_n_2),
        .DOD(NLW_vga_memory_reg_11968_12031_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11968_12031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "11968" *) 
  (* ram_addr_end = "12031" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_11968_12031_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_11968_12031_9_11_n_0),
        .DOB(vga_memory_reg_11968_12031_9_11_n_1),
        .DOC(vga_memory_reg_11968_12031_9_11_n_2),
        .DOD(NLW_vga_memory_reg_11968_12031_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_11968_12031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12032" *) 
  (* ram_addr_end = "12095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12032_12095_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12032_12095_0_2_n_0),
        .DOB(vga_memory_reg_12032_12095_0_2_n_1),
        .DOC(vga_memory_reg_12032_12095_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12032_12095_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12032_12095_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    vga_memory_reg_12032_12095_0_2_i_1
       (.I0(Q[24]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(vga_memory_reg_12032_12095_0_2_i_2_n_0),
        .O(vga_memory_reg_12032_12095_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    vga_memory_reg_12032_12095_0_2_i_2
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[25]),
        .I3(Q[26]),
        .O(vga_memory_reg_12032_12095_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12032" *) 
  (* ram_addr_end = "12095" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12032_12095_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12032_12095_3_5_n_0),
        .DOB(vga_memory_reg_12032_12095_3_5_n_1),
        .DOC(vga_memory_reg_12032_12095_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12032_12095_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12032_12095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12032" *) 
  (* ram_addr_end = "12095" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12032_12095_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12032_12095_6_8_n_0),
        .DOB(vga_memory_reg_12032_12095_6_8_n_1),
        .DOC(vga_memory_reg_12032_12095_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12032_12095_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12032_12095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12032" *) 
  (* ram_addr_end = "12095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12032_12095_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12032_12095_9_11_n_0),
        .DOB(vga_memory_reg_12032_12095_9_11_n_1),
        .DOC(vga_memory_reg_12032_12095_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12032_12095_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12032_12095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12096" *) 
  (* ram_addr_end = "12159" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12096_12159_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12096_12159_0_2_n_0),
        .DOB(vga_memory_reg_12096_12159_0_2_n_1),
        .DOC(vga_memory_reg_12096_12159_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12096_12159_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12096_12159_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_12096_12159_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[19]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_12096_12159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12096" *) 
  (* ram_addr_end = "12159" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12096_12159_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12096_12159_3_5_n_0),
        .DOB(vga_memory_reg_12096_12159_3_5_n_1),
        .DOC(vga_memory_reg_12096_12159_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12096_12159_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12096_12159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12096" *) 
  (* ram_addr_end = "12159" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12096_12159_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12096_12159_6_8_n_0),
        .DOB(vga_memory_reg_12096_12159_6_8_n_1),
        .DOC(vga_memory_reg_12096_12159_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12096_12159_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12096_12159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12096" *) 
  (* ram_addr_end = "12159" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12096_12159_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12096_12159_9_11_n_0),
        .DOB(vga_memory_reg_12096_12159_9_11_n_1),
        .DOC(vga_memory_reg_12096_12159_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12096_12159_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12096_12159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12160" *) 
  (* ram_addr_end = "12223" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12160_12223_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12160_12223_0_2_n_0),
        .DOB(vga_memory_reg_12160_12223_0_2_n_1),
        .DOC(vga_memory_reg_12160_12223_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12160_12223_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12160_12223_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_12160_12223_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[18]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_12160_12223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12160" *) 
  (* ram_addr_end = "12223" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12160_12223_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12160_12223_3_5_n_0),
        .DOB(vga_memory_reg_12160_12223_3_5_n_1),
        .DOC(vga_memory_reg_12160_12223_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12160_12223_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12160_12223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12160" *) 
  (* ram_addr_end = "12223" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12160_12223_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12160_12223_6_8_n_0),
        .DOB(vga_memory_reg_12160_12223_6_8_n_1),
        .DOC(vga_memory_reg_12160_12223_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12160_12223_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12160_12223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12160" *) 
  (* ram_addr_end = "12223" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12160_12223_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12160_12223_9_11_n_0),
        .DOB(vga_memory_reg_12160_12223_9_11_n_1),
        .DOC(vga_memory_reg_12160_12223_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12160_12223_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12160_12223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1216_1279_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1216_1279_0_2_n_0),
        .DOB(vga_memory_reg_1216_1279_0_2_n_1),
        .DOC(vga_memory_reg_1216_1279_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_1216_1279_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[22]),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_1216_1279_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_1216_1279_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(vga_memory_reg_1216_1279_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1216_1279_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1216_1279_3_5_n_0),
        .DOB(vga_memory_reg_1216_1279_3_5_n_1),
        .DOC(vga_memory_reg_1216_1279_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1216_1279_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1216_1279_6_8_n_0),
        .DOB(vga_memory_reg_1216_1279_6_8_n_1),
        .DOC(vga_memory_reg_1216_1279_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1216_1279_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1216_1279_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1216_1279_9_11_n_0),
        .DOB(vga_memory_reg_1216_1279_9_11_n_1),
        .DOC(vga_memory_reg_1216_1279_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1216_1279_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12224" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12224_12287_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12224_12287_0_2_n_0),
        .DOB(vga_memory_reg_12224_12287_0_2_n_1),
        .DOC(vga_memory_reg_12224_12287_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12224_12287_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12224_12287_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    vga_memory_reg_12224_12287_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_12224_12287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12224" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12224_12287_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_116_0 [2:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12224_12287_3_5_n_0),
        .DOB(vga_memory_reg_12224_12287_3_5_n_1),
        .DOC(vga_memory_reg_12224_12287_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12224_12287_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12224_12287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12224" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12224_12287_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12224_12287_6_8_n_0),
        .DOB(vga_memory_reg_12224_12287_6_8_n_1),
        .DOC(vga_memory_reg_12224_12287_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12224_12287_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12224_12287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12224" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12224_12287_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2:1],\red[3]_i_94_0 }),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12224_12287_9_11_n_0),
        .DOB(vga_memory_reg_12224_12287_9_11_n_1),
        .DOC(vga_memory_reg_12224_12287_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12224_12287_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12224_12287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "12351" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12288_12351_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2],\blue[2]_i_108_0 [1],\blue[2]_i_96_0 [0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2],\blue[2]_i_108_0 [1],\blue[2]_i_96_0 [0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2],\blue[2]_i_108_0 [1],\blue[2]_i_96_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12288_12351_0_2_n_0),
        .DOB(vga_memory_reg_12288_12351_0_2_n_1),
        .DOC(vga_memory_reg_12288_12351_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12288_12351_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12288_12351_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_12288_12351_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_12288_12351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "12351" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12288_12351_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12288_12351_3_5_n_0),
        .DOB(vga_memory_reg_12288_12351_3_5_n_1),
        .DOC(vga_memory_reg_12288_12351_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12288_12351_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12288_12351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "12351" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12288_12351_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12288_12351_6_8_n_0),
        .DOB(vga_memory_reg_12288_12351_6_8_n_1),
        .DOC(vga_memory_reg_12288_12351_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12288_12351_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12288_12351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "12351" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12288_12351_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12288_12351_9_11_n_0),
        .DOB(vga_memory_reg_12288_12351_9_11_n_1),
        .DOC(vga_memory_reg_12288_12351_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12288_12351_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12288_12351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12352" *) 
  (* ram_addr_end = "12415" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12352_12415_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2],\blue[2]_i_108_0 [1],\blue[2]_i_96_0 [0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2],\blue[2]_i_108_0 [1],\blue[2]_i_96_0 [0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3],\blue[2]_i_96_0 [2],\blue[2]_i_108_0 [1],\blue[2]_i_96_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12352_12415_0_2_n_0),
        .DOB(vga_memory_reg_12352_12415_0_2_n_1),
        .DOC(vga_memory_reg_12352_12415_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12352_12415_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12352_12415_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_12352_12415_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_64_127_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[18]),
        .I5(Q[23]),
        .O(vga_memory_reg_12352_12415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12352" *) 
  (* ram_addr_end = "12415" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12352_12415_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12352_12415_3_5_n_0),
        .DOB(vga_memory_reg_12352_12415_3_5_n_1),
        .DOC(vga_memory_reg_12352_12415_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12352_12415_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12352_12415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12352" *) 
  (* ram_addr_end = "12415" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12352_12415_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12352_12415_6_8_n_0),
        .DOB(vga_memory_reg_12352_12415_6_8_n_1),
        .DOC(vga_memory_reg_12352_12415_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12352_12415_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12352_12415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12352" *) 
  (* ram_addr_end = "12415" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12352_12415_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12352_12415_9_11_n_0),
        .DOB(vga_memory_reg_12352_12415_9_11_n_1),
        .DOC(vga_memory_reg_12352_12415_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12352_12415_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12352_12415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12416" *) 
  (* ram_addr_end = "12479" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12416_12479_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12416_12479_0_2_n_0),
        .DOB(vga_memory_reg_12416_12479_0_2_n_1),
        .DOC(vga_memory_reg_12416_12479_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12416_12479_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12416_12479_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_12416_12479_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_128_191_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[19]),
        .I5(Q[23]),
        .O(vga_memory_reg_12416_12479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12416" *) 
  (* ram_addr_end = "12479" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12416_12479_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12416_12479_3_5_n_0),
        .DOB(vga_memory_reg_12416_12479_3_5_n_1),
        .DOC(vga_memory_reg_12416_12479_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12416_12479_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12416_12479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12416" *) 
  (* ram_addr_end = "12479" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12416_12479_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12416_12479_6_8_n_0),
        .DOB(vga_memory_reg_12416_12479_6_8_n_1),
        .DOC(vga_memory_reg_12416_12479_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12416_12479_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12416_12479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12416" *) 
  (* ram_addr_end = "12479" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12416_12479_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12416_12479_9_11_n_0),
        .DOB(vga_memory_reg_12416_12479_9_11_n_1),
        .DOC(vga_memory_reg_12416_12479_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12416_12479_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12416_12479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12480" *) 
  (* ram_addr_end = "12543" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12480_12543_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:2],\blue[2]_i_96_0 [1:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:2],\blue[2]_i_96_0 [1:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12480_12543_0_2_n_0),
        .DOB(vga_memory_reg_12480_12543_0_2_n_1),
        .DOC(vga_memory_reg_12480_12543_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12480_12543_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12480_12543_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_12480_12543_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_12480_12543_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_12480_12543_0_2_i_2
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(vga_memory_reg_12480_12543_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12480" *) 
  (* ram_addr_end = "12543" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12480_12543_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12480_12543_3_5_n_0),
        .DOB(vga_memory_reg_12480_12543_3_5_n_1),
        .DOC(vga_memory_reg_12480_12543_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12480_12543_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12480_12543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12480" *) 
  (* ram_addr_end = "12543" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12480_12543_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12480_12543_6_8_n_0),
        .DOB(vga_memory_reg_12480_12543_6_8_n_1),
        .DOC(vga_memory_reg_12480_12543_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12480_12543_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12480_12543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12480" *) 
  (* ram_addr_end = "12543" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12480_12543_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12480_12543_9_11_n_0),
        .DOB(vga_memory_reg_12480_12543_9_11_n_1),
        .DOC(vga_memory_reg_12480_12543_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12480_12543_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12480_12543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12544" *) 
  (* ram_addr_end = "12607" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12544_12607_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12544_12607_0_2_n_0),
        .DOB(vga_memory_reg_12544_12607_0_2_n_1),
        .DOC(vga_memory_reg_12544_12607_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12544_12607_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12544_12607_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_12544_12607_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_256_319_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[20]),
        .I5(Q[23]),
        .O(vga_memory_reg_12544_12607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12544" *) 
  (* ram_addr_end = "12607" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12544_12607_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12544_12607_3_5_n_0),
        .DOB(vga_memory_reg_12544_12607_3_5_n_1),
        .DOC(vga_memory_reg_12544_12607_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12544_12607_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12544_12607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12544" *) 
  (* ram_addr_end = "12607" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12544_12607_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12544_12607_6_8_n_0),
        .DOB(vga_memory_reg_12544_12607_6_8_n_1),
        .DOC(vga_memory_reg_12544_12607_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12544_12607_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12544_12607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12544" *) 
  (* ram_addr_end = "12607" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12544_12607_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12544_12607_9_11_n_0),
        .DOB(vga_memory_reg_12544_12607_9_11_n_1),
        .DOC(vga_memory_reg_12544_12607_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12544_12607_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12544_12607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12608" *) 
  (* ram_addr_end = "12671" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12608_12671_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12608_12671_0_2_n_0),
        .DOB(vga_memory_reg_12608_12671_0_2_n_1),
        .DOC(vga_memory_reg_12608_12671_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12608_12671_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12608_12671_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_12608_12671_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_12608_12671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12608" *) 
  (* ram_addr_end = "12671" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12608_12671_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12608_12671_3_5_n_0),
        .DOB(vga_memory_reg_12608_12671_3_5_n_1),
        .DOC(vga_memory_reg_12608_12671_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12608_12671_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12608_12671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12608" *) 
  (* ram_addr_end = "12671" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12608_12671_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12608_12671_6_8_n_0),
        .DOB(vga_memory_reg_12608_12671_6_8_n_1),
        .DOC(vga_memory_reg_12608_12671_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12608_12671_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12608_12671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12608" *) 
  (* ram_addr_end = "12671" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12608_12671_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12608_12671_9_11_n_0),
        .DOB(vga_memory_reg_12608_12671_9_11_n_1),
        .DOC(vga_memory_reg_12608_12671_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12608_12671_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12608_12671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12672" *) 
  (* ram_addr_end = "12735" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12672_12735_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12672_12735_0_2_n_0),
        .DOB(vga_memory_reg_12672_12735_0_2_n_1),
        .DOC(vga_memory_reg_12672_12735_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12672_12735_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12672_12735_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_12672_12735_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_12672_12735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12672" *) 
  (* ram_addr_end = "12735" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12672_12735_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12672_12735_3_5_n_0),
        .DOB(vga_memory_reg_12672_12735_3_5_n_1),
        .DOC(vga_memory_reg_12672_12735_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12672_12735_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12672_12735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12672" *) 
  (* ram_addr_end = "12735" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12672_12735_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12672_12735_6_8_n_0),
        .DOB(vga_memory_reg_12672_12735_6_8_n_1),
        .DOC(vga_memory_reg_12672_12735_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12672_12735_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12672_12735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12672" *) 
  (* ram_addr_end = "12735" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12672_12735_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12672_12735_9_11_n_0),
        .DOB(vga_memory_reg_12672_12735_9_11_n_1),
        .DOC(vga_memory_reg_12672_12735_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12672_12735_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12672_12735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12736" *) 
  (* ram_addr_end = "12799" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12736_12799_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:1],\blue[2]_i_96_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12736_12799_0_2_n_0),
        .DOB(vga_memory_reg_12736_12799_0_2_n_1),
        .DOC(vga_memory_reg_12736_12799_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12736_12799_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12736_12799_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_12736_12799_0_2_i_1
       (.I0(Q[23]),
        .I1(Q[20]),
        .I2(Q[24]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_6592_6655_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_12736_12799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12736" *) 
  (* ram_addr_end = "12799" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12736_12799_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12736_12799_3_5_n_0),
        .DOB(vga_memory_reg_12736_12799_3_5_n_1),
        .DOC(vga_memory_reg_12736_12799_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12736_12799_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12736_12799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12736" *) 
  (* ram_addr_end = "12799" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12736_12799_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_93_0 [3],\red[0]_i_119_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12736_12799_6_8_n_0),
        .DOB(vga_memory_reg_12736_12799_6_8_n_1),
        .DOC(vga_memory_reg_12736_12799_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12736_12799_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12736_12799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12736" *) 
  (* ram_addr_end = "12799" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12736_12799_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12736_12799_9_11_n_0),
        .DOB(vga_memory_reg_12736_12799_9_11_n_1),
        .DOC(vga_memory_reg_12736_12799_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12736_12799_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12736_12799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12800" *) 
  (* ram_addr_end = "12863" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12800_12863_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12800_12863_0_2_n_0),
        .DOB(vga_memory_reg_12800_12863_0_2_n_1),
        .DOC(vga_memory_reg_12800_12863_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12800_12863_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12800_12863_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_12800_12863_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_512_575_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(vga_memory_reg_12800_12863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12800" *) 
  (* ram_addr_end = "12863" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12800_12863_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:2],ADDRB[1],\green[1]_i_116_0 [0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:2],ADDRB[1],\green[1]_i_116_0 [0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12800_12863_3_5_n_0),
        .DOB(vga_memory_reg_12800_12863_3_5_n_1),
        .DOC(vga_memory_reg_12800_12863_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12800_12863_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12800_12863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12800" *) 
  (* ram_addr_end = "12863" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12800_12863_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12800_12863_6_8_n_0),
        .DOB(vga_memory_reg_12800_12863_6_8_n_1),
        .DOC(vga_memory_reg_12800_12863_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12800_12863_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12800_12863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12800" *) 
  (* ram_addr_end = "12863" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12800_12863_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12800_12863_9_11_n_0),
        .DOB(vga_memory_reg_12800_12863_9_11_n_1),
        .DOC(vga_memory_reg_12800_12863_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12800_12863_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12800_12863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1280_1343_0_2
       (.ADDRA({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1280_1343_0_2_n_0),
        .DOB(vga_memory_reg_1280_1343_0_2_n_1),
        .DOC(vga_memory_reg_1280_1343_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_1280_1343_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_1088_1151_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1280_1343_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1280_1343_3_5_n_0),
        .DOB(vga_memory_reg_1280_1343_3_5_n_1),
        .DOC(vga_memory_reg_1280_1343_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1280_1343_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1280_1343_6_8_n_0),
        .DOB(vga_memory_reg_1280_1343_6_8_n_1),
        .DOC(vga_memory_reg_1280_1343_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1280_1343_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1280_1343_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1280_1343_9_11_n_0),
        .DOB(vga_memory_reg_1280_1343_9_11_n_1),
        .DOC(vga_memory_reg_1280_1343_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1280_1343_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12864" *) 
  (* ram_addr_end = "12927" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12864_12927_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12864_12927_0_2_n_0),
        .DOB(vga_memory_reg_12864_12927_0_2_n_1),
        .DOC(vga_memory_reg_12864_12927_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12864_12927_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12864_12927_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_12864_12927_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_5696_5759_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_12864_12927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12864" *) 
  (* ram_addr_end = "12927" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12864_12927_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12864_12927_3_5_n_0),
        .DOB(vga_memory_reg_12864_12927_3_5_n_1),
        .DOC(vga_memory_reg_12864_12927_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12864_12927_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12864_12927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12864" *) 
  (* ram_addr_end = "12927" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12864_12927_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12864_12927_6_8_n_0),
        .DOB(vga_memory_reg_12864_12927_6_8_n_1),
        .DOC(vga_memory_reg_12864_12927_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12864_12927_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12864_12927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12864" *) 
  (* ram_addr_end = "12927" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12864_12927_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12864_12927_9_11_n_0),
        .DOB(vga_memory_reg_12864_12927_9_11_n_1),
        .DOC(vga_memory_reg_12864_12927_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12864_12927_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12864_12927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_128_191_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_128_191_0_2_n_0),
        .DOB(vga_memory_reg_128_191_0_2_n_1),
        .DOC(vga_memory_reg_128_191_0_2_n_2),
        .DOD(NLW_vga_memory_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_128_191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vga_memory_reg_128_191_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_128_191_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_128_191_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_128_191_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[18]),
        .I3(Q[20]),
        .O(vga_memory_reg_128_191_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_128_191_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_128_191_3_5_n_0),
        .DOB(vga_memory_reg_128_191_3_5_n_1),
        .DOC(vga_memory_reg_128_191_3_5_n_2),
        .DOD(NLW_vga_memory_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_128_191_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_128_191_6_8_n_0),
        .DOB(vga_memory_reg_128_191_6_8_n_1),
        .DOC(vga_memory_reg_128_191_6_8_n_2),
        .DOD(NLW_vga_memory_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_128_191_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_128_191_9_11_n_0),
        .DOB(vga_memory_reg_128_191_9_11_n_1),
        .DOC(vga_memory_reg_128_191_9_11_n_2),
        .DOD(NLW_vga_memory_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12928" *) 
  (* ram_addr_end = "12991" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12928_12991_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12928_12991_0_2_n_0),
        .DOB(vga_memory_reg_12928_12991_0_2_n_1),
        .DOC(vga_memory_reg_12928_12991_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12928_12991_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12928_12991_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_12928_12991_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_12928_12991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12928" *) 
  (* ram_addr_end = "12991" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12928_12991_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12928_12991_3_5_n_0),
        .DOB(vga_memory_reg_12928_12991_3_5_n_1),
        .DOC(vga_memory_reg_12928_12991_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12928_12991_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12928_12991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12928" *) 
  (* ram_addr_end = "12991" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12928_12991_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12928_12991_6_8_n_0),
        .DOB(vga_memory_reg_12928_12991_6_8_n_1),
        .DOC(vga_memory_reg_12928_12991_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12928_12991_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12928_12991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12928" *) 
  (* ram_addr_end = "12991" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12928_12991_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12928_12991_9_11_n_0),
        .DOB(vga_memory_reg_12928_12991_9_11_n_1),
        .DOC(vga_memory_reg_12928_12991_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12928_12991_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12928_12991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12992" *) 
  (* ram_addr_end = "13055" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_12992_13055_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12992_13055_0_2_n_0),
        .DOB(vga_memory_reg_12992_13055_0_2_n_1),
        .DOC(vga_memory_reg_12992_13055_0_2_n_2),
        .DOD(NLW_vga_memory_reg_12992_13055_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12992_13055_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_12992_13055_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12992_13055_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_12992_13055_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_12992_13055_0_2_i_2
       (.I0(Q[24]),
        .I1(Q[21]),
        .O(vga_memory_reg_12992_13055_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12992" *) 
  (* ram_addr_end = "13055" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_12992_13055_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12992_13055_3_5_n_0),
        .DOB(vga_memory_reg_12992_13055_3_5_n_1),
        .DOC(vga_memory_reg_12992_13055_3_5_n_2),
        .DOD(NLW_vga_memory_reg_12992_13055_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12992_13055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12992" *) 
  (* ram_addr_end = "13055" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_12992_13055_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12992_13055_6_8_n_0),
        .DOB(vga_memory_reg_12992_13055_6_8_n_1),
        .DOC(vga_memory_reg_12992_13055_6_8_n_2),
        .DOD(NLW_vga_memory_reg_12992_13055_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12992_13055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "12992" *) 
  (* ram_addr_end = "13055" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_12992_13055_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_12992_13055_9_11_n_0),
        .DOB(vga_memory_reg_12992_13055_9_11_n_1),
        .DOC(vga_memory_reg_12992_13055_9_11_n_2),
        .DOD(NLW_vga_memory_reg_12992_13055_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_12992_13055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13056" *) 
  (* ram_addr_end = "13119" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13056_13119_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13056_13119_0_2_n_0),
        .DOB(vga_memory_reg_13056_13119_0_2_n_1),
        .DOC(vga_memory_reg_13056_13119_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13056_13119_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13056_13119_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_13056_13119_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_832_895_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_13056_13119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13056" *) 
  (* ram_addr_end = "13119" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13056_13119_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:1],\green[1]_i_116_0 [0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:1],\green[1]_i_116_0 [0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:1],\green[1]_i_116_0 [0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13056_13119_3_5_n_0),
        .DOB(vga_memory_reg_13056_13119_3_5_n_1),
        .DOC(vga_memory_reg_13056_13119_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13056_13119_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13056_13119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13056" *) 
  (* ram_addr_end = "13119" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13056_13119_6_8
       (.ADDRA({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13056_13119_6_8_n_0),
        .DOB(vga_memory_reg_13056_13119_6_8_n_1),
        .DOC(vga_memory_reg_13056_13119_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13056_13119_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13056_13119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13056" *) 
  (* ram_addr_end = "13119" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13056_13119_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13056_13119_9_11_n_0),
        .DOB(vga_memory_reg_13056_13119_9_11_n_1),
        .DOC(vga_memory_reg_13056_13119_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13056_13119_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13056_13119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13120" *) 
  (* ram_addr_end = "13183" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13120_13183_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13120_13183_0_2_n_0),
        .DOB(vga_memory_reg_13120_13183_0_2_n_1),
        .DOC(vga_memory_reg_13120_13183_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13120_13183_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13120_13183_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_13120_13183_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12992_13055_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[22]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_13120_13183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13120" *) 
  (* ram_addr_end = "13183" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13120_13183_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:1],\green[1]_i_116_0 [0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:1],\green[1]_i_116_0 [0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:1],\green[1]_i_116_0 [0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13120_13183_3_5_n_0),
        .DOB(vga_memory_reg_13120_13183_3_5_n_1),
        .DOC(vga_memory_reg_13120_13183_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13120_13183_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13120_13183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13120" *) 
  (* ram_addr_end = "13183" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13120_13183_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_93_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13120_13183_6_8_n_0),
        .DOB(vga_memory_reg_13120_13183_6_8_n_1),
        .DOC(vga_memory_reg_13120_13183_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13120_13183_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13120_13183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13120" *) 
  (* ram_addr_end = "13183" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13120_13183_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13120_13183_9_11_n_0),
        .DOB(vga_memory_reg_13120_13183_9_11_n_1),
        .DOC(vga_memory_reg_13120_13183_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13120_13183_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13120_13183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13184" *) 
  (* ram_addr_end = "13247" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13184_13247_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13184_13247_0_2_n_0),
        .DOB(vga_memory_reg_13184_13247_0_2_n_1),
        .DOC(vga_memory_reg_13184_13247_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13184_13247_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13184_13247_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_13184_13247_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12992_13055_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[22]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_13184_13247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13184" *) 
  (* ram_addr_end = "13247" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13184_13247_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:1],\green[1]_i_116_0 [0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:1],\green[1]_i_116_0 [0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13184_13247_3_5_n_0),
        .DOB(vga_memory_reg_13184_13247_3_5_n_1),
        .DOC(vga_memory_reg_13184_13247_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13184_13247_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13184_13247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13184" *) 
  (* ram_addr_end = "13247" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13184_13247_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13184_13247_6_8_n_0),
        .DOB(vga_memory_reg_13184_13247_6_8_n_1),
        .DOC(vga_memory_reg_13184_13247_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13184_13247_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13184_13247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13184" *) 
  (* ram_addr_end = "13247" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13184_13247_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13184_13247_9_11_n_0),
        .DOB(vga_memory_reg_13184_13247_9_11_n_1),
        .DOC(vga_memory_reg_13184_13247_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13184_13247_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13184_13247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13248" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13248_13311_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13248_13311_0_2_n_0),
        .DOB(vga_memory_reg_13248_13311_0_2_n_1),
        .DOC(vga_memory_reg_13248_13311_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13248_13311_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13248_13311_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_13248_13311_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_13248_13311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13248" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13248_13311_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13248_13311_3_5_n_0),
        .DOB(vga_memory_reg_13248_13311_3_5_n_1),
        .DOC(vga_memory_reg_13248_13311_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13248_13311_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13248_13311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13248" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13248_13311_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13248_13311_6_8_n_0),
        .DOB(vga_memory_reg_13248_13311_6_8_n_1),
        .DOC(vga_memory_reg_13248_13311_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13248_13311_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13248_13311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13248" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13248_13311_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13248_13311_9_11_n_0),
        .DOB(vga_memory_reg_13248_13311_9_11_n_1),
        .DOC(vga_memory_reg_13248_13311_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13248_13311_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13248_13311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "13375" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13312_13375_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13312_13375_0_2_n_0),
        .DOB(vga_memory_reg_13312_13375_0_2_n_1),
        .DOC(vga_memory_reg_13312_13375_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13312_13375_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13312_13375_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_13312_13375_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_13312_13375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "13375" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13312_13375_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13312_13375_3_5_n_0),
        .DOB(vga_memory_reg_13312_13375_3_5_n_1),
        .DOC(vga_memory_reg_13312_13375_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13312_13375_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13312_13375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "13375" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13312_13375_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13312_13375_6_8_n_0),
        .DOB(vga_memory_reg_13312_13375_6_8_n_1),
        .DOC(vga_memory_reg_13312_13375_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13312_13375_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13312_13375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "13375" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13312_13375_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13312_13375_9_11_n_0),
        .DOB(vga_memory_reg_13312_13375_9_11_n_1),
        .DOC(vga_memory_reg_13312_13375_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13312_13375_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13312_13375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13376" *) 
  (* ram_addr_end = "13439" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13376_13439_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13376_13439_0_2_n_0),
        .DOB(vga_memory_reg_13376_13439_0_2_n_1),
        .DOC(vga_memory_reg_13376_13439_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13376_13439_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13376_13439_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_13376_13439_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[22]),
        .I4(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_13376_13439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13376" *) 
  (* ram_addr_end = "13439" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13376_13439_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13376_13439_3_5_n_0),
        .DOB(vga_memory_reg_13376_13439_3_5_n_1),
        .DOC(vga_memory_reg_13376_13439_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13376_13439_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13376_13439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13376" *) 
  (* ram_addr_end = "13439" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13376_13439_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13376_13439_6_8_n_0),
        .DOB(vga_memory_reg_13376_13439_6_8_n_1),
        .DOC(vga_memory_reg_13376_13439_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13376_13439_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13376_13439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13376" *) 
  (* ram_addr_end = "13439" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13376_13439_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13376_13439_9_11_n_0),
        .DOB(vga_memory_reg_13376_13439_9_11_n_1),
        .DOC(vga_memory_reg_13376_13439_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13376_13439_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13376_13439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13440" *) 
  (* ram_addr_end = "13503" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13440_13503_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13440_13503_0_2_n_0),
        .DOB(vga_memory_reg_13440_13503_0_2_n_1),
        .DOC(vga_memory_reg_13440_13503_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13440_13503_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13440_13503_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_13440_13503_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_13440_13503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13440" *) 
  (* ram_addr_end = "13503" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13440_13503_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13440_13503_3_5_n_0),
        .DOB(vga_memory_reg_13440_13503_3_5_n_1),
        .DOC(vga_memory_reg_13440_13503_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13440_13503_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13440_13503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13440" *) 
  (* ram_addr_end = "13503" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13440_13503_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13440_13503_6_8_n_0),
        .DOB(vga_memory_reg_13440_13503_6_8_n_1),
        .DOC(vga_memory_reg_13440_13503_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13440_13503_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13440_13503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13440" *) 
  (* ram_addr_end = "13503" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13440_13503_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13440_13503_9_11_n_0),
        .DOB(vga_memory_reg_13440_13503_9_11_n_1),
        .DOC(vga_memory_reg_13440_13503_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13440_13503_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13440_13503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1344_1407_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1344_1407_0_2_n_0),
        .DOB(vga_memory_reg_1344_1407_0_2_n_1),
        .DOC(vga_memory_reg_1344_1407_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_1344_1407_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[21]),
        .I4(vga_memory_reg_1344_1407_0_2_i_2_n_0),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_1344_1407_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_1344_1407_0_2_i_2
       (.I0(Q[22]),
        .I1(Q[20]),
        .O(vga_memory_reg_1344_1407_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1344_1407_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1344_1407_3_5_n_0),
        .DOB(vga_memory_reg_1344_1407_3_5_n_1),
        .DOC(vga_memory_reg_1344_1407_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1344_1407_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1344_1407_6_8_n_0),
        .DOB(vga_memory_reg_1344_1407_6_8_n_1),
        .DOC(vga_memory_reg_1344_1407_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1344_1407_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1344_1407_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1344_1407_9_11_n_0),
        .DOB(vga_memory_reg_1344_1407_9_11_n_1),
        .DOC(vga_memory_reg_1344_1407_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1344_1407_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13504" *) 
  (* ram_addr_end = "13567" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13504_13567_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13504_13567_0_2_n_0),
        .DOB(vga_memory_reg_13504_13567_0_2_n_1),
        .DOC(vga_memory_reg_13504_13567_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13504_13567_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13504_13567_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_13504_13567_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_13504_13567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13504" *) 
  (* ram_addr_end = "13567" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13504_13567_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13504_13567_3_5_n_0),
        .DOB(vga_memory_reg_13504_13567_3_5_n_1),
        .DOC(vga_memory_reg_13504_13567_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13504_13567_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13504_13567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13504" *) 
  (* ram_addr_end = "13567" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13504_13567_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13504_13567_6_8_n_0),
        .DOB(vga_memory_reg_13504_13567_6_8_n_1),
        .DOC(vga_memory_reg_13504_13567_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13504_13567_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13504_13567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13504" *) 
  (* ram_addr_end = "13567" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13504_13567_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13504_13567_9_11_n_0),
        .DOB(vga_memory_reg_13504_13567_9_11_n_1),
        .DOC(vga_memory_reg_13504_13567_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13504_13567_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13504_13567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13568" *) 
  (* ram_addr_end = "13631" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13568_13631_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13568_13631_0_2_n_0),
        .DOB(vga_memory_reg_13568_13631_0_2_n_1),
        .DOC(vga_memory_reg_13568_13631_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13568_13631_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13568_13631_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_13568_13631_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_1344_1407_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_13568_13631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13568" *) 
  (* ram_addr_end = "13631" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13568_13631_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13568_13631_3_5_n_0),
        .DOB(vga_memory_reg_13568_13631_3_5_n_1),
        .DOC(vga_memory_reg_13568_13631_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13568_13631_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13568_13631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13568" *) 
  (* ram_addr_end = "13631" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13568_13631_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:2],\red[0]_i_105_0 [1],\red[0]_i_119_0 [0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:2],\red[0]_i_105_0 [1],\red[0]_i_119_0 [0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:2],\red[0]_i_105_0 [1],\red[0]_i_119_0 [0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13568_13631_6_8_n_0),
        .DOB(vga_memory_reg_13568_13631_6_8_n_1),
        .DOC(vga_memory_reg_13568_13631_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13568_13631_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13568_13631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13568" *) 
  (* ram_addr_end = "13631" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13568_13631_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red_reg[3]_i_53_0 [3:2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red_reg[3]_i_53_0 [3:2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red_reg[3]_i_53_0 [3:2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13568_13631_9_11_n_0),
        .DOB(vga_memory_reg_13568_13631_9_11_n_1),
        .DOC(vga_memory_reg_13568_13631_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13568_13631_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13568_13631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13632" *) 
  (* ram_addr_end = "13695" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13632_13695_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13632_13695_0_2_n_0),
        .DOB(vga_memory_reg_13632_13695_0_2_n_1),
        .DOC(vga_memory_reg_13632_13695_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13632_13695_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13632_13695_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_13632_13695_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_13632_13695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13632" *) 
  (* ram_addr_end = "13695" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13632_13695_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13632_13695_3_5_n_0),
        .DOB(vga_memory_reg_13632_13695_3_5_n_1),
        .DOC(vga_memory_reg_13632_13695_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13632_13695_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13632_13695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13632" *) 
  (* ram_addr_end = "13695" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13632_13695_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:2],\red[0]_i_105_0 [1],\red[0]_i_119_0 [0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:2],\red[0]_i_105_0 [1],\red[0]_i_119_0 [0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3:2],\red[0]_i_105_0 [1],\red[0]_i_119_0 [0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13632_13695_6_8_n_0),
        .DOB(vga_memory_reg_13632_13695_6_8_n_1),
        .DOC(vga_memory_reg_13632_13695_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13632_13695_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13632_13695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13632" *) 
  (* ram_addr_end = "13695" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13632_13695_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red_reg[3]_i_53_0 [3:2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13632_13695_9_11_n_0),
        .DOB(vga_memory_reg_13632_13695_9_11_n_1),
        .DOC(vga_memory_reg_13632_13695_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13632_13695_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13632_13695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13696" *) 
  (* ram_addr_end = "13759" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13696_13759_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13696_13759_0_2_n_0),
        .DOB(vga_memory_reg_13696_13759_0_2_n_1),
        .DOC(vga_memory_reg_13696_13759_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13696_13759_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13696_13759_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_13696_13759_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_13696_13759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13696" *) 
  (* ram_addr_end = "13759" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13696_13759_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13696_13759_3_5_n_0),
        .DOB(vga_memory_reg_13696_13759_3_5_n_1),
        .DOC(vga_memory_reg_13696_13759_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13696_13759_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13696_13759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13696" *) 
  (* ram_addr_end = "13759" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13696_13759_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:1],\red[0]_i_119_0 [0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:1],\red[0]_i_119_0 [0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:1],\red[0]_i_119_0 [0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13696_13759_6_8_n_0),
        .DOB(vga_memory_reg_13696_13759_6_8_n_1),
        .DOC(vga_memory_reg_13696_13759_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13696_13759_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13696_13759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13696" *) 
  (* ram_addr_end = "13759" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13696_13759_9_11
       (.ADDRA({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red[3]_i_99_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13696_13759_9_11_n_0),
        .DOB(vga_memory_reg_13696_13759_9_11_n_1),
        .DOC(vga_memory_reg_13696_13759_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13696_13759_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13696_13759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13760" *) 
  (* ram_addr_end = "13823" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13760_13823_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13760_13823_0_2_n_0),
        .DOB(vga_memory_reg_13760_13823_0_2_n_1),
        .DOC(vga_memory_reg_13760_13823_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13760_13823_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13760_13823_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_13760_13823_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_1472_1535_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[21]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_13760_13823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13760" *) 
  (* ram_addr_end = "13823" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13760_13823_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13760_13823_3_5_n_0),
        .DOB(vga_memory_reg_13760_13823_3_5_n_1),
        .DOC(vga_memory_reg_13760_13823_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13760_13823_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13760_13823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13760" *) 
  (* ram_addr_end = "13823" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13760_13823_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2],\red[0]_i_119_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2],\red[0]_i_119_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:1],\red[0]_i_119_0 [0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13760_13823_6_8_n_0),
        .DOB(vga_memory_reg_13760_13823_6_8_n_1),
        .DOC(vga_memory_reg_13760_13823_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13760_13823_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13760_13823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13760" *) 
  (* ram_addr_end = "13823" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13760_13823_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_117_0 [1],\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13760_13823_9_11_n_0),
        .DOB(vga_memory_reg_13760_13823_9_11_n_1),
        .DOC(vga_memory_reg_13760_13823_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13760_13823_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13760_13823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13824" *) 
  (* ram_addr_end = "13887" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13824_13887_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13824_13887_0_2_n_0),
        .DOB(vga_memory_reg_13824_13887_0_2_n_1),
        .DOC(vga_memory_reg_13824_13887_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13824_13887_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13824_13887_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_13824_13887_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_1536_1599_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_13824_13887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13824" *) 
  (* ram_addr_end = "13887" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13824_13887_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13824_13887_3_5_n_0),
        .DOB(vga_memory_reg_13824_13887_3_5_n_1),
        .DOC(vga_memory_reg_13824_13887_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13824_13887_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13824_13887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13824" *) 
  (* ram_addr_end = "13887" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13824_13887_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13824_13887_6_8_n_0),
        .DOB(vga_memory_reg_13824_13887_6_8_n_1),
        .DOC(vga_memory_reg_13824_13887_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13824_13887_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13824_13887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13824" *) 
  (* ram_addr_end = "13887" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13824_13887_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13824_13887_9_11_n_0),
        .DOB(vga_memory_reg_13824_13887_9_11_n_1),
        .DOC(vga_memory_reg_13824_13887_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13824_13887_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13824_13887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13888" *) 
  (* ram_addr_end = "13951" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13888_13951_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13888_13951_0_2_n_0),
        .DOB(vga_memory_reg_13888_13951_0_2_n_1),
        .DOC(vga_memory_reg_13888_13951_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13888_13951_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13888_13951_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_13888_13951_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[21]),
        .I4(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_13888_13951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13888" *) 
  (* ram_addr_end = "13951" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13888_13951_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13888_13951_3_5_n_0),
        .DOB(vga_memory_reg_13888_13951_3_5_n_1),
        .DOC(vga_memory_reg_13888_13951_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13888_13951_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13888_13951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13888" *) 
  (* ram_addr_end = "13951" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13888_13951_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13888_13951_6_8_n_0),
        .DOB(vga_memory_reg_13888_13951_6_8_n_1),
        .DOC(vga_memory_reg_13888_13951_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13888_13951_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13888_13951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13888" *) 
  (* ram_addr_end = "13951" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13888_13951_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13888_13951_9_11_n_0),
        .DOB(vga_memory_reg_13888_13951_9_11_n_1),
        .DOC(vga_memory_reg_13888_13951_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13888_13951_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13888_13951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13952" *) 
  (* ram_addr_end = "14015" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_13952_14015_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13952_14015_0_2_n_0),
        .DOB(vga_memory_reg_13952_14015_0_2_n_1),
        .DOC(vga_memory_reg_13952_14015_0_2_n_2),
        .DOD(NLW_vga_memory_reg_13952_14015_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13952_14015_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    vga_memory_reg_13952_14015_0_2_i_1
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[24]),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_13952_14015_0_2_i_2_n_0),
        .O(vga_memory_reg_13952_14015_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    vga_memory_reg_13952_14015_0_2_i_2
       (.I0(Q[18]),
        .I1(Q[20]),
        .I2(Q[25]),
        .I3(Q[26]),
        .O(vga_memory_reg_13952_14015_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13952" *) 
  (* ram_addr_end = "14015" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_13952_14015_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13952_14015_3_5_n_0),
        .DOB(vga_memory_reg_13952_14015_3_5_n_1),
        .DOC(vga_memory_reg_13952_14015_3_5_n_2),
        .DOD(NLW_vga_memory_reg_13952_14015_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13952_14015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13952" *) 
  (* ram_addr_end = "14015" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_13952_14015_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13952_14015_6_8_n_0),
        .DOB(vga_memory_reg_13952_14015_6_8_n_1),
        .DOC(vga_memory_reg_13952_14015_6_8_n_2),
        .DOD(NLW_vga_memory_reg_13952_14015_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13952_14015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "13952" *) 
  (* ram_addr_end = "14015" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_13952_14015_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_13952_14015_9_11_n_0),
        .DOB(vga_memory_reg_13952_14015_9_11_n_1),
        .DOC(vga_memory_reg_13952_14015_9_11_n_2),
        .DOD(NLW_vga_memory_reg_13952_14015_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_13952_14015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14016" *) 
  (* ram_addr_end = "14079" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14016_14079_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14016_14079_0_2_n_0),
        .DOB(vga_memory_reg_14016_14079_0_2_n_1),
        .DOC(vga_memory_reg_14016_14079_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14016_14079_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14016_14079_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_14016_14079_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_1728_1791_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[20]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_14016_14079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14016" *) 
  (* ram_addr_end = "14079" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14016_14079_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14016_14079_3_5_n_0),
        .DOB(vga_memory_reg_14016_14079_3_5_n_1),
        .DOC(vga_memory_reg_14016_14079_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14016_14079_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14016_14079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14016" *) 
  (* ram_addr_end = "14079" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14016_14079_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14016_14079_6_8_n_0),
        .DOB(vga_memory_reg_14016_14079_6_8_n_1),
        .DOC(vga_memory_reg_14016_14079_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14016_14079_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14016_14079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14016" *) 
  (* ram_addr_end = "14079" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14016_14079_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14016_14079_9_11_n_0),
        .DOB(vga_memory_reg_14016_14079_9_11_n_1),
        .DOC(vga_memory_reg_14016_14079_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14016_14079_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14016_14079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14080" *) 
  (* ram_addr_end = "14143" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14080_14143_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14080_14143_0_2_n_0),
        .DOB(vga_memory_reg_14080_14143_0_2_n_1),
        .DOC(vga_memory_reg_14080_14143_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14080_14143_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14080_14143_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    vga_memory_reg_14080_14143_0_2_i_1
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[24]),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(vga_memory_reg_12032_12095_0_2_i_2_n_0),
        .O(vga_memory_reg_14080_14143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14080" *) 
  (* ram_addr_end = "14143" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14080_14143_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14080_14143_3_5_n_0),
        .DOB(vga_memory_reg_14080_14143_3_5_n_1),
        .DOC(vga_memory_reg_14080_14143_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14080_14143_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14080_14143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14080" *) 
  (* ram_addr_end = "14143" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14080_14143_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14080_14143_6_8_n_0),
        .DOB(vga_memory_reg_14080_14143_6_8_n_1),
        .DOC(vga_memory_reg_14080_14143_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14080_14143_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14080_14143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14080" *) 
  (* ram_addr_end = "14143" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14080_14143_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14080_14143_9_11_n_0),
        .DOB(vga_memory_reg_14080_14143_9_11_n_1),
        .DOC(vga_memory_reg_14080_14143_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14080_14143_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14080_14143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1408_1471_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1408_1471_0_2_n_0),
        .DOB(vga_memory_reg_1408_1471_0_2_n_1),
        .DOC(vga_memory_reg_1408_1471_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_1408_1471_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[21]),
        .I4(vga_memory_reg_1344_1407_0_2_i_2_n_0),
        .I5(vga_memory_reg_896_959_0_2_i_2_n_0),
        .O(vga_memory_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1408_1471_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1408_1471_3_5_n_0),
        .DOB(vga_memory_reg_1408_1471_3_5_n_1),
        .DOC(vga_memory_reg_1408_1471_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1408_1471_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1408_1471_6_8_n_0),
        .DOB(vga_memory_reg_1408_1471_6_8_n_1),
        .DOC(vga_memory_reg_1408_1471_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1408_1471_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1408_1471_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1408_1471_9_11_n_0),
        .DOB(vga_memory_reg_1408_1471_9_11_n_1),
        .DOC(vga_memory_reg_1408_1471_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1408_1471_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14144" *) 
  (* ram_addr_end = "14207" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14144_14207_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14144_14207_0_2_n_0),
        .DOB(vga_memory_reg_14144_14207_0_2_n_1),
        .DOC(vga_memory_reg_14144_14207_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14144_14207_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14144_14207_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_14144_14207_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[19]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_14144_14207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14144" *) 
  (* ram_addr_end = "14207" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14144_14207_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14144_14207_3_5_n_0),
        .DOB(vga_memory_reg_14144_14207_3_5_n_1),
        .DOC(vga_memory_reg_14144_14207_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14144_14207_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14144_14207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14144" *) 
  (* ram_addr_end = "14207" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14144_14207_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14144_14207_6_8_n_0),
        .DOB(vga_memory_reg_14144_14207_6_8_n_1),
        .DOC(vga_memory_reg_14144_14207_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14144_14207_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14144_14207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14144" *) 
  (* ram_addr_end = "14207" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14144_14207_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14144_14207_9_11_n_0),
        .DOB(vga_memory_reg_14144_14207_9_11_n_1),
        .DOC(vga_memory_reg_14144_14207_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14144_14207_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14144_14207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14208" *) 
  (* ram_addr_end = "14271" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14208_14271_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14208_14271_0_2_n_0),
        .DOB(vga_memory_reg_14208_14271_0_2_n_1),
        .DOC(vga_memory_reg_14208_14271_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14208_14271_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14208_14271_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_14208_14271_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[18]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_14208_14271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14208" *) 
  (* ram_addr_end = "14271" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14208_14271_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14208_14271_3_5_n_0),
        .DOB(vga_memory_reg_14208_14271_3_5_n_1),
        .DOC(vga_memory_reg_14208_14271_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14208_14271_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14208_14271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14208" *) 
  (* ram_addr_end = "14271" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14208_14271_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14208_14271_6_8_n_0),
        .DOB(vga_memory_reg_14208_14271_6_8_n_1),
        .DOC(vga_memory_reg_14208_14271_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14208_14271_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14208_14271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14208" *) 
  (* ram_addr_end = "14271" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14208_14271_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14208_14271_9_11_n_0),
        .DOB(vga_memory_reg_14208_14271_9_11_n_1),
        .DOC(vga_memory_reg_14208_14271_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14208_14271_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14208_14271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14272" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14272_14335_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14272_14335_0_2_n_0),
        .DOB(vga_memory_reg_14272_14335_0_2_n_1),
        .DOC(vga_memory_reg_14272_14335_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14272_14335_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14272_14335_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    vga_memory_reg_14272_14335_0_2_i_1
       (.I0(Q[23]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(vga_memory_reg_14272_14335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14272" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14272_14335_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14272_14335_3_5_n_0),
        .DOB(vga_memory_reg_14272_14335_3_5_n_1),
        .DOC(vga_memory_reg_14272_14335_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14272_14335_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14272_14335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14272" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14272_14335_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14272_14335_6_8_n_0),
        .DOB(vga_memory_reg_14272_14335_6_8_n_1),
        .DOC(vga_memory_reg_14272_14335_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14272_14335_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14272_14335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14272" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14272_14335_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red_reg[3]_i_53_0 [2],\red[3]_i_117_0 [0],\red_reg[3]_i_53_0 [0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14272_14335_9_11_n_0),
        .DOB(vga_memory_reg_14272_14335_9_11_n_1),
        .DOC(vga_memory_reg_14272_14335_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14272_14335_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14272_14335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "14399" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14336_14399_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14336_14399_0_2_n_0),
        .DOB(vga_memory_reg_14336_14399_0_2_n_1),
        .DOC(vga_memory_reg_14336_14399_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14336_14399_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14336_14399_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_14336_14399_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[22]),
        .O(vga_memory_reg_14336_14399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "14399" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14336_14399_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14336_14399_3_5_n_0),
        .DOB(vga_memory_reg_14336_14399_3_5_n_1),
        .DOC(vga_memory_reg_14336_14399_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14336_14399_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14336_14399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "14399" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14336_14399_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14336_14399_6_8_n_0),
        .DOB(vga_memory_reg_14336_14399_6_8_n_1),
        .DOC(vga_memory_reg_14336_14399_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14336_14399_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14336_14399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "14399" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14336_14399_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14336_14399_9_11_n_0),
        .DOB(vga_memory_reg_14336_14399_9_11_n_1),
        .DOC(vga_memory_reg_14336_14399_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14336_14399_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14336_14399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14400" *) 
  (* ram_addr_end = "14463" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14400_14463_0_2
       (.ADDRA({\blue[2]_i_90_0 ,ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRB({\blue[2]_i_90_0 ,ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14400_14463_0_2_n_0),
        .DOB(vga_memory_reg_14400_14463_0_2_n_1),
        .DOC(vga_memory_reg_14400_14463_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14400_14463_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14400_14463_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_14400_14463_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[23]),
        .I4(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_14400_14463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14400" *) 
  (* ram_addr_end = "14463" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14400_14463_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14400_14463_3_5_n_0),
        .DOB(vga_memory_reg_14400_14463_3_5_n_1),
        .DOC(vga_memory_reg_14400_14463_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14400_14463_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14400_14463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14400" *) 
  (* ram_addr_end = "14463" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14400_14463_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14400_14463_6_8_n_0),
        .DOB(vga_memory_reg_14400_14463_6_8_n_1),
        .DOC(vga_memory_reg_14400_14463_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14400_14463_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14400_14463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14400" *) 
  (* ram_addr_end = "14463" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14400_14463_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14400_14463_9_11_n_0),
        .DOB(vga_memory_reg_14400_14463_9_11_n_1),
        .DOC(vga_memory_reg_14400_14463_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14400_14463_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14400_14463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14464" *) 
  (* ram_addr_end = "14527" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14464_14527_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_90_0 ,ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14464_14527_0_2_n_0),
        .DOB(vga_memory_reg_14464_14527_0_2_n_1),
        .DOC(vga_memory_reg_14464_14527_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14464_14527_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14464_14527_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_14464_14527_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[23]),
        .I4(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_14464_14527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14464" *) 
  (* ram_addr_end = "14527" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14464_14527_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14464_14527_3_5_n_0),
        .DOB(vga_memory_reg_14464_14527_3_5_n_1),
        .DOC(vga_memory_reg_14464_14527_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14464_14527_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14464_14527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14464" *) 
  (* ram_addr_end = "14527" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14464_14527_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14464_14527_6_8_n_0),
        .DOB(vga_memory_reg_14464_14527_6_8_n_1),
        .DOC(vga_memory_reg_14464_14527_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14464_14527_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14464_14527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14464" *) 
  (* ram_addr_end = "14527" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14464_14527_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14464_14527_9_11_n_0),
        .DOB(vga_memory_reg_14464_14527_9_11_n_1),
        .DOC(vga_memory_reg_14464_14527_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14464_14527_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14464_14527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14528" *) 
  (* ram_addr_end = "14591" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14528_14591_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\blue[2]_i_108_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14528_14591_0_2_n_0),
        .DOB(vga_memory_reg_14528_14591_0_2_n_1),
        .DOC(vga_memory_reg_14528_14591_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14528_14591_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14528_14591_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_14528_14591_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_14528_14591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14528" *) 
  (* ram_addr_end = "14591" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14528_14591_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14528_14591_3_5_n_0),
        .DOB(vga_memory_reg_14528_14591_3_5_n_1),
        .DOC(vga_memory_reg_14528_14591_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14528_14591_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14528_14591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14528" *) 
  (* ram_addr_end = "14591" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14528_14591_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14528_14591_6_8_n_0),
        .DOB(vga_memory_reg_14528_14591_6_8_n_1),
        .DOC(vga_memory_reg_14528_14591_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14528_14591_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14528_14591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14528" *) 
  (* ram_addr_end = "14591" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14528_14591_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14528_14591_9_11_n_0),
        .DOB(vga_memory_reg_14528_14591_9_11_n_1),
        .DOC(vga_memory_reg_14528_14591_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14528_14591_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14528_14591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14592" *) 
  (* ram_addr_end = "14655" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14592_14655_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14592_14655_0_2_n_0),
        .DOB(vga_memory_reg_14592_14655_0_2_n_1),
        .DOC(vga_memory_reg_14592_14655_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14592_14655_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14592_14655_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    vga_memory_reg_14592_14655_0_2_i_1
       (.I0(Q[22]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(vga_memory_reg_14592_14655_0_2_i_2_n_0),
        .O(vga_memory_reg_14592_14655_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    vga_memory_reg_14592_14655_0_2_i_2
       (.I0(Q[19]),
        .I1(Q[21]),
        .I2(Q[26]),
        .I3(Q[18]),
        .O(vga_memory_reg_14592_14655_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14592" *) 
  (* ram_addr_end = "14655" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14592_14655_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14592_14655_3_5_n_0),
        .DOB(vga_memory_reg_14592_14655_3_5_n_1),
        .DOC(vga_memory_reg_14592_14655_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14592_14655_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14592_14655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14592" *) 
  (* ram_addr_end = "14655" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14592_14655_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14592_14655_6_8_n_0),
        .DOB(vga_memory_reg_14592_14655_6_8_n_1),
        .DOC(vga_memory_reg_14592_14655_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14592_14655_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14592_14655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14592" *) 
  (* ram_addr_end = "14655" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14592_14655_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14592_14655_9_11_n_0),
        .DOB(vga_memory_reg_14592_14655_9_11_n_1),
        .DOC(vga_memory_reg_14592_14655_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14592_14655_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14592_14655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14656" *) 
  (* ram_addr_end = "14719" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14656_14719_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14656_14719_0_2_n_0),
        .DOB(vga_memory_reg_14656_14719_0_2_n_1),
        .DOC(vga_memory_reg_14656_14719_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14656_14719_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14656_14719_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_14656_14719_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_14656_14719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14656" *) 
  (* ram_addr_end = "14719" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14656_14719_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14656_14719_3_5_n_0),
        .DOB(vga_memory_reg_14656_14719_3_5_n_1),
        .DOC(vga_memory_reg_14656_14719_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14656_14719_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14656_14719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14656" *) 
  (* ram_addr_end = "14719" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14656_14719_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14656_14719_6_8_n_0),
        .DOB(vga_memory_reg_14656_14719_6_8_n_1),
        .DOC(vga_memory_reg_14656_14719_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14656_14719_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14656_14719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14656" *) 
  (* ram_addr_end = "14719" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14656_14719_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14656_14719_9_11_n_0),
        .DOB(vga_memory_reg_14656_14719_9_11_n_1),
        .DOC(vga_memory_reg_14656_14719_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14656_14719_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14656_14719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14720" *) 
  (* ram_addr_end = "14783" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14720_14783_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14720_14783_0_2_n_0),
        .DOB(vga_memory_reg_14720_14783_0_2_n_1),
        .DOC(vga_memory_reg_14720_14783_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14720_14783_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14720_14783_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_14720_14783_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[21]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_14720_14783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14720" *) 
  (* ram_addr_end = "14783" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14720_14783_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14720_14783_3_5_n_0),
        .DOB(vga_memory_reg_14720_14783_3_5_n_1),
        .DOC(vga_memory_reg_14720_14783_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14720_14783_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14720_14783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14720" *) 
  (* ram_addr_end = "14783" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14720_14783_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14720_14783_6_8_n_0),
        .DOB(vga_memory_reg_14720_14783_6_8_n_1),
        .DOC(vga_memory_reg_14720_14783_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14720_14783_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14720_14783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14720" *) 
  (* ram_addr_end = "14783" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14720_14783_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14720_14783_9_11_n_0),
        .DOB(vga_memory_reg_14720_14783_9_11_n_1),
        .DOC(vga_memory_reg_14720_14783_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14720_14783_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14720_14783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1472_1535_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1472_1535_0_2_n_0),
        .DOB(vga_memory_reg_1472_1535_0_2_n_1),
        .DOC(vga_memory_reg_1472_1535_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    vga_memory_reg_1472_1535_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1472_1535_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(Q[21]),
        .O(vga_memory_reg_1472_1535_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_1472_1535_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[22]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_1472_1535_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1472_1535_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1472_1535_3_5_n_0),
        .DOB(vga_memory_reg_1472_1535_3_5_n_1),
        .DOC(vga_memory_reg_1472_1535_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1472_1535_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1472_1535_6_8_n_0),
        .DOB(vga_memory_reg_1472_1535_6_8_n_1),
        .DOC(vga_memory_reg_1472_1535_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1472_1535_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1472_1535_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1472_1535_9_11_n_0),
        .DOB(vga_memory_reg_1472_1535_9_11_n_1),
        .DOC(vga_memory_reg_1472_1535_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1472_1535_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14784" *) 
  (* ram_addr_end = "14847" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14784_14847_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14784_14847_0_2_n_0),
        .DOB(vga_memory_reg_14784_14847_0_2_n_1),
        .DOC(vga_memory_reg_14784_14847_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14784_14847_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14784_14847_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_14784_14847_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_2496_2559_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[21]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_14784_14847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14784" *) 
  (* ram_addr_end = "14847" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14784_14847_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14784_14847_3_5_n_0),
        .DOB(vga_memory_reg_14784_14847_3_5_n_1),
        .DOC(vga_memory_reg_14784_14847_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14784_14847_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14784_14847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14784" *) 
  (* ram_addr_end = "14847" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14784_14847_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14784_14847_6_8_n_0),
        .DOB(vga_memory_reg_14784_14847_6_8_n_1),
        .DOC(vga_memory_reg_14784_14847_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14784_14847_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14784_14847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14784" *) 
  (* ram_addr_end = "14847" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14784_14847_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14784_14847_9_11_n_0),
        .DOB(vga_memory_reg_14784_14847_9_11_n_1),
        .DOC(vga_memory_reg_14784_14847_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14784_14847_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14784_14847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14848" *) 
  (* ram_addr_end = "14911" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14848_14911_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2],\red[3]_i_74_0 [1],\blue[2]_i_108_0 [0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2],\red[3]_i_74_0 [1],\blue[2]_i_108_0 [0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2],\red[3]_i_74_0 [1],\blue[2]_i_108_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14848_14911_0_2_n_0),
        .DOB(vga_memory_reg_14848_14911_0_2_n_1),
        .DOC(vga_memory_reg_14848_14911_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14848_14911_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14848_14911_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    vga_memory_reg_14848_14911_0_2_i_1
       (.I0(Q[22]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_11776_11839_0_2_i_2_n_0),
        .O(vga_memory_reg_14848_14911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14848" *) 
  (* ram_addr_end = "14911" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14848_14911_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14848_14911_3_5_n_0),
        .DOB(vga_memory_reg_14848_14911_3_5_n_1),
        .DOC(vga_memory_reg_14848_14911_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14848_14911_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14848_14911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14848" *) 
  (* ram_addr_end = "14911" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14848_14911_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14848_14911_6_8_n_0),
        .DOB(vga_memory_reg_14848_14911_6_8_n_1),
        .DOC(vga_memory_reg_14848_14911_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14848_14911_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14848_14911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14848" *) 
  (* ram_addr_end = "14911" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14848_14911_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14848_14911_9_11_n_0),
        .DOB(vga_memory_reg_14848_14911_9_11_n_1),
        .DOC(vga_memory_reg_14848_14911_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14848_14911_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14848_14911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14912" *) 
  (* ram_addr_end = "14975" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14912_14975_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2],\red[3]_i_74_0 [1],\blue[2]_i_108_0 [0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2],\red[3]_i_74_0 [1],\blue[2]_i_108_0 [0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2],\red[3]_i_74_0 [1],\blue[2]_i_108_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14912_14975_0_2_n_0),
        .DOB(vga_memory_reg_14912_14975_0_2_n_1),
        .DOC(vga_memory_reg_14912_14975_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14912_14975_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14912_14975_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_14912_14975_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[21]),
        .I4(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_14912_14975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14912" *) 
  (* ram_addr_end = "14975" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14912_14975_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14912_14975_3_5_n_0),
        .DOB(vga_memory_reg_14912_14975_3_5_n_1),
        .DOC(vga_memory_reg_14912_14975_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14912_14975_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14912_14975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14912" *) 
  (* ram_addr_end = "14975" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14912_14975_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14912_14975_6_8_n_0),
        .DOB(vga_memory_reg_14912_14975_6_8_n_1),
        .DOC(vga_memory_reg_14912_14975_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14912_14975_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14912_14975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14912" *) 
  (* ram_addr_end = "14975" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14912_14975_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14912_14975_9_11_n_0),
        .DOB(vga_memory_reg_14912_14975_9_11_n_1),
        .DOC(vga_memory_reg_14912_14975_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14912_14975_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14912_14975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14976" *) 
  (* ram_addr_end = "15039" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_14976_15039_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3],\blue[2]_i_108_0 [2:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14976_15039_0_2_n_0),
        .DOB(vga_memory_reg_14976_15039_0_2_n_1),
        .DOC(vga_memory_reg_14976_15039_0_2_n_2),
        .DOD(NLW_vga_memory_reg_14976_15039_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14976_15039_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_14976_15039_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[20]),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_14976_15039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14976" *) 
  (* ram_addr_end = "15039" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_14976_15039_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14976_15039_3_5_n_0),
        .DOB(vga_memory_reg_14976_15039_3_5_n_1),
        .DOC(vga_memory_reg_14976_15039_3_5_n_2),
        .DOD(NLW_vga_memory_reg_14976_15039_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14976_15039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14976" *) 
  (* ram_addr_end = "15039" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_14976_15039_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14976_15039_6_8_n_0),
        .DOB(vga_memory_reg_14976_15039_6_8_n_1),
        .DOC(vga_memory_reg_14976_15039_6_8_n_2),
        .DOD(NLW_vga_memory_reg_14976_15039_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14976_15039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "14976" *) 
  (* ram_addr_end = "15039" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_14976_15039_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_14976_15039_9_11_n_0),
        .DOB(vga_memory_reg_14976_15039_9_11_n_1),
        .DOC(vga_memory_reg_14976_15039_9_11_n_2),
        .DOD(NLW_vga_memory_reg_14976_15039_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_14976_15039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15040" *) 
  (* ram_addr_end = "15103" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15040_15103_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:2],\blue[2]_i_108_0 [1:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:2],\blue[2]_i_108_0 [1:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:2],\blue[2]_i_108_0 [1:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15040_15103_0_2_n_0),
        .DOB(vga_memory_reg_15040_15103_0_2_n_1),
        .DOC(vga_memory_reg_15040_15103_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15040_15103_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15040_15103_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_15040_15103_0_2_i_1
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_15040_15103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15040" *) 
  (* ram_addr_end = "15103" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15040_15103_3_5
       (.ADDRA({\green[1]_i_116_0 [4],ADDRB[4],\green[1]_i_116_0 [3],ADDRB[2:0]}),
        .ADDRB({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15040_15103_3_5_n_0),
        .DOB(vga_memory_reg_15040_15103_3_5_n_1),
        .DOC(vga_memory_reg_15040_15103_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15040_15103_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15040_15103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15040" *) 
  (* ram_addr_end = "15103" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15040_15103_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15040_15103_6_8_n_0),
        .DOB(vga_memory_reg_15040_15103_6_8_n_1),
        .DOC(vga_memory_reg_15040_15103_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15040_15103_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15040_15103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15040" *) 
  (* ram_addr_end = "15103" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15040_15103_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15040_15103_9_11_n_0),
        .DOB(vga_memory_reg_15040_15103_9_11_n_1),
        .DOC(vga_memory_reg_15040_15103_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15040_15103_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15040_15103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15104" *) 
  (* ram_addr_end = "15167" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15104_15167_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15104_15167_0_2_n_0),
        .DOB(vga_memory_reg_15104_15167_0_2_n_1),
        .DOC(vga_memory_reg_15104_15167_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15104_15167_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15104_15167_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_15104_15167_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_15104_15167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15104" *) 
  (* ram_addr_end = "15167" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15104_15167_3_5
       (.ADDRA(ADDRB),
        .ADDRB(ADDRB),
        .ADDRC({\green[1]_i_116_0 [4],ADDRB[4:0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15104_15167_3_5_n_0),
        .DOB(vga_memory_reg_15104_15167_3_5_n_1),
        .DOC(vga_memory_reg_15104_15167_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15104_15167_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15104_15167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15104" *) 
  (* ram_addr_end = "15167" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15104_15167_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15104_15167_6_8_n_0),
        .DOB(vga_memory_reg_15104_15167_6_8_n_1),
        .DOC(vga_memory_reg_15104_15167_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15104_15167_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15104_15167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15104" *) 
  (* ram_addr_end = "15167" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15104_15167_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15104_15167_9_11_n_0),
        .DOB(vga_memory_reg_15104_15167_9_11_n_1),
        .DOC(vga_memory_reg_15104_15167_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15104_15167_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15104_15167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15168" *) 
  (* ram_addr_end = "15231" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15168_15231_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15168_15231_0_2_n_0),
        .DOB(vga_memory_reg_15168_15231_0_2_n_1),
        .DOC(vga_memory_reg_15168_15231_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15168_15231_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15168_15231_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_15168_15231_0_2_i_1
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I4(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_15168_15231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15168" *) 
  (* ram_addr_end = "15231" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15168_15231_3_5
       (.ADDRA(ADDRB),
        .ADDRB(ADDRB),
        .ADDRC(ADDRB),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15168_15231_3_5_n_0),
        .DOB(vga_memory_reg_15168_15231_3_5_n_1),
        .DOC(vga_memory_reg_15168_15231_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15168_15231_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15168_15231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15168" *) 
  (* ram_addr_end = "15231" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15168_15231_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15168_15231_6_8_n_0),
        .DOB(vga_memory_reg_15168_15231_6_8_n_1),
        .DOC(vga_memory_reg_15168_15231_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15168_15231_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15168_15231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15168" *) 
  (* ram_addr_end = "15231" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15168_15231_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15168_15231_9_11_n_0),
        .DOB(vga_memory_reg_15168_15231_9_11_n_1),
        .DOC(vga_memory_reg_15168_15231_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15168_15231_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15168_15231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15232" *) 
  (* ram_addr_end = "15295" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15232_15295_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15232_15295_0_2_n_0),
        .DOB(vga_memory_reg_15232_15295_0_2_n_1),
        .DOC(vga_memory_reg_15232_15295_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15232_15295_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15232_15295_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_15232_15295_0_2_i_1
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I4(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_15232_15295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15232" *) 
  (* ram_addr_end = "15295" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15232_15295_3_5
       (.ADDRA(ADDRB),
        .ADDRB(ADDRB),
        .ADDRC(ADDRB),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15232_15295_3_5_n_0),
        .DOB(vga_memory_reg_15232_15295_3_5_n_1),
        .DOC(vga_memory_reg_15232_15295_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15232_15295_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15232_15295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15232" *) 
  (* ram_addr_end = "15295" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15232_15295_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15232_15295_6_8_n_0),
        .DOB(vga_memory_reg_15232_15295_6_8_n_1),
        .DOC(vga_memory_reg_15232_15295_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15232_15295_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15232_15295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15232" *) 
  (* ram_addr_end = "15295" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15232_15295_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15232_15295_9_11_n_0),
        .DOB(vga_memory_reg_15232_15295_9_11_n_1),
        .DOC(vga_memory_reg_15232_15295_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15232_15295_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15232_15295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15296" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15296_15359_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15296_15359_0_2_n_0),
        .DOB(vga_memory_reg_15296_15359_0_2_n_1),
        .DOC(vga_memory_reg_15296_15359_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15296_15359_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15296_15359_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    vga_memory_reg_15296_15359_0_2_i_1
       (.I0(Q[22]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_15296_15359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15296" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15296_15359_3_5
       (.ADDRA(ADDRB),
        .ADDRB(ADDRB),
        .ADDRC(ADDRB),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15296_15359_3_5_n_0),
        .DOB(vga_memory_reg_15296_15359_3_5_n_1),
        .DOC(vga_memory_reg_15296_15359_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15296_15359_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15296_15359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15296" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15296_15359_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15296_15359_6_8_n_0),
        .DOB(vga_memory_reg_15296_15359_6_8_n_1),
        .DOC(vga_memory_reg_15296_15359_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15296_15359_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15296_15359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15296" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15296_15359_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15296_15359_9_11_n_0),
        .DOB(vga_memory_reg_15296_15359_9_11_n_1),
        .DOC(vga_memory_reg_15296_15359_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15296_15359_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15296_15359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "15423" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15360_15423_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:1],\blue[2]_i_108_0 [0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15360_15423_0_2_n_0),
        .DOB(vga_memory_reg_15360_15423_0_2_n_1),
        .DOC(vga_memory_reg_15360_15423_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15360_15423_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15360_15423_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_15360_15423_0_2_i_1
       (.I0(Q[21]),
        .I1(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .I2(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_15360_15423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "15423" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15360_15423_3_5
       (.ADDRA(ADDRB),
        .ADDRB({ADDRB[5:2],ADDRC[0],ADDRB[0]}),
        .ADDRC({ADDRB[5:2],ADDRC[0],ADDRB[0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15360_15423_3_5_n_0),
        .DOB(vga_memory_reg_15360_15423_3_5_n_1),
        .DOC(vga_memory_reg_15360_15423_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15360_15423_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15360_15423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "15423" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15360_15423_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15360_15423_6_8_n_0),
        .DOB(vga_memory_reg_15360_15423_6_8_n_1),
        .DOC(vga_memory_reg_15360_15423_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15360_15423_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15360_15423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "15423" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15360_15423_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15360_15423_9_11_n_0),
        .DOB(vga_memory_reg_15360_15423_9_11_n_1),
        .DOC(vga_memory_reg_15360_15423_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15360_15423_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15360_15423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1536_1599_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1536_1599_0_2_n_0),
        .DOB(vga_memory_reg_1536_1599_0_2_n_1),
        .DOC(vga_memory_reg_1536_1599_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_1536_1599_0_2_i_1
       (.I0(Q[26]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I4(vga_memory_reg_1536_1599_0_2_i_2_n_0),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_1536_1599_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_1536_1599_0_2_i_2
       (.I0(Q[22]),
        .I1(Q[21]),
        .O(vga_memory_reg_1536_1599_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1536_1599_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1536_1599_3_5_n_0),
        .DOB(vga_memory_reg_1536_1599_3_5_n_1),
        .DOC(vga_memory_reg_1536_1599_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1536_1599_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1536_1599_6_8_n_0),
        .DOB(vga_memory_reg_1536_1599_6_8_n_1),
        .DOC(vga_memory_reg_1536_1599_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1536_1599_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1536_1599_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1536_1599_9_11_n_0),
        .DOB(vga_memory_reg_1536_1599_9_11_n_1),
        .DOC(vga_memory_reg_1536_1599_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1536_1599_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15424" *) 
  (* ram_addr_end = "15487" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15424_15487_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15424_15487_0_2_n_0),
        .DOB(vga_memory_reg_15424_15487_0_2_n_1),
        .DOC(vga_memory_reg_15424_15487_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15424_15487_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15424_15487_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_15424_15487_0_2_i_1
       (.I0(Q[21]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[22]),
        .I4(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_15424_15487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15424" *) 
  (* ram_addr_end = "15487" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15424_15487_3_5
       (.ADDRA(ADDRB),
        .ADDRB(ADDRB),
        .ADDRC(ADDRB),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15424_15487_3_5_n_0),
        .DOB(vga_memory_reg_15424_15487_3_5_n_1),
        .DOC(vga_memory_reg_15424_15487_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15424_15487_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15424_15487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15424" *) 
  (* ram_addr_end = "15487" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15424_15487_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15424_15487_6_8_n_0),
        .DOB(vga_memory_reg_15424_15487_6_8_n_1),
        .DOC(vga_memory_reg_15424_15487_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15424_15487_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15424_15487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15424" *) 
  (* ram_addr_end = "15487" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15424_15487_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15424_15487_9_11_n_0),
        .DOB(vga_memory_reg_15424_15487_9_11_n_1),
        .DOC(vga_memory_reg_15424_15487_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15424_15487_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15424_15487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15488" *) 
  (* ram_addr_end = "15551" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15488_15551_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15488_15551_0_2_n_0),
        .DOB(vga_memory_reg_15488_15551_0_2_n_1),
        .DOC(vga_memory_reg_15488_15551_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15488_15551_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15488_15551_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_15488_15551_0_2_i_1
       (.I0(Q[21]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(vga_memory_reg_640_703_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_15488_15551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15488" *) 
  (* ram_addr_end = "15551" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15488_15551_3_5
       (.ADDRA(ADDRB),
        .ADDRB(ADDRB),
        .ADDRC(ADDRB),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15488_15551_3_5_n_0),
        .DOB(vga_memory_reg_15488_15551_3_5_n_1),
        .DOC(vga_memory_reg_15488_15551_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15488_15551_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15488_15551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15488" *) 
  (* ram_addr_end = "15551" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15488_15551_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15488_15551_6_8_n_0),
        .DOB(vga_memory_reg_15488_15551_6_8_n_1),
        .DOC(vga_memory_reg_15488_15551_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15488_15551_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15488_15551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15488" *) 
  (* ram_addr_end = "15551" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15488_15551_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15488_15551_9_11_n_0),
        .DOB(vga_memory_reg_15488_15551_9_11_n_1),
        .DOC(vga_memory_reg_15488_15551_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15488_15551_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15488_15551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15552" *) 
  (* ram_addr_end = "15615" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15552_15615_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15552_15615_0_2_n_0),
        .DOB(vga_memory_reg_15552_15615_0_2_n_1),
        .DOC(vga_memory_reg_15552_15615_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15552_15615_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15552_15615_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    vga_memory_reg_15552_15615_0_2_i_1
       (.I0(Q[21]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[26]),
        .I4(Q[20]),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_15552_15615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15552" *) 
  (* ram_addr_end = "15615" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15552_15615_3_5
       (.ADDRA(ADDRB),
        .ADDRB(ADDRB),
        .ADDRC(ADDRB),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15552_15615_3_5_n_0),
        .DOB(vga_memory_reg_15552_15615_3_5_n_1),
        .DOC(vga_memory_reg_15552_15615_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15552_15615_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15552_15615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15552" *) 
  (* ram_addr_end = "15615" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15552_15615_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_119_0 [3],\red[0]_i_105_0 [2:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15552_15615_6_8_n_0),
        .DOB(vga_memory_reg_15552_15615_6_8_n_1),
        .DOC(vga_memory_reg_15552_15615_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15552_15615_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15552_15615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15552" *) 
  (* ram_addr_end = "15615" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15552_15615_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15552_15615_9_11_n_0),
        .DOB(vga_memory_reg_15552_15615_9_11_n_1),
        .DOC(vga_memory_reg_15552_15615_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15552_15615_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15552_15615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15616" *) 
  (* ram_addr_end = "15679" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15616_15679_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15616_15679_0_2_n_0),
        .DOB(vga_memory_reg_15616_15679_0_2_n_1),
        .DOC(vga_memory_reg_15616_15679_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15616_15679_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15616_15679_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_15616_15679_0_2_i_1
       (.I0(Q[21]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[22]),
        .I4(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_15616_15679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15616" *) 
  (* ram_addr_end = "15679" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15616_15679_3_5
       (.ADDRA({ADDRB[5:2],ADDRC[0],ADDRB[0]}),
        .ADDRB({ADDRB[5:2],ADDRC[0],ADDRB[0]}),
        .ADDRC({ADDRB[5:2],ADDRC[0],ADDRB[0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15616_15679_3_5_n_0),
        .DOB(vga_memory_reg_15616_15679_3_5_n_1),
        .DOC(vga_memory_reg_15616_15679_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15616_15679_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15616_15679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15616" *) 
  (* ram_addr_end = "15679" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15616_15679_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15616_15679_6_8_n_0),
        .DOB(vga_memory_reg_15616_15679_6_8_n_1),
        .DOC(vga_memory_reg_15616_15679_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15616_15679_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15616_15679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15616" *) 
  (* ram_addr_end = "15679" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15616_15679_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15616_15679_9_11_n_0),
        .DOB(vga_memory_reg_15616_15679_9_11_n_1),
        .DOC(vga_memory_reg_15616_15679_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15616_15679_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15616_15679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15680" *) 
  (* ram_addr_end = "15743" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15680_15743_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15680_15743_0_2_n_0),
        .DOB(vga_memory_reg_15680_15743_0_2_n_1),
        .DOC(vga_memory_reg_15680_15743_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15680_15743_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15680_15743_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_15680_15743_0_2_i_1
       (.I0(Q[21]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[20]),
        .I4(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_15680_15743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15680" *) 
  (* ram_addr_end = "15743" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15680_15743_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRB({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRC({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15680_15743_3_5_n_0),
        .DOB(vga_memory_reg_15680_15743_3_5_n_1),
        .DOC(vga_memory_reg_15680_15743_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15680_15743_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15680_15743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15680" *) 
  (* ram_addr_end = "15743" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15680_15743_6_8
       (.ADDRA({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15680_15743_6_8_n_0),
        .DOB(vga_memory_reg_15680_15743_6_8_n_1),
        .DOC(vga_memory_reg_15680_15743_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15680_15743_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15680_15743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15680" *) 
  (* ram_addr_end = "15743" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15680_15743_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15680_15743_9_11_n_0),
        .DOB(vga_memory_reg_15680_15743_9_11_n_1),
        .DOC(vga_memory_reg_15680_15743_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15680_15743_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15680_15743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15744" *) 
  (* ram_addr_end = "15807" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15744_15807_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15744_15807_0_2_n_0),
        .DOB(vga_memory_reg_15744_15807_0_2_n_1),
        .DOC(vga_memory_reg_15744_15807_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15744_15807_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15744_15807_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_15744_15807_0_2_i_1
       (.I0(Q[21]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[20]),
        .I4(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_15744_15807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15744" *) 
  (* ram_addr_end = "15807" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15744_15807_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRB({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRC({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15744_15807_3_5_n_0),
        .DOB(vga_memory_reg_15744_15807_3_5_n_1),
        .DOC(vga_memory_reg_15744_15807_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15744_15807_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15744_15807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15744" *) 
  (* ram_addr_end = "15807" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15744_15807_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_119_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15744_15807_6_8_n_0),
        .DOB(vga_memory_reg_15744_15807_6_8_n_1),
        .DOC(vga_memory_reg_15744_15807_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15744_15807_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15744_15807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15744" *) 
  (* ram_addr_end = "15807" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15744_15807_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15744_15807_9_11_n_0),
        .DOB(vga_memory_reg_15744_15807_9_11_n_1),
        .DOC(vga_memory_reg_15744_15807_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15744_15807_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15744_15807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15808" *) 
  (* ram_addr_end = "15871" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15808_15871_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15808_15871_0_2_n_0),
        .DOB(vga_memory_reg_15808_15871_0_2_n_1),
        .DOC(vga_memory_reg_15808_15871_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15808_15871_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15808_15871_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    vga_memory_reg_15808_15871_0_2_i_1
       (.I0(Q[21]),
        .I1(vga_memory_reg_1472_1535_0_2_i_2_n_0),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_15808_15871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15808" *) 
  (* ram_addr_end = "15871" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15808_15871_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRB({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRC({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15808_15871_3_5_n_0),
        .DOB(vga_memory_reg_15808_15871_3_5_n_1),
        .DOC(vga_memory_reg_15808_15871_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15808_15871_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15808_15871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15808" *) 
  (* ram_addr_end = "15871" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15808_15871_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15808_15871_6_8_n_0),
        .DOB(vga_memory_reg_15808_15871_6_8_n_1),
        .DOC(vga_memory_reg_15808_15871_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15808_15871_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15808_15871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15808" *) 
  (* ram_addr_end = "15871" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15808_15871_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15808_15871_9_11_n_0),
        .DOB(vga_memory_reg_15808_15871_9_11_n_1),
        .DOC(vga_memory_reg_15808_15871_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15808_15871_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15808_15871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15872" *) 
  (* ram_addr_end = "15935" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15872_15935_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15872_15935_0_2_n_0),
        .DOB(vga_memory_reg_15872_15935_0_2_n_1),
        .DOC(vga_memory_reg_15872_15935_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15872_15935_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15872_15935_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_15872_15935_0_2_i_1
       (.I0(Q[20]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I5(vga_memory_reg_10688_10751_0_2_i_2_n_0),
        .O(vga_memory_reg_15872_15935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15872" *) 
  (* ram_addr_end = "15935" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15872_15935_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,ADDRB[0]}),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15872_15935_3_5_n_0),
        .DOB(vga_memory_reg_15872_15935_3_5_n_1),
        .DOC(vga_memory_reg_15872_15935_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15872_15935_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15872_15935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15872" *) 
  (* ram_addr_end = "15935" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15872_15935_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15872_15935_6_8_n_0),
        .DOB(vga_memory_reg_15872_15935_6_8_n_1),
        .DOC(vga_memory_reg_15872_15935_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15872_15935_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15872_15935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15872" *) 
  (* ram_addr_end = "15935" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15872_15935_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15872_15935_9_11_n_0),
        .DOB(vga_memory_reg_15872_15935_9_11_n_1),
        .DOC(vga_memory_reg_15872_15935_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15872_15935_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15872_15935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15936" *) 
  (* ram_addr_end = "15999" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_15936_15999_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15936_15999_0_2_n_0),
        .DOB(vga_memory_reg_15936_15999_0_2_n_1),
        .DOC(vga_memory_reg_15936_15999_0_2_n_2),
        .DOD(NLW_vga_memory_reg_15936_15999_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15936_15999_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_15936_15999_0_2_i_1
       (.I0(Q[20]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[21]),
        .I4(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_15936_15999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15936" *) 
  (* ram_addr_end = "15999" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_15936_15999_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15936_15999_3_5_n_0),
        .DOB(vga_memory_reg_15936_15999_3_5_n_1),
        .DOC(vga_memory_reg_15936_15999_3_5_n_2),
        .DOD(NLW_vga_memory_reg_15936_15999_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15936_15999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15936" *) 
  (* ram_addr_end = "15999" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_15936_15999_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15936_15999_6_8_n_0),
        .DOB(vga_memory_reg_15936_15999_6_8_n_1),
        .DOC(vga_memory_reg_15936_15999_6_8_n_2),
        .DOD(NLW_vga_memory_reg_15936_15999_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15936_15999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "15936" *) 
  (* ram_addr_end = "15999" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_15936_15999_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_15936_15999_9_11_n_0),
        .DOB(vga_memory_reg_15936_15999_9_11_n_1),
        .DOC(vga_memory_reg_15936_15999_9_11_n_2),
        .DOD(NLW_vga_memory_reg_15936_15999_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_15936_15999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16000" *) 
  (* ram_addr_end = "16063" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_16000_16063_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16000_16063_0_2_n_0),
        .DOB(vga_memory_reg_16000_16063_0_2_n_1),
        .DOC(vga_memory_reg_16000_16063_0_2_n_2),
        .DOD(NLW_vga_memory_reg_16000_16063_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16000_16063_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_16000_16063_0_2_i_1
       (.I0(Q[20]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[21]),
        .I4(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_16000_16063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16000" *) 
  (* ram_addr_end = "16063" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_16000_16063_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16000_16063_3_5_n_0),
        .DOB(vga_memory_reg_16000_16063_3_5_n_1),
        .DOC(vga_memory_reg_16000_16063_3_5_n_2),
        .DOD(NLW_vga_memory_reg_16000_16063_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16000_16063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16000" *) 
  (* ram_addr_end = "16063" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_16000_16063_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16000_16063_6_8_n_0),
        .DOB(vga_memory_reg_16000_16063_6_8_n_1),
        .DOC(vga_memory_reg_16000_16063_6_8_n_2),
        .DOD(NLW_vga_memory_reg_16000_16063_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16000_16063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16000" *) 
  (* ram_addr_end = "16063" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_16000_16063_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16000_16063_9_11_n_0),
        .DOB(vga_memory_reg_16000_16063_9_11_n_1),
        .DOC(vga_memory_reg_16000_16063_9_11_n_2),
        .DOD(NLW_vga_memory_reg_16000_16063_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16000_16063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1600_1663_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1600_1663_0_2_n_0),
        .DOB(vga_memory_reg_1600_1663_0_2_n_1),
        .DOC(vga_memory_reg_1600_1663_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_1600_1663_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[20]),
        .I4(vga_memory_reg_1536_1599_0_2_i_2_n_0),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1600_1663_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1600_1663_3_5_n_0),
        .DOB(vga_memory_reg_1600_1663_3_5_n_1),
        .DOC(vga_memory_reg_1600_1663_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1600_1663_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1600_1663_6_8_n_0),
        .DOB(vga_memory_reg_1600_1663_6_8_n_1),
        .DOC(vga_memory_reg_1600_1663_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1600_1663_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1600_1663_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3:1],\red[3]_i_74_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1600_1663_9_11_n_0),
        .DOB(vga_memory_reg_1600_1663_9_11_n_1),
        .DOC(vga_memory_reg_1600_1663_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1600_1663_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16064" *) 
  (* ram_addr_end = "16127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_16064_16127_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16064_16127_0_2_n_0),
        .DOB(vga_memory_reg_16064_16127_0_2_n_1),
        .DOC(vga_memory_reg_16064_16127_0_2_n_2),
        .DOD(NLW_vga_memory_reg_16064_16127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16064_16127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    vga_memory_reg_16064_16127_0_2_i_1
       (.I0(Q[20]),
        .I1(vga_memory_reg_1728_1791_0_2_i_2_n_0),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_16064_16127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16064" *) 
  (* ram_addr_end = "16127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_16064_16127_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16064_16127_3_5_n_0),
        .DOB(vga_memory_reg_16064_16127_3_5_n_1),
        .DOC(vga_memory_reg_16064_16127_3_5_n_2),
        .DOD(NLW_vga_memory_reg_16064_16127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16064_16127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16064" *) 
  (* ram_addr_end = "16127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_16064_16127_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16064_16127_6_8_n_0),
        .DOB(vga_memory_reg_16064_16127_6_8_n_1),
        .DOC(vga_memory_reg_16064_16127_6_8_n_2),
        .DOD(NLW_vga_memory_reg_16064_16127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16064_16127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16064" *) 
  (* ram_addr_end = "16127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_16064_16127_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16064_16127_9_11_n_0),
        .DOB(vga_memory_reg_16064_16127_9_11_n_1),
        .DOC(vga_memory_reg_16064_16127_9_11_n_2),
        .DOD(NLW_vga_memory_reg_16064_16127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16064_16127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16128" *) 
  (* ram_addr_end = "16191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_16128_16191_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16128_16191_0_2_n_0),
        .DOB(vga_memory_reg_16128_16191_0_2_n_1),
        .DOC(vga_memory_reg_16128_16191_0_2_n_2),
        .DOD(NLW_vga_memory_reg_16128_16191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16128_16191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_16128_16191_0_2_i_1
       (.I0(Q[19]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .I5(vga_memory_reg_12480_12543_0_2_i_2_n_0),
        .O(vga_memory_reg_16128_16191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16128" *) 
  (* ram_addr_end = "16191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_16128_16191_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16128_16191_3_5_n_0),
        .DOB(vga_memory_reg_16128_16191_3_5_n_1),
        .DOC(vga_memory_reg_16128_16191_3_5_n_2),
        .DOD(NLW_vga_memory_reg_16128_16191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16128_16191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16128" *) 
  (* ram_addr_end = "16191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_16128_16191_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:2],\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:2],\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:2],\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16128_16191_6_8_n_0),
        .DOB(vga_memory_reg_16128_16191_6_8_n_1),
        .DOC(vga_memory_reg_16128_16191_6_8_n_2),
        .DOD(NLW_vga_memory_reg_16128_16191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16128_16191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16128" *) 
  (* ram_addr_end = "16191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_16128_16191_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16128_16191_9_11_n_0),
        .DOB(vga_memory_reg_16128_16191_9_11_n_1),
        .DOC(vga_memory_reg_16128_16191_9_11_n_2),
        .DOD(NLW_vga_memory_reg_16128_16191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16128_16191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16192" *) 
  (* ram_addr_end = "16255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_16192_16255_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16192_16255_0_2_n_0),
        .DOB(vga_memory_reg_16192_16255_0_2_n_1),
        .DOC(vga_memory_reg_16192_16255_0_2_n_2),
        .DOD(NLW_vga_memory_reg_16192_16255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16192_16255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    vga_memory_reg_16192_16255_0_2_i_1
       (.I0(Q[19]),
        .I1(vga_memory_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_16192_16255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16192" *) 
  (* ram_addr_end = "16255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_16192_16255_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16192_16255_3_5_n_0),
        .DOB(vga_memory_reg_16192_16255_3_5_n_1),
        .DOC(vga_memory_reg_16192_16255_3_5_n_2),
        .DOD(NLW_vga_memory_reg_16192_16255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16192_16255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16192" *) 
  (* ram_addr_end = "16255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_16192_16255_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:2],\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:2],\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:2],\green[1]_i_67_0 [1],\red[0]_i_105_0 [0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16192_16255_6_8_n_0),
        .DOB(vga_memory_reg_16192_16255_6_8_n_1),
        .DOC(vga_memory_reg_16192_16255_6_8_n_2),
        .DOD(NLW_vga_memory_reg_16192_16255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16192_16255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16192" *) 
  (* ram_addr_end = "16255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_16192_16255_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16192_16255_9_11_n_0),
        .DOB(vga_memory_reg_16192_16255_9_11_n_1),
        .DOC(vga_memory_reg_16192_16255_9_11_n_2),
        .DOD(NLW_vga_memory_reg_16192_16255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16192_16255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16256" *) 
  (* ram_addr_end = "16319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_16256_16319_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16256_16319_0_2_n_0),
        .DOB(vga_memory_reg_16256_16319_0_2_n_1),
        .DOC(vga_memory_reg_16256_16319_0_2_n_2),
        .DOD(NLW_vga_memory_reg_16256_16319_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16256_16319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    vga_memory_reg_16256_16319_0_2_i_1
       (.I0(Q[18]),
        .I1(vga_memory_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_16256_16319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16256" *) 
  (* ram_addr_end = "16319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_16256_16319_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16256_16319_3_5_n_0),
        .DOB(vga_memory_reg_16256_16319_3_5_n_1),
        .DOC(vga_memory_reg_16256_16319_3_5_n_2),
        .DOD(NLW_vga_memory_reg_16256_16319_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16256_16319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16256" *) 
  (* ram_addr_end = "16319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_16256_16319_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16256_16319_6_8_n_0),
        .DOB(vga_memory_reg_16256_16319_6_8_n_1),
        .DOC(vga_memory_reg_16256_16319_6_8_n_2),
        .DOD(NLW_vga_memory_reg_16256_16319_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16256_16319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16256" *) 
  (* ram_addr_end = "16319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_16256_16319_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16256_16319_9_11_n_0),
        .DOB(vga_memory_reg_16256_16319_9_11_n_1),
        .DOC(vga_memory_reg_16256_16319_9_11_n_2),
        .DOD(NLW_vga_memory_reg_16256_16319_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16256_16319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16320" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_16320_16383_0_2
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\blue[2]_i_116_3 ),
        .DIA(\blue[2]_i_116_0 ),
        .DIB(\blue[2]_i_116_1 ),
        .DIC(\blue[2]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16320_16383_0_2_n_0),
        .DOB(vga_memory_reg_16320_16383_0_2_n_1),
        .DOC(vga_memory_reg_16320_16383_0_2_n_2),
        .DOD(NLW_vga_memory_reg_16320_16383_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16320_16383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    vga_memory_reg_16320_16383_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_16320_16383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16320" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_16320_16383_3_5
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(\green[1]_i_116_4 ),
        .DIA(\green[1]_i_116_1 ),
        .DIB(\green[1]_i_116_2 ),
        .DIC(\green[1]_i_116_3 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16320_16383_3_5_n_0),
        .DOB(vga_memory_reg_16320_16383_3_5_n_1),
        .DOC(vga_memory_reg_16320_16383_3_5_n_2),
        .DOD(NLW_vga_memory_reg_16320_16383_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16320_16383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16320" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_16320_16383_6_8
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\red[0]_i_105_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\red[0]_i_105_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\red[0]_i_105_0 [1:0]}),
        .ADDRD(\red[0]_i_116_3 ),
        .DIA(\red[0]_i_116_0 ),
        .DIB(\red[0]_i_116_1 ),
        .DIC(\red[0]_i_116_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16320_16383_6_8_n_0),
        .DOB(vga_memory_reg_16320_16383_6_8_n_1),
        .DOC(vga_memory_reg_16320_16383_6_8_n_2),
        .DOD(NLW_vga_memory_reg_16320_16383_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16320_16383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "16320" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_16320_16383_9_11
       (.ADDRA({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRB({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRC({\red_reg[3]_i_53_0 [4],ADDRB[4],\red[3]_i_118_0 ,\red[0]_i_68_0 [2:0]}),
        .ADDRD(\red[3]_i_120_3 ),
        .DIA(\red[3]_i_120_0 ),
        .DIB(\red[3]_i_120_1 ),
        .DIC(\red[3]_i_120_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_16320_16383_9_11_n_0),
        .DOB(vga_memory_reg_16320_16383_9_11_n_1),
        .DOC(vga_memory_reg_16320_16383_9_11_n_2),
        .DOD(NLW_vga_memory_reg_16320_16383_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_16320_16383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1664_1727_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1664_1727_0_2_n_0),
        .DOB(vga_memory_reg_1664_1727_0_2_n_1),
        .DOC(vga_memory_reg_1664_1727_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_1664_1727_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[20]),
        .I4(vga_memory_reg_1536_1599_0_2_i_2_n_0),
        .I5(vga_memory_reg_896_959_0_2_i_2_n_0),
        .O(vga_memory_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1664_1727_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1664_1727_3_5_n_0),
        .DOB(vga_memory_reg_1664_1727_3_5_n_1),
        .DOC(vga_memory_reg_1664_1727_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1664_1727_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1664_1727_6_8_n_0),
        .DOB(vga_memory_reg_1664_1727_6_8_n_1),
        .DOC(vga_memory_reg_1664_1727_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1664_1727_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1664_1727_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1664_1727_9_11_n_0),
        .DOB(vga_memory_reg_1664_1727_9_11_n_1),
        .DOC(vga_memory_reg_1664_1727_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1664_1727_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1728_1791_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1728_1791_0_2_n_0),
        .DOB(vga_memory_reg_1728_1791_0_2_n_1),
        .DOC(vga_memory_reg_1728_1791_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    vga_memory_reg_1728_1791_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1728_1791_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(Q[20]),
        .O(vga_memory_reg_1728_1791_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_1728_1791_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_1728_1791_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1728_1791_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1728_1791_3_5_n_0),
        .DOB(vga_memory_reg_1728_1791_3_5_n_1),
        .DOC(vga_memory_reg_1728_1791_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1728_1791_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1728_1791_6_8_n_0),
        .DOB(vga_memory_reg_1728_1791_6_8_n_1),
        .DOC(vga_memory_reg_1728_1791_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1728_1791_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1728_1791_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1728_1791_9_11_n_0),
        .DOB(vga_memory_reg_1728_1791_9_11_n_1),
        .DOC(vga_memory_reg_1728_1791_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1728_1791_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1792_1855_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC[1],\blue[2]_i_65_0 [1],\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC[1],\blue[2]_i_65_0 [1],\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC[1],\blue[2]_i_65_0 [1],\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1792_1855_0_2_n_0),
        .DOB(vga_memory_reg_1792_1855_0_2_n_1),
        .DOC(vga_memory_reg_1792_1855_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_1792_1855_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(vga_memory_reg_1536_1599_0_2_i_2_n_0),
        .I4(Q[20]),
        .I5(Q[25]),
        .O(vga_memory_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1792_1855_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1792_1855_3_5_n_0),
        .DOB(vga_memory_reg_1792_1855_3_5_n_1),
        .DOC(vga_memory_reg_1792_1855_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1792_1855_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1792_1855_6_8_n_0),
        .DOB(vga_memory_reg_1792_1855_6_8_n_1),
        .DOC(vga_memory_reg_1792_1855_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1792_1855_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1792_1855_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1792_1855_9_11_n_0),
        .DOB(vga_memory_reg_1792_1855_9_11_n_1),
        .DOC(vga_memory_reg_1792_1855_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1792_1855_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1856_1919_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC[1],\blue[2]_i_65_0 [1],\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC[1],\blue[2]_i_65_0 [1],\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3],ADDRC[1],\blue[2]_i_65_0 [1],\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1856_1919_0_2_n_0),
        .DOB(vga_memory_reg_1856_1919_0_2_n_1),
        .DOC(vga_memory_reg_1856_1919_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    vga_memory_reg_1856_1919_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(Q[19]),
        .O(vga_memory_reg_1856_1919_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_1856_1919_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[18]),
        .I3(Q[20]),
        .O(vga_memory_reg_1856_1919_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1856_1919_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1856_1919_3_5_n_0),
        .DOB(vga_memory_reg_1856_1919_3_5_n_1),
        .DOC(vga_memory_reg_1856_1919_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1856_1919_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1856_1919_6_8_n_0),
        .DOB(vga_memory_reg_1856_1919_6_8_n_1),
        .DOC(vga_memory_reg_1856_1919_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1856_1919_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1856_1919_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1856_1919_9_11_n_0),
        .DOB(vga_memory_reg_1856_1919_9_11_n_1),
        .DOC(vga_memory_reg_1856_1919_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1856_1919_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1920_1983_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1920_1983_0_2_n_0),
        .DOB(vga_memory_reg_1920_1983_0_2_n_1),
        .DOC(vga_memory_reg_1920_1983_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    vga_memory_reg_1920_1983_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(Q[18]),
        .O(vga_memory_reg_1920_1983_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_1920_1983_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[19]),
        .I3(Q[20]),
        .O(vga_memory_reg_1920_1983_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1920_1983_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1920_1983_3_5_n_0),
        .DOB(vga_memory_reg_1920_1983_3_5_n_1),
        .DOC(vga_memory_reg_1920_1983_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1920_1983_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1920_1983_6_8_n_0),
        .DOB(vga_memory_reg_1920_1983_6_8_n_1),
        .DOC(vga_memory_reg_1920_1983_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1920_1983_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1920_1983_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1920_1983_9_11_n_0),
        .DOB(vga_memory_reg_1920_1983_9_11_n_1),
        .DOC(vga_memory_reg_1920_1983_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1920_1983_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_192_255_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_192_255_0_2_n_0),
        .DOB(vga_memory_reg_192_255_0_2_n_1),
        .DOC(vga_memory_reg_192_255_0_2_n_2),
        .DOD(NLW_vga_memory_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_192_255_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_192_255_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_192_255_0_2_i_2
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(vga_memory_reg_192_255_0_2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_192_255_0_2_i_3
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(vga_memory_reg_192_255_0_2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_192_255_0_2_i_4
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(vga_memory_reg_192_255_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_192_255_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_192_255_3_5_n_0),
        .DOB(vga_memory_reg_192_255_3_5_n_1),
        .DOC(vga_memory_reg_192_255_3_5_n_2),
        .DOD(NLW_vga_memory_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_192_255_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_192_255_6_8_n_0),
        .DOB(vga_memory_reg_192_255_6_8_n_1),
        .DOC(vga_memory_reg_192_255_6_8_n_2),
        .DOD(NLW_vga_memory_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_192_255_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_192_255_9_11_n_0),
        .DOB(vga_memory_reg_192_255_9_11_n_1),
        .DOC(vga_memory_reg_192_255_9_11_n_2),
        .DOD(NLW_vga_memory_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_1984_2047_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:2],ADDRC[0],\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:2],ADDRC[0],\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1984_2047_0_2_n_0),
        .DOB(vga_memory_reg_1984_2047_0_2_n_1),
        .DOC(vga_memory_reg_1984_2047_0_2_n_2),
        .DOD(NLW_vga_memory_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_1984_2047_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[22]),
        .I5(Q[26]),
        .O(vga_memory_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_1984_2047_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1984_2047_3_5_n_0),
        .DOB(vga_memory_reg_1984_2047_3_5_n_1),
        .DOC(vga_memory_reg_1984_2047_3_5_n_2),
        .DOD(NLW_vga_memory_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_1984_2047_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1984_2047_6_8_n_0),
        .DOB(vga_memory_reg_1984_2047_6_8_n_1),
        .DOC(vga_memory_reg_1984_2047_6_8_n_2),
        .DOD(NLW_vga_memory_reg_1984_2047_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_1984_2047_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_1984_2047_9_11_n_0),
        .DOB(vga_memory_reg_1984_2047_9_11_n_1),
        .DOC(vga_memory_reg_1984_2047_9_11_n_2),
        .DOD(NLW_vga_memory_reg_1984_2047_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2048_2111_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2048_2111_0_2_n_0),
        .DOB(vga_memory_reg_2048_2111_0_2_n_1),
        .DOC(vga_memory_reg_2048_2111_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2048_2111_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vga_memory_reg_2048_2111_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(vga_memory_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2048_2111_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2048_2111_3_5_n_0),
        .DOB(vga_memory_reg_2048_2111_3_5_n_1),
        .DOC(vga_memory_reg_2048_2111_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2048_2111_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2048_2111_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2048_2111_6_8_n_0),
        .DOB(vga_memory_reg_2048_2111_6_8_n_1),
        .DOC(vga_memory_reg_2048_2111_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2048_2111_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2048_2111_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2048_2111_9_11_n_0),
        .DOB(vga_memory_reg_2048_2111_9_11_n_1),
        .DOC(vga_memory_reg_2048_2111_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2048_2111_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2112_2175_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:1],\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2112_2175_0_2_n_0),
        .DOB(vga_memory_reg_2112_2175_0_2_n_1),
        .DOC(vga_memory_reg_2112_2175_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2112_2175_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_2112_2175_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_64_127_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2112_2175_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2112_2175_3_5_n_0),
        .DOB(vga_memory_reg_2112_2175_3_5_n_1),
        .DOC(vga_memory_reg_2112_2175_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2112_2175_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2112_2175_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2112_2175_6_8_n_0),
        .DOB(vga_memory_reg_2112_2175_6_8_n_1),
        .DOC(vga_memory_reg_2112_2175_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2112_2175_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2112_2175_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2112_2175_9_11_n_0),
        .DOB(vga_memory_reg_2112_2175_9_11_n_1),
        .DOC(vga_memory_reg_2112_2175_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2112_2175_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2176_2239_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2176_2239_0_2_n_0),
        .DOB(vga_memory_reg_2176_2239_0_2_n_1),
        .DOC(vga_memory_reg_2176_2239_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2176_2239_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_2176_2239_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_128_191_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2176_2239_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2176_2239_3_5_n_0),
        .DOB(vga_memory_reg_2176_2239_3_5_n_1),
        .DOC(vga_memory_reg_2176_2239_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2176_2239_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2176_2239_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2176_2239_6_8_n_0),
        .DOB(vga_memory_reg_2176_2239_6_8_n_1),
        .DOC(vga_memory_reg_2176_2239_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2176_2239_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2176_2239_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2176_2239_9_11_n_0),
        .DOB(vga_memory_reg_2176_2239_9_11_n_1),
        .DOC(vga_memory_reg_2176_2239_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2176_2239_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2240_2303_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2240_2303_0_2_n_0),
        .DOB(vga_memory_reg_2240_2303_0_2_n_1),
        .DOC(vga_memory_reg_2240_2303_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2240_2303_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_2240_2303_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I2(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[23]),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_2240_2303_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_2240_2303_0_2_i_2
       (.I0(Q[24]),
        .I1(Q[22]),
        .O(vga_memory_reg_2240_2303_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2240_2303_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2240_2303_3_5_n_0),
        .DOB(vga_memory_reg_2240_2303_3_5_n_1),
        .DOC(vga_memory_reg_2240_2303_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2240_2303_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2240_2303_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2240_2303_6_8_n_0),
        .DOB(vga_memory_reg_2240_2303_6_8_n_1),
        .DOC(vga_memory_reg_2240_2303_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2240_2303_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2240_2303_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2240_2303_9_11_n_0),
        .DOB(vga_memory_reg_2240_2303_9_11_n_1),
        .DOC(vga_memory_reg_2240_2303_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2240_2303_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2304_2367_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2304_2367_0_2_n_0),
        .DOB(vga_memory_reg_2304_2367_0_2_n_1),
        .DOC(vga_memory_reg_2304_2367_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2304_2367_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_2304_2367_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_256_319_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2304_2367_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_86_0 [1],\green[1]_i_67_0 [0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_86_0 [1],\green[1]_i_67_0 [0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2304_2367_3_5_n_0),
        .DOB(vga_memory_reg_2304_2367_3_5_n_1),
        .DOC(vga_memory_reg_2304_2367_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2304_2367_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2304_2367_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2304_2367_6_8_n_0),
        .DOB(vga_memory_reg_2304_2367_6_8_n_1),
        .DOC(vga_memory_reg_2304_2367_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2304_2367_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2304_2367_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2304_2367_9_11_n_0),
        .DOB(vga_memory_reg_2304_2367_9_11_n_1),
        .DOC(vga_memory_reg_2304_2367_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2304_2367_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2368_2431_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2368_2431_0_2_n_0),
        .DOB(vga_memory_reg_2368_2431_0_2_n_1),
        .DOC(vga_memory_reg_2368_2431_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2368_2431_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_2368_2431_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I2(vga_memory_reg_2368_2431_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_2368_2431_0_2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_2368_2431_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[19]),
        .O(vga_memory_reg_2368_2431_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2368_2431_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2368_2431_3_5_n_0),
        .DOB(vga_memory_reg_2368_2431_3_5_n_1),
        .DOC(vga_memory_reg_2368_2431_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2368_2431_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2368_2431_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2368_2431_6_8_n_0),
        .DOB(vga_memory_reg_2368_2431_6_8_n_1),
        .DOC(vga_memory_reg_2368_2431_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2368_2431_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2368_2431_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2368_2431_9_11_n_0),
        .DOB(vga_memory_reg_2368_2431_9_11_n_1),
        .DOC(vga_memory_reg_2368_2431_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2368_2431_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2432_2495_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2432_2495_0_2_n_0),
        .DOB(vga_memory_reg_2432_2495_0_2_n_1),
        .DOC(vga_memory_reg_2432_2495_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2432_2495_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_2432_2495_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I2(vga_memory_reg_2432_2495_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(vga_memory_reg_896_959_0_2_i_2_n_0),
        .O(vga_memory_reg_2432_2495_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_2432_2495_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[18]),
        .O(vga_memory_reg_2432_2495_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2432_2495_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2432_2495_3_5_n_0),
        .DOB(vga_memory_reg_2432_2495_3_5_n_1),
        .DOC(vga_memory_reg_2432_2495_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2432_2495_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2432_2495_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2432_2495_6_8_n_0),
        .DOB(vga_memory_reg_2432_2495_6_8_n_1),
        .DOC(vga_memory_reg_2432_2495_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2432_2495_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2432_2495_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2432_2495_9_11_n_0),
        .DOB(vga_memory_reg_2432_2495_9_11_n_1),
        .DOC(vga_memory_reg_2432_2495_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2432_2495_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2496_2559_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2496_2559_0_2_n_0),
        .DOB(vga_memory_reg_2496_2559_0_2_n_1),
        .DOC(vga_memory_reg_2496_2559_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2496_2559_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    vga_memory_reg_2496_2559_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_2496_2559_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(Q[21]),
        .O(vga_memory_reg_2496_2559_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_2496_2559_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[23]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_2496_2559_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2496_2559_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2496_2559_3_5_n_0),
        .DOB(vga_memory_reg_2496_2559_3_5_n_1),
        .DOC(vga_memory_reg_2496_2559_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2496_2559_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2496_2559_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2496_2559_6_8_n_0),
        .DOB(vga_memory_reg_2496_2559_6_8_n_1),
        .DOC(vga_memory_reg_2496_2559_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2496_2559_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2496_2559_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2496_2559_9_11_n_0),
        .DOB(vga_memory_reg_2496_2559_9_11_n_1),
        .DOC(vga_memory_reg_2496_2559_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2496_2559_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2560_2623_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2560_2623_0_2_n_0),
        .DOB(vga_memory_reg_2560_2623_0_2_n_1),
        .DOC(vga_memory_reg_2560_2623_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2560_2623_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_2560_2623_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_512_575_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2560_2623_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:1],\green[1]_i_67_0 [0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:1],\green[1]_i_67_0 [0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:1],\green[1]_i_67_0 [0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2560_2623_3_5_n_0),
        .DOB(vga_memory_reg_2560_2623_3_5_n_1),
        .DOC(vga_memory_reg_2560_2623_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2560_2623_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2560_2623_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2560_2623_6_8_n_0),
        .DOB(vga_memory_reg_2560_2623_6_8_n_1),
        .DOC(vga_memory_reg_2560_2623_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2560_2623_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2560_2623_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2560_2623_9_11_n_0),
        .DOB(vga_memory_reg_2560_2623_9_11_n_1),
        .DOC(vga_memory_reg_2560_2623_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2560_2623_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_256_319_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_256_319_0_2_n_0),
        .DOB(vga_memory_reg_256_319_0_2_n_1),
        .DOC(vga_memory_reg_256_319_0_2_n_2),
        .DOD(NLW_vga_memory_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_256_319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vga_memory_reg_256_319_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_256_319_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_256_319_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_256_319_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_256_319_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_256_319_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_256_319_3_5_n_0),
        .DOB(vga_memory_reg_256_319_3_5_n_1),
        .DOC(vga_memory_reg_256_319_3_5_n_2),
        .DOD(NLW_vga_memory_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_256_319_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:2],\red[0]_i_62_0 [1],\red[0]_i_68_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:2],\red[0]_i_62_0 [1],\red[0]_i_68_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_256_319_6_8_n_0),
        .DOB(vga_memory_reg_256_319_6_8_n_1),
        .DOC(vga_memory_reg_256_319_6_8_n_2),
        .DOD(NLW_vga_memory_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_256_319_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_256_319_9_11_n_0),
        .DOB(vga_memory_reg_256_319_9_11_n_1),
        .DOC(vga_memory_reg_256_319_9_11_n_2),
        .DOD(NLW_vga_memory_reg_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2624_2687_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2624_2687_0_2_n_0),
        .DOB(vga_memory_reg_2624_2687_0_2_n_1),
        .DOC(vga_memory_reg_2624_2687_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2624_2687_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_2624_2687_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I2(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2624_2687_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:1],\green[1]_i_67_0 [0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2624_2687_3_5_n_0),
        .DOB(vga_memory_reg_2624_2687_3_5_n_1),
        .DOC(vga_memory_reg_2624_2687_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2624_2687_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2624_2687_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2624_2687_6_8_n_0),
        .DOB(vga_memory_reg_2624_2687_6_8_n_1),
        .DOC(vga_memory_reg_2624_2687_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2624_2687_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2624_2687_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2624_2687_9_11_n_0),
        .DOB(vga_memory_reg_2624_2687_9_11_n_1),
        .DOC(vga_memory_reg_2624_2687_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2624_2687_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2688_2751_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2688_2751_0_2_n_0),
        .DOB(vga_memory_reg_2688_2751_0_2_n_1),
        .DOC(vga_memory_reg_2688_2751_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2688_2751_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_2688_2751_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I2(vga_memory_reg_640_703_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_896_959_0_2_i_2_n_0),
        .O(vga_memory_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2688_2751_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2688_2751_3_5_n_0),
        .DOB(vga_memory_reg_2688_2751_3_5_n_1),
        .DOC(vga_memory_reg_2688_2751_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2688_2751_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2688_2751_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2688_2751_6_8_n_0),
        .DOB(vga_memory_reg_2688_2751_6_8_n_1),
        .DOC(vga_memory_reg_2688_2751_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2688_2751_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2688_2751_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2688_2751_9_11_n_0),
        .DOB(vga_memory_reg_2688_2751_9_11_n_1),
        .DOC(vga_memory_reg_2688_2751_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2688_2751_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2752_2815_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2752_2815_0_2_n_0),
        .DOB(vga_memory_reg_2752_2815_0_2_n_1),
        .DOC(vga_memory_reg_2752_2815_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2752_2815_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_2752_2815_0_2_i_1
       (.I0(Q[25]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_2752_2815_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vga_memory_reg_2752_2815_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[26]),
        .O(vga_memory_reg_2752_2815_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2752_2815_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2752_2815_3_5_n_0),
        .DOB(vga_memory_reg_2752_2815_3_5_n_1),
        .DOC(vga_memory_reg_2752_2815_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2752_2815_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2752_2815_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2752_2815_6_8_n_0),
        .DOB(vga_memory_reg_2752_2815_6_8_n_1),
        .DOC(vga_memory_reg_2752_2815_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2752_2815_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2752_2815_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2752_2815_9_11_n_0),
        .DOB(vga_memory_reg_2752_2815_9_11_n_1),
        .DOC(vga_memory_reg_2752_2815_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2752_2815_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2816_2879_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2816_2879_0_2_n_0),
        .DOB(vga_memory_reg_2816_2879_0_2_n_1),
        .DOC(vga_memory_reg_2816_2879_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2816_2879_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_2816_2879_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(vga_memory_reg_2816_2879_0_2_i_2_n_0),
        .I4(Q[20]),
        .I5(Q[25]),
        .O(vga_memory_reg_2816_2879_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_2816_2879_0_2_i_2
       (.I0(Q[23]),
        .I1(Q[21]),
        .O(vga_memory_reg_2816_2879_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2816_2879_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2816_2879_3_5_n_0),
        .DOB(vga_memory_reg_2816_2879_3_5_n_1),
        .DOC(vga_memory_reg_2816_2879_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2816_2879_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2816_2879_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2816_2879_6_8_n_0),
        .DOB(vga_memory_reg_2816_2879_6_8_n_1),
        .DOC(vga_memory_reg_2816_2879_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2816_2879_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2816_2879_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2816_2879_9_11_n_0),
        .DOB(vga_memory_reg_2816_2879_9_11_n_1),
        .DOC(vga_memory_reg_2816_2879_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2816_2879_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2880_2943_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2880_2943_0_2_n_0),
        .DOB(vga_memory_reg_2880_2943_0_2_n_1),
        .DOC(vga_memory_reg_2880_2943_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2880_2943_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_2880_2943_0_2_i_1
       (.I0(Q[25]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I4(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_2880_2943_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vga_memory_reg_2880_2943_0_2_i_2
       (.I0(Q[19]),
        .I1(Q[26]),
        .O(vga_memory_reg_2880_2943_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2880_2943_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2880_2943_3_5_n_0),
        .DOB(vga_memory_reg_2880_2943_3_5_n_1),
        .DOC(vga_memory_reg_2880_2943_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2880_2943_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2880_2943_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2880_2943_6_8_n_0),
        .DOB(vga_memory_reg_2880_2943_6_8_n_1),
        .DOC(vga_memory_reg_2880_2943_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2880_2943_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2880_2943_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2880_2943_9_11_n_0),
        .DOB(vga_memory_reg_2880_2943_9_11_n_1),
        .DOC(vga_memory_reg_2880_2943_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2880_2943_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_2944_3007_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2944_3007_0_2_n_0),
        .DOB(vga_memory_reg_2944_3007_0_2_n_1),
        .DOC(vga_memory_reg_2944_3007_0_2_n_2),
        .DOD(NLW_vga_memory_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2944_3007_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_2944_3007_0_2_i_1
       (.I0(Q[25]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I4(vga_memory_reg_2240_2303_0_2_i_2_n_0),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_2944_3007_0_2_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    vga_memory_reg_2944_3007_0_2_i_2
       (.I0(Q[18]),
        .I1(Q[26]),
        .O(vga_memory_reg_2944_3007_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_2944_3007_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2944_3007_3_5_n_0),
        .DOB(vga_memory_reg_2944_3007_3_5_n_1),
        .DOC(vga_memory_reg_2944_3007_3_5_n_2),
        .DOD(NLW_vga_memory_reg_2944_3007_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_2944_3007_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2944_3007_6_8_n_0),
        .DOB(vga_memory_reg_2944_3007_6_8_n_1),
        .DOC(vga_memory_reg_2944_3007_6_8_n_2),
        .DOD(NLW_vga_memory_reg_2944_3007_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_2944_3007_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_2944_3007_9_11_n_0),
        .DOB(vga_memory_reg_2944_3007_9_11_n_1),
        .DOC(vga_memory_reg_2944_3007_9_11_n_2),
        .DOD(NLW_vga_memory_reg_2944_3007_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3008_3071_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3008_3071_0_2_n_0),
        .DOB(vga_memory_reg_3008_3071_0_2_n_1),
        .DOC(vga_memory_reg_3008_3071_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3008_3071_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_3008_3071_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[26]),
        .O(vga_memory_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3008_3071_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3008_3071_3_5_n_0),
        .DOB(vga_memory_reg_3008_3071_3_5_n_1),
        .DOC(vga_memory_reg_3008_3071_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3008_3071_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3008_3071_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3008_3071_6_8_n_0),
        .DOB(vga_memory_reg_3008_3071_6_8_n_1),
        .DOC(vga_memory_reg_3008_3071_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3008_3071_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3008_3071_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3008_3071_9_11_n_0),
        .DOB(vga_memory_reg_3008_3071_9_11_n_1),
        .DOC(vga_memory_reg_3008_3071_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3008_3071_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3072_3135_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3072_3135_0_2_n_0),
        .DOB(vga_memory_reg_3072_3135_0_2_n_1),
        .DOC(vga_memory_reg_3072_3135_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3072_3135_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_3072_3135_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(vga_memory_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3072_3135_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3072_3135_3_5_n_0),
        .DOB(vga_memory_reg_3072_3135_3_5_n_1),
        .DOC(vga_memory_reg_3072_3135_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3072_3135_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3072_3135_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_80_0 [0],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_80_0 [0],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_80_0 [0],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3072_3135_6_8_n_0),
        .DOB(vga_memory_reg_3072_3135_6_8_n_1),
        .DOC(vga_memory_reg_3072_3135_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3072_3135_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3072_3135_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3072_3135_9_11_n_0),
        .DOB(vga_memory_reg_3072_3135_9_11_n_1),
        .DOC(vga_memory_reg_3072_3135_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3072_3135_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3136_3199_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3136_3199_0_2_n_0),
        .DOB(vga_memory_reg_3136_3199_0_2_n_1),
        .DOC(vga_memory_reg_3136_3199_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3136_3199_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_3136_3199_0_2_i_1
       (.I0(Q[26]),
        .I1(Q[21]),
        .I2(Q[24]),
        .I3(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I4(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_3136_3199_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_3136_3199_0_2_i_2
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(vga_memory_reg_3136_3199_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3136_3199_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3136_3199_3_5_n_0),
        .DOB(vga_memory_reg_3136_3199_3_5_n_1),
        .DOC(vga_memory_reg_3136_3199_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3136_3199_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3136_3199_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_80_0 [0],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_80_0 [0],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3],\red[0]_i_70_0 [1],\red[0]_i_80_0 [0],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3136_3199_6_8_n_0),
        .DOB(vga_memory_reg_3136_3199_6_8_n_1),
        .DOC(vga_memory_reg_3136_3199_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3136_3199_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3136_3199_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3136_3199_9_11_n_0),
        .DOB(vga_memory_reg_3136_3199_9_11_n_1),
        .DOC(vga_memory_reg_3136_3199_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3136_3199_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3200_3263_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3200_3263_0_2_n_0),
        .DOB(vga_memory_reg_3200_3263_0_2_n_1),
        .DOC(vga_memory_reg_3200_3263_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3200_3263_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_3200_3263_0_2_i_1
       (.I0(Q[26]),
        .I1(Q[21]),
        .I2(Q[24]),
        .I3(vga_memory_reg_640_703_0_2_i_2_n_0),
        .I4(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I5(vga_memory_reg_896_959_0_2_i_2_n_0),
        .O(vga_memory_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3200_3263_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3200_3263_3_5_n_0),
        .DOB(vga_memory_reg_3200_3263_3_5_n_1),
        .DOC(vga_memory_reg_3200_3263_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3200_3263_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3200_3263_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3200_3263_6_8_n_0),
        .DOB(vga_memory_reg_3200_3263_6_8_n_1),
        .DOC(vga_memory_reg_3200_3263_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3200_3263_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3200_3263_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3200_3263_9_11_n_0),
        .DOB(vga_memory_reg_3200_3263_9_11_n_1),
        .DOC(vga_memory_reg_3200_3263_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3200_3263_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_320_383_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_320_383_0_2_n_0),
        .DOB(vga_memory_reg_320_383_0_2_n_1),
        .DOC(vga_memory_reg_320_383_0_2_n_2),
        .DOD(NLW_vga_memory_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_320_383_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[21]),
        .I4(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_320_383_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_320_383_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[18]),
        .O(vga_memory_reg_320_383_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_320_383_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_320_383_3_5_n_0),
        .DOB(vga_memory_reg_320_383_3_5_n_1),
        .DOC(vga_memory_reg_320_383_3_5_n_2),
        .DOD(NLW_vga_memory_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_320_383_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_320_383_6_8_n_0),
        .DOB(vga_memory_reg_320_383_6_8_n_1),
        .DOC(vga_memory_reg_320_383_6_8_n_2),
        .DOD(NLW_vga_memory_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_320_383_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_320_383_9_11_n_0),
        .DOB(vga_memory_reg_320_383_9_11_n_1),
        .DOC(vga_memory_reg_320_383_9_11_n_2),
        .DOD(NLW_vga_memory_reg_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3264_3327_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3264_3327_0_2_n_0),
        .DOB(vga_memory_reg_3264_3327_0_2_n_1),
        .DOC(vga_memory_reg_3264_3327_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3264_3327_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_3264_3327_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[21]),
        .I4(Q[24]),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3264_3327_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3264_3327_3_5_n_0),
        .DOB(vga_memory_reg_3264_3327_3_5_n_1),
        .DOC(vga_memory_reg_3264_3327_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3264_3327_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3264_3327_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3264_3327_6_8_n_0),
        .DOB(vga_memory_reg_3264_3327_6_8_n_1),
        .DOC(vga_memory_reg_3264_3327_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3264_3327_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3264_3327_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_0 }),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3264_3327_9_11_n_0),
        .DOB(vga_memory_reg_3264_3327_9_11_n_1),
        .DOC(vga_memory_reg_3264_3327_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3264_3327_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3328_3391_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3328_3391_0_2_n_0),
        .DOB(vga_memory_reg_3328_3391_0_2_n_1),
        .DOC(vga_memory_reg_3328_3391_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3328_3391_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_3328_3391_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_3328_3391_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I4(Q[20]),
        .I5(Q[25]),
        .O(vga_memory_reg_3328_3391_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_3328_3391_0_2_i_2
       (.I0(Q[24]),
        .I1(Q[21]),
        .O(vga_memory_reg_3328_3391_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3328_3391_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3328_3391_3_5_n_0),
        .DOB(vga_memory_reg_3328_3391_3_5_n_1),
        .DOC(vga_memory_reg_3328_3391_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3328_3391_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3328_3391_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3328_3391_6_8_n_0),
        .DOB(vga_memory_reg_3328_3391_6_8_n_1),
        .DOC(vga_memory_reg_3328_3391_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3328_3391_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3328_3391_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3328_3391_9_11_n_0),
        .DOB(vga_memory_reg_3328_3391_9_11_n_1),
        .DOC(vga_memory_reg_3328_3391_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3328_3391_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3392_3455_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3392_3455_0_2_n_0),
        .DOB(vga_memory_reg_3392_3455_0_2_n_1),
        .DOC(vga_memory_reg_3392_3455_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3392_3455_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_3392_3455_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[24]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3392_3455_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3392_3455_3_5_n_0),
        .DOB(vga_memory_reg_3392_3455_3_5_n_1),
        .DOC(vga_memory_reg_3392_3455_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3392_3455_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3392_3455_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3392_3455_6_8_n_0),
        .DOB(vga_memory_reg_3392_3455_6_8_n_1),
        .DOC(vga_memory_reg_3392_3455_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3392_3455_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3392_3455_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3392_3455_9_11_n_0),
        .DOB(vga_memory_reg_3392_3455_9_11_n_1),
        .DOC(vga_memory_reg_3392_3455_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3392_3455_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3456_3519_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3456_3519_0_2_n_0),
        .DOB(vga_memory_reg_3456_3519_0_2_n_1),
        .DOC(vga_memory_reg_3456_3519_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3456_3519_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_3456_3519_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[24]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3456_3519_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3456_3519_3_5_n_0),
        .DOB(vga_memory_reg_3456_3519_3_5_n_1),
        .DOC(vga_memory_reg_3456_3519_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3456_3519_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3456_3519_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3456_3519_6_8_n_0),
        .DOB(vga_memory_reg_3456_3519_6_8_n_1),
        .DOC(vga_memory_reg_3456_3519_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3456_3519_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3456_3519_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3456_3519_9_11_n_0),
        .DOB(vga_memory_reg_3456_3519_9_11_n_1),
        .DOC(vga_memory_reg_3456_3519_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3456_3519_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3520_3583_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3520_3583_0_2_n_0),
        .DOB(vga_memory_reg_3520_3583_0_2_n_1),
        .DOC(vga_memory_reg_3520_3583_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3520_3583_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_3520_3583_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1472_1535_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[26]),
        .O(vga_memory_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3520_3583_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3520_3583_3_5_n_0),
        .DOB(vga_memory_reg_3520_3583_3_5_n_1),
        .DOC(vga_memory_reg_3520_3583_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3520_3583_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3520_3583_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3520_3583_6_8_n_0),
        .DOB(vga_memory_reg_3520_3583_6_8_n_1),
        .DOC(vga_memory_reg_3520_3583_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3520_3583_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3520_3583_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3520_3583_9_11_n_0),
        .DOB(vga_memory_reg_3520_3583_9_11_n_1),
        .DOC(vga_memory_reg_3520_3583_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3520_3583_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3584_3647_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3584_3647_0_2_n_0),
        .DOB(vga_memory_reg_3584_3647_0_2_n_1),
        .DOC(vga_memory_reg_3584_3647_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3584_3647_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_3584_3647_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_3584_3647_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I4(Q[21]),
        .I5(Q[25]),
        .O(vga_memory_reg_3584_3647_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_3584_3647_0_2_i_2
       (.I0(Q[24]),
        .I1(Q[20]),
        .O(vga_memory_reg_3584_3647_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3584_3647_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3584_3647_3_5_n_0),
        .DOB(vga_memory_reg_3584_3647_3_5_n_1),
        .DOC(vga_memory_reg_3584_3647_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3584_3647_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3584_3647_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3584_3647_6_8_n_0),
        .DOB(vga_memory_reg_3584_3647_6_8_n_1),
        .DOC(vga_memory_reg_3584_3647_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3584_3647_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3584_3647_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2],\red[3]_i_60_1 [1],\red[3]_i_60_0 [0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2],\red[3]_i_60_1 [1],\red[3]_i_60_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3584_3647_9_11_n_0),
        .DOB(vga_memory_reg_3584_3647_9_11_n_1),
        .DOC(vga_memory_reg_3584_3647_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3584_3647_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3648_3711_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3648_3711_0_2_n_0),
        .DOB(vga_memory_reg_3648_3711_0_2_n_1),
        .DOC(vga_memory_reg_3648_3711_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3648_3711_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    vga_memory_reg_3648_3711_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3648_3711_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(Q[19]),
        .O(vga_memory_reg_3648_3711_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_3648_3711_0_2_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[18]),
        .I3(Q[21]),
        .O(vga_memory_reg_3648_3711_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3648_3711_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3648_3711_3_5_n_0),
        .DOB(vga_memory_reg_3648_3711_3_5_n_1),
        .DOC(vga_memory_reg_3648_3711_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3648_3711_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3648_3711_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3648_3711_6_8_n_0),
        .DOB(vga_memory_reg_3648_3711_6_8_n_1),
        .DOC(vga_memory_reg_3648_3711_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3648_3711_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3648_3711_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3648_3711_9_11_n_0),
        .DOB(vga_memory_reg_3648_3711_9_11_n_1),
        .DOC(vga_memory_reg_3648_3711_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3648_3711_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3712_3775_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3712_3775_0_2_n_0),
        .DOB(vga_memory_reg_3712_3775_0_2_n_1),
        .DOC(vga_memory_reg_3712_3775_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3712_3775_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_3712_3775_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[24]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3712_3775_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3712_3775_3_5_n_0),
        .DOB(vga_memory_reg_3712_3775_3_5_n_1),
        .DOC(vga_memory_reg_3712_3775_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3712_3775_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3712_3775_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3712_3775_6_8_n_0),
        .DOB(vga_memory_reg_3712_3775_6_8_n_1),
        .DOC(vga_memory_reg_3712_3775_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3712_3775_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3712_3775_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3712_3775_9_11_n_0),
        .DOB(vga_memory_reg_3712_3775_9_11_n_1),
        .DOC(vga_memory_reg_3712_3775_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3712_3775_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3776_3839_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],\blue[2]_i_65_0 [3:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3776_3839_0_2_n_0),
        .DOB(vga_memory_reg_3776_3839_0_2_n_1),
        .DOC(vga_memory_reg_3776_3839_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3776_3839_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_3776_3839_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1728_1791_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[26]),
        .O(vga_memory_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3776_3839_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3776_3839_3_5_n_0),
        .DOB(vga_memory_reg_3776_3839_3_5_n_1),
        .DOC(vga_memory_reg_3776_3839_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3776_3839_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3776_3839_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3776_3839_6_8_n_0),
        .DOB(vga_memory_reg_3776_3839_6_8_n_1),
        .DOC(vga_memory_reg_3776_3839_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3776_3839_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3776_3839_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3776_3839_9_11_n_0),
        .DOB(vga_memory_reg_3776_3839_9_11_n_1),
        .DOC(vga_memory_reg_3776_3839_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3776_3839_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3840_3903_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3840_3903_0_2_n_0),
        .DOB(vga_memory_reg_3840_3903_0_2_n_1),
        .DOC(vga_memory_reg_3840_3903_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3840_3903_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_3840_3903_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_832_895_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[24]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3840_3903_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3840_3903_3_5_n_0),
        .DOB(vga_memory_reg_3840_3903_3_5_n_1),
        .DOC(vga_memory_reg_3840_3903_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3840_3903_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3840_3903_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3840_3903_6_8_n_0),
        .DOB(vga_memory_reg_3840_3903_6_8_n_1),
        .DOC(vga_memory_reg_3840_3903_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3840_3903_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3840_3903_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2],\red[3]_i_60_1 [1],\red[3]_i_60_0 [0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2],\red[3]_i_60_1 [1],\red[3]_i_60_0 [0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3],\red[3]_i_60_0 [2],\red[3]_i_60_1 [1],\red[3]_i_60_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3840_3903_9_11_n_0),
        .DOB(vga_memory_reg_3840_3903_9_11_n_1),
        .DOC(vga_memory_reg_3840_3903_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3840_3903_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_384_447_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_384_447_0_2_n_0),
        .DOB(vga_memory_reg_384_447_0_2_n_1),
        .DOC(vga_memory_reg_384_447_0_2_n_2),
        .DOD(NLW_vga_memory_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_384_447_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[21]),
        .I4(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_384_447_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_384_447_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[19]),
        .O(vga_memory_reg_384_447_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_384_447_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_384_447_3_5_n_0),
        .DOB(vga_memory_reg_384_447_3_5_n_1),
        .DOC(vga_memory_reg_384_447_3_5_n_2),
        .DOD(NLW_vga_memory_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_384_447_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_384_447_6_8_n_0),
        .DOB(vga_memory_reg_384_447_6_8_n_1),
        .DOC(vga_memory_reg_384_447_6_8_n_2),
        .DOD(NLW_vga_memory_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_384_447_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_384_447_9_11_n_0),
        .DOB(vga_memory_reg_384_447_9_11_n_1),
        .DOC(vga_memory_reg_384_447_9_11_n_2),
        .DOD(NLW_vga_memory_reg_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3904_3967_0_2
       (.ADDRA({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3904_3967_0_2_n_0),
        .DOB(vga_memory_reg_3904_3967_0_2_n_1),
        .DOC(vga_memory_reg_3904_3967_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3904_3967_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_3904_3967_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[26]),
        .O(vga_memory_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3904_3967_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3904_3967_3_5_n_0),
        .DOB(vga_memory_reg_3904_3967_3_5_n_1),
        .DOC(vga_memory_reg_3904_3967_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3904_3967_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3904_3967_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3904_3967_6_8_n_0),
        .DOB(vga_memory_reg_3904_3967_6_8_n_1),
        .DOC(vga_memory_reg_3904_3967_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3904_3967_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3904_3967_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3904_3967_9_11_n_0),
        .DOB(vga_memory_reg_3904_3967_9_11_n_1),
        .DOC(vga_memory_reg_3904_3967_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3904_3967_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_3968_4031_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_65_0 [4],ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3968_4031_0_2_n_0),
        .DOB(vga_memory_reg_3968_4031_0_2_n_1),
        .DOC(vga_memory_reg_3968_4031_0_2_n_2),
        .DOD(NLW_vga_memory_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3968_4031_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_3968_4031_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[26]),
        .O(vga_memory_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_3968_4031_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3968_4031_3_5_n_0),
        .DOB(vga_memory_reg_3968_4031_3_5_n_1),
        .DOC(vga_memory_reg_3968_4031_3_5_n_2),
        .DOD(NLW_vga_memory_reg_3968_4031_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_3968_4031_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3968_4031_6_8_n_0),
        .DOB(vga_memory_reg_3968_4031_6_8_n_1),
        .DOC(vga_memory_reg_3968_4031_6_8_n_2),
        .DOD(NLW_vga_memory_reg_3968_4031_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_3968_4031_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_3968_4031_9_11_n_0),
        .DOB(vga_memory_reg_3968_4031_9_11_n_1),
        .DOC(vga_memory_reg_3968_4031_9_11_n_2),
        .DOD(NLW_vga_memory_reg_3968_4031_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4032_4095_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_4032_4095_0_2_n_0),
        .DOB(vga_memory_reg_4032_4095_0_2_n_1),
        .DOC(vga_memory_reg_4032_4095_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4032_4095_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_4032_4095_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[24]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4032_4095_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_4032_4095_3_5_n_0),
        .DOB(vga_memory_reg_4032_4095_3_5_n_1),
        .DOC(vga_memory_reg_4032_4095_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4032_4095_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4032_4095_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_4032_4095_6_8_n_0),
        .DOB(vga_memory_reg_4032_4095_6_8_n_1),
        .DOC(vga_memory_reg_4032_4095_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4032_4095_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4032_4095_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_4032_4095_9_11_n_0),
        .DOB(vga_memory_reg_4032_4095_9_11_n_1),
        .DOC(vga_memory_reg_4032_4095_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4032_4095_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4096_4159_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4096_4159_0_2_n_0),
        .DOB(vga_memory_reg_4096_4159_0_2_n_1),
        .DOC(vga_memory_reg_4096_4159_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4096_4159_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4096_4159_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vga_memory_reg_4096_4159_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_4096_4159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4096_4159_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4096_4159_3_5_n_0),
        .DOB(vga_memory_reg_4096_4159_3_5_n_1),
        .DOC(vga_memory_reg_4096_4159_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4096_4159_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4096_4159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4096_4159_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4096_4159_6_8_n_0),
        .DOB(vga_memory_reg_4096_4159_6_8_n_1),
        .DOC(vga_memory_reg_4096_4159_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4096_4159_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4096_4159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4096_4159_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4096_4159_9_11_n_0),
        .DOB(vga_memory_reg_4096_4159_9_11_n_1),
        .DOC(vga_memory_reg_4096_4159_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4096_4159_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4096_4159_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4160_4223_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4160_4223_0_2_n_0),
        .DOB(vga_memory_reg_4160_4223_0_2_n_1),
        .DOC(vga_memory_reg_4160_4223_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4160_4223_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4160_4223_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_4160_4223_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_64_127_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_4160_4223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4160_4223_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4160_4223_3_5_n_0),
        .DOB(vga_memory_reg_4160_4223_3_5_n_1),
        .DOC(vga_memory_reg_4160_4223_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4160_4223_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4160_4223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4160_4223_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4160_4223_6_8_n_0),
        .DOB(vga_memory_reg_4160_4223_6_8_n_1),
        .DOC(vga_memory_reg_4160_4223_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4160_4223_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4160_4223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4160_4223_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4160_4223_9_11_n_0),
        .DOB(vga_memory_reg_4160_4223_9_11_n_1),
        .DOC(vga_memory_reg_4160_4223_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4160_4223_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4160_4223_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4224_4287_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4224_4287_0_2_n_0),
        .DOB(vga_memory_reg_4224_4287_0_2_n_1),
        .DOC(vga_memory_reg_4224_4287_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4224_4287_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4224_4287_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_4224_4287_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_128_191_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_4224_4287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4224_4287_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4224_4287_3_5_n_0),
        .DOB(vga_memory_reg_4224_4287_3_5_n_1),
        .DOC(vga_memory_reg_4224_4287_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4224_4287_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4224_4287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4224_4287_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4224_4287_6_8_n_0),
        .DOB(vga_memory_reg_4224_4287_6_8_n_1),
        .DOC(vga_memory_reg_4224_4287_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4224_4287_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4224_4287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4224_4287_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:1],\red[3]_i_60_0 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4224_4287_9_11_n_0),
        .DOB(vga_memory_reg_4224_4287_9_11_n_1),
        .DOC(vga_memory_reg_4224_4287_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4224_4287_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4224_4287_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4288_4351_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4288_4351_0_2_n_0),
        .DOB(vga_memory_reg_4288_4351_0_2_n_1),
        .DOC(vga_memory_reg_4288_4351_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4288_4351_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4288_4351_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_4288_4351_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[24]),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_4288_4351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4288_4351_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_67_0 [2],\green[1]_i_86_0 [2:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4288_4351_3_5_n_0),
        .DOB(vga_memory_reg_4288_4351_3_5_n_1),
        .DOC(vga_memory_reg_4288_4351_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4288_4351_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4288_4351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4288_4351_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4288_4351_6_8_n_0),
        .DOB(vga_memory_reg_4288_4351_6_8_n_1),
        .DOC(vga_memory_reg_4288_4351_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4288_4351_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4288_4351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4288_4351_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4288_4351_9_11_n_0),
        .DOB(vga_memory_reg_4288_4351_9_11_n_1),
        .DOC(vga_memory_reg_4288_4351_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4288_4351_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4288_4351_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4352_4415_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2],ADDRA[1],\blue[2]_i_65_0 [0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2],ADDRA[1],\blue[2]_i_65_0 [0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2],ADDRA[1],\blue[2]_i_65_0 [0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4352_4415_0_2_n_0),
        .DOB(vga_memory_reg_4352_4415_0_2_n_1),
        .DOC(vga_memory_reg_4352_4415_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4352_4415_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4352_4415_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_4352_4415_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_256_319_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_4352_4415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4352_4415_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4352_4415_3_5_n_0),
        .DOB(vga_memory_reg_4352_4415_3_5_n_1),
        .DOC(vga_memory_reg_4352_4415_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4352_4415_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4352_4415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4352_4415_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4352_4415_6_8_n_0),
        .DOB(vga_memory_reg_4352_4415_6_8_n_1),
        .DOC(vga_memory_reg_4352_4415_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4352_4415_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4352_4415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4352_4415_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4352_4415_9_11_n_0),
        .DOB(vga_memory_reg_4352_4415_9_11_n_1),
        .DOC(vga_memory_reg_4352_4415_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4352_4415_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4352_4415_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4416_4479_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2],ADDRA[1],\blue[2]_i_65_0 [0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2],ADDRA[1],\blue[2]_i_65_0 [0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2],ADDRA[1],\blue[2]_i_65_0 [0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4416_4479_0_2_n_0),
        .DOB(vga_memory_reg_4416_4479_0_2_n_1),
        .DOC(vga_memory_reg_4416_4479_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4416_4479_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4416_4479_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_4416_4479_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_2368_2431_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[24]),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_4416_4479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4416_4479_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4416_4479_3_5_n_0),
        .DOB(vga_memory_reg_4416_4479_3_5_n_1),
        .DOC(vga_memory_reg_4416_4479_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4416_4479_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4416_4479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4416_4479_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4416_4479_6_8_n_0),
        .DOB(vga_memory_reg_4416_4479_6_8_n_1),
        .DOC(vga_memory_reg_4416_4479_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4416_4479_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4416_4479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4416_4479_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4416_4479_9_11_n_0),
        .DOB(vga_memory_reg_4416_4479_9_11_n_1),
        .DOC(vga_memory_reg_4416_4479_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4416_4479_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4416_4479_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4480_4543_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3],\blue[2]_i_65_0 [2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4480_4543_0_2_n_0),
        .DOB(vga_memory_reg_4480_4543_0_2_n_1),
        .DOC(vga_memory_reg_4480_4543_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4480_4543_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4480_4543_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_4480_4543_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_4480_4543_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[24]),
        .I4(Q[19]),
        .I5(Q[25]),
        .O(vga_memory_reg_4480_4543_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_4480_4543_0_2_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[18]),
        .I3(Q[21]),
        .O(vga_memory_reg_4480_4543_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4480_4543_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4480_4543_3_5_n_0),
        .DOB(vga_memory_reg_4480_4543_3_5_n_1),
        .DOC(vga_memory_reg_4480_4543_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4480_4543_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4480_4543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4480_4543_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4480_4543_6_8_n_0),
        .DOB(vga_memory_reg_4480_4543_6_8_n_1),
        .DOC(vga_memory_reg_4480_4543_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4480_4543_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4480_4543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4480_4543_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4480_4543_9_11_n_0),
        .DOB(vga_memory_reg_4480_4543_9_11_n_1),
        .DOC(vga_memory_reg_4480_4543_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4480_4543_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4480_4543_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_448_511_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_448_511_0_2_n_0),
        .DOB(vga_memory_reg_448_511_0_2_n_1),
        .DOC(vga_memory_reg_448_511_0_2_n_2),
        .DOD(NLW_vga_memory_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_448_511_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_448_511_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_448_511_0_2_i_2
       (.I0(Q[24]),
        .I1(Q[23]),
        .O(vga_memory_reg_448_511_0_2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vga_memory_reg_448_511_0_2_i_3
       (.I0(Q[25]),
        .I1(Q[18]),
        .O(vga_memory_reg_448_511_0_2_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_448_511_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_448_511_3_5_n_0),
        .DOB(vga_memory_reg_448_511_3_5_n_1),
        .DOC(vga_memory_reg_448_511_3_5_n_2),
        .DOD(NLW_vga_memory_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_448_511_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_448_511_6_8_n_0),
        .DOB(vga_memory_reg_448_511_6_8_n_1),
        .DOC(vga_memory_reg_448_511_6_8_n_2),
        .DOD(NLW_vga_memory_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_448_511_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_448_511_9_11_n_0),
        .DOB(vga_memory_reg_448_511_9_11_n_1),
        .DOC(vga_memory_reg_448_511_9_11_n_2),
        .DOD(NLW_vga_memory_reg_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4544_4607_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:2],\blue[2]_i_65_0 [1:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:2],\blue[2]_i_65_0 [1:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:2],\blue[2]_i_65_0 [1:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4544_4607_0_2_n_0),
        .DOB(vga_memory_reg_4544_4607_0_2_n_1),
        .DOC(vga_memory_reg_4544_4607_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4544_4607_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4544_4607_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_4544_4607_0_2_i_1
       (.I0(Q[25]),
        .I1(Q[20]),
        .I2(Q[24]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I5(vga_memory_reg_4544_4607_0_2_i_2_n_0),
        .O(vga_memory_reg_4544_4607_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vga_memory_reg_4544_4607_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[26]),
        .O(vga_memory_reg_4544_4607_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4544_4607_3_5
       (.ADDRA({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4544_4607_3_5_n_0),
        .DOB(vga_memory_reg_4544_4607_3_5_n_1),
        .DOC(vga_memory_reg_4544_4607_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4544_4607_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4544_4607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4544_4607_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4544_4607_6_8_n_0),
        .DOB(vga_memory_reg_4544_4607_6_8_n_1),
        .DOC(vga_memory_reg_4544_4607_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4544_4607_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4544_4607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4544_4607_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4544_4607_9_11_n_0),
        .DOB(vga_memory_reg_4544_4607_9_11_n_1),
        .DOC(vga_memory_reg_4544_4607_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4544_4607_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4544_4607_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4608_4671_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4608_4671_0_2_n_0),
        .DOB(vga_memory_reg_4608_4671_0_2_n_1),
        .DOC(vga_memory_reg_4608_4671_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4608_4671_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4608_4671_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_4608_4671_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_512_575_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_4608_4671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4608_4671_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_67_0 [3],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4608_4671_3_5_n_0),
        .DOB(vga_memory_reg_4608_4671_3_5_n_1),
        .DOC(vga_memory_reg_4608_4671_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4608_4671_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4608_4671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4608_4671_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4608_4671_6_8_n_0),
        .DOB(vga_memory_reg_4608_4671_6_8_n_1),
        .DOC(vga_memory_reg_4608_4671_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4608_4671_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4608_4671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4608_4671_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4608_4671_9_11_n_0),
        .DOB(vga_memory_reg_4608_4671_9_11_n_1),
        .DOC(vga_memory_reg_4608_4671_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4608_4671_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4608_4671_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4672_4735_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4672_4735_0_2_n_0),
        .DOB(vga_memory_reg_4672_4735_0_2_n_1),
        .DOC(vga_memory_reg_4672_4735_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4672_4735_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4672_4735_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_4672_4735_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[24]),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_4672_4735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4672_4735_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4672_4735_3_5_n_0),
        .DOB(vga_memory_reg_4672_4735_3_5_n_1),
        .DOC(vga_memory_reg_4672_4735_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4672_4735_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4672_4735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4672_4735_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4672_4735_6_8_n_0),
        .DOB(vga_memory_reg_4672_4735_6_8_n_1),
        .DOC(vga_memory_reg_4672_4735_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4672_4735_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4672_4735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4672_4735_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4672_4735_9_11_n_0),
        .DOB(vga_memory_reg_4672_4735_9_11_n_1),
        .DOC(vga_memory_reg_4672_4735_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4672_4735_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4672_4735_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4736_4799_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4736_4799_0_2_n_0),
        .DOB(vga_memory_reg_4736_4799_0_2_n_1),
        .DOC(vga_memory_reg_4736_4799_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4736_4799_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4736_4799_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_4736_4799_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_640_703_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[24]),
        .I5(vga_memory_reg_896_959_0_2_i_2_n_0),
        .O(vga_memory_reg_4736_4799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4736_4799_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4736_4799_3_5_n_0),
        .DOB(vga_memory_reg_4736_4799_3_5_n_1),
        .DOC(vga_memory_reg_4736_4799_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4736_4799_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4736_4799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4736_4799_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4736_4799_6_8_n_0),
        .DOB(vga_memory_reg_4736_4799_6_8_n_1),
        .DOC(vga_memory_reg_4736_4799_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4736_4799_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4736_4799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4736_4799_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4736_4799_9_11_n_0),
        .DOB(vga_memory_reg_4736_4799_9_11_n_1),
        .DOC(vga_memory_reg_4736_4799_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4736_4799_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4736_4799_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4800_4863_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:1],\blue[2]_i_65_0 [0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4800_4863_0_2_n_0),
        .DOB(vga_memory_reg_4800_4863_0_2_n_1),
        .DOC(vga_memory_reg_4800_4863_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4800_4863_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4800_4863_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_4800_4863_0_2_i_1
       (.I0(Q[25]),
        .I1(Q[21]),
        .I2(Q[24]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_4800_4863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4800_4863_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4800_4863_3_5_n_0),
        .DOB(vga_memory_reg_4800_4863_3_5_n_1),
        .DOC(vga_memory_reg_4800_4863_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4800_4863_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4800_4863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4800_4863_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_62_0 [3:2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4800_4863_6_8_n_0),
        .DOB(vga_memory_reg_4800_4863_6_8_n_1),
        .DOC(vga_memory_reg_4800_4863_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4800_4863_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4800_4863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4800_4863_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4800_4863_9_11_n_0),
        .DOB(vga_memory_reg_4800_4863_9_11_n_1),
        .DOC(vga_memory_reg_4800_4863_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4800_4863_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4800_4863_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4864_4927_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4864_4927_0_2_n_0),
        .DOB(vga_memory_reg_4864_4927_0_2_n_1),
        .DOC(vga_memory_reg_4864_4927_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4864_4927_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4864_4927_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_4864_4927_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[24]),
        .I5(vga_memory_reg_4864_4927_0_2_i_2_n_0),
        .O(vga_memory_reg_4864_4927_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vga_memory_reg_4864_4927_0_2_i_2
       (.I0(Q[25]),
        .I1(Q[20]),
        .O(vga_memory_reg_4864_4927_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4864_4927_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:2],\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:2],\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4864_4927_3_5_n_0),
        .DOB(vga_memory_reg_4864_4927_3_5_n_1),
        .DOC(vga_memory_reg_4864_4927_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4864_4927_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4864_4927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4864_4927_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4864_4927_6_8_n_0),
        .DOB(vga_memory_reg_4864_4927_6_8_n_1),
        .DOC(vga_memory_reg_4864_4927_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4864_4927_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4864_4927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4864_4927_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4864_4927_9_11_n_0),
        .DOB(vga_memory_reg_4864_4927_9_11_n_1),
        .DOC(vga_memory_reg_4864_4927_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4864_4927_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4864_4927_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4928_4991_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4928_4991_0_2_n_0),
        .DOB(vga_memory_reg_4928_4991_0_2_n_1),
        .DOC(vga_memory_reg_4928_4991_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4928_4991_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4928_4991_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_4928_4991_0_2_i_1
       (.I0(Q[25]),
        .I1(Q[21]),
        .I2(Q[24]),
        .I3(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I4(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_4928_4991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4928_4991_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4928_4991_3_5_n_0),
        .DOB(vga_memory_reg_4928_4991_3_5_n_1),
        .DOC(vga_memory_reg_4928_4991_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4928_4991_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4928_4991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4928_4991_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4928_4991_6_8_n_0),
        .DOB(vga_memory_reg_4928_4991_6_8_n_1),
        .DOC(vga_memory_reg_4928_4991_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4928_4991_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4928_4991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4928_4991_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4928_4991_9_11_n_0),
        .DOB(vga_memory_reg_4928_4991_9_11_n_1),
        .DOC(vga_memory_reg_4928_4991_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4928_4991_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4928_4991_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_4992_5055_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4992_5055_0_2_n_0),
        .DOB(vga_memory_reg_4992_5055_0_2_n_1),
        .DOC(vga_memory_reg_4992_5055_0_2_n_2),
        .DOD(NLW_vga_memory_reg_4992_5055_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4992_5055_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_4992_5055_0_2_i_1
       (.I0(Q[25]),
        .I1(Q[21]),
        .I2(Q[24]),
        .I3(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I4(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_4992_5055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_4992_5055_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4992_5055_3_5_n_0),
        .DOB(vga_memory_reg_4992_5055_3_5_n_1),
        .DOC(vga_memory_reg_4992_5055_3_5_n_2),
        .DOD(NLW_vga_memory_reg_4992_5055_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4992_5055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_4992_5055_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4992_5055_6_8_n_0),
        .DOB(vga_memory_reg_4992_5055_6_8_n_1),
        .DOC(vga_memory_reg_4992_5055_6_8_n_2),
        .DOD(NLW_vga_memory_reg_4992_5055_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4992_5055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_4992_5055_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_4992_5055_9_11_n_0),
        .DOB(vga_memory_reg_4992_5055_9_11_n_1),
        .DOC(vga_memory_reg_4992_5055_9_11_n_2),
        .DOD(NLW_vga_memory_reg_4992_5055_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_4992_5055_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5056_5119_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5056_5119_0_2_n_0),
        .DOB(vga_memory_reg_5056_5119_0_2_n_1),
        .DOC(vga_memory_reg_5056_5119_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5056_5119_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5056_5119_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_5056_5119_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_5056_5119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5056_5119_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5056_5119_3_5_n_0),
        .DOB(vga_memory_reg_5056_5119_3_5_n_1),
        .DOC(vga_memory_reg_5056_5119_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5056_5119_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5056_5119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5056_5119_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5056_5119_6_8_n_0),
        .DOB(vga_memory_reg_5056_5119_6_8_n_1),
        .DOC(vga_memory_reg_5056_5119_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5056_5119_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5056_5119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5056_5119_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5056_5119_9_11_n_0),
        .DOB(vga_memory_reg_5056_5119_9_11_n_1),
        .DOC(vga_memory_reg_5056_5119_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5056_5119_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5056_5119_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5120_5183_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5120_5183_0_2_n_0),
        .DOB(vga_memory_reg_5120_5183_0_2_n_1),
        .DOC(vga_memory_reg_5120_5183_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5120_5183_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5120_5183_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_5120_5183_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[24]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(vga_memory_reg_5120_5183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5120_5183_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:2],\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:2],\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3:2],\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5120_5183_3_5_n_0),
        .DOB(vga_memory_reg_5120_5183_3_5_n_1),
        .DOC(vga_memory_reg_5120_5183_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5120_5183_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5120_5183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5120_5183_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5120_5183_6_8_n_0),
        .DOB(vga_memory_reg_5120_5183_6_8_n_1),
        .DOC(vga_memory_reg_5120_5183_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5120_5183_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5120_5183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5120_5183_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5120_5183_9_11_n_0),
        .DOB(vga_memory_reg_5120_5183_9_11_n_1),
        .DOC(vga_memory_reg_5120_5183_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5120_5183_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5120_5183_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_512_575_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_512_575_0_2_n_0),
        .DOB(vga_memory_reg_512_575_0_2_n_1),
        .DOC(vga_memory_reg_512_575_0_2_n_2),
        .DOD(NLW_vga_memory_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_512_575_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vga_memory_reg_512_575_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_512_575_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_512_575_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_512_575_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[22]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_512_575_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_512_575_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_512_575_3_5_n_0),
        .DOB(vga_memory_reg_512_575_3_5_n_1),
        .DOC(vga_memory_reg_512_575_3_5_n_2),
        .DOD(NLW_vga_memory_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_512_575_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:2],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:2],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:2],\red[0]_i_62_0 [1],\red[0]_i_68_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_512_575_6_8_n_0),
        .DOB(vga_memory_reg_512_575_6_8_n_1),
        .DOC(vga_memory_reg_512_575_6_8_n_2),
        .DOD(NLW_vga_memory_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_512_575_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_512_575_9_11_n_0),
        .DOB(vga_memory_reg_512_575_9_11_n_1),
        .DOC(vga_memory_reg_512_575_9_11_n_2),
        .DOD(NLW_vga_memory_reg_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5184_5247_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5184_5247_0_2_n_0),
        .DOB(vga_memory_reg_5184_5247_0_2_n_1),
        .DOC(vga_memory_reg_5184_5247_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5184_5247_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5184_5247_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_5184_5247_0_2_i_1
       (.I0(Q[26]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I4(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_5184_5247_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_5184_5247_0_2_i_2
       (.I0(Q[24]),
        .I1(Q[22]),
        .O(vga_memory_reg_5184_5247_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5184_5247_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5184_5247_3_5_n_0),
        .DOB(vga_memory_reg_5184_5247_3_5_n_1),
        .DOC(vga_memory_reg_5184_5247_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5184_5247_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5184_5247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5184_5247_6_8
       (.ADDRA({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5184_5247_6_8_n_0),
        .DOB(vga_memory_reg_5184_5247_6_8_n_1),
        .DOC(vga_memory_reg_5184_5247_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5184_5247_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5184_5247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5184_5247_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5184_5247_9_11_n_0),
        .DOB(vga_memory_reg_5184_5247_9_11_n_1),
        .DOC(vga_memory_reg_5184_5247_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5184_5247_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5184_5247_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5248_5311_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5248_5311_0_2_n_0),
        .DOB(vga_memory_reg_5248_5311_0_2_n_1),
        .DOC(vga_memory_reg_5248_5311_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5248_5311_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5248_5311_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_5248_5311_0_2_i_1
       (.I0(Q[26]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(vga_memory_reg_640_703_0_2_i_2_n_0),
        .I4(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I5(vga_memory_reg_896_959_0_2_i_2_n_0),
        .O(vga_memory_reg_5248_5311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5248_5311_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1],\green[1]_i_86_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5248_5311_3_5_n_0),
        .DOB(vga_memory_reg_5248_5311_3_5_n_1),
        .DOC(vga_memory_reg_5248_5311_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5248_5311_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5248_5311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5248_5311_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_62_0 [4],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5248_5311_6_8_n_0),
        .DOB(vga_memory_reg_5248_5311_6_8_n_1),
        .DOC(vga_memory_reg_5248_5311_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5248_5311_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5248_5311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5248_5311_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5248_5311_9_11_n_0),
        .DOB(vga_memory_reg_5248_5311_9_11_n_1),
        .DOC(vga_memory_reg_5248_5311_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5248_5311_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5248_5311_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5312_5375_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5312_5375_0_2_n_0),
        .DOB(vga_memory_reg_5312_5375_0_2_n_1),
        .DOC(vga_memory_reg_5312_5375_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5312_5375_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5312_5375_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_5312_5375_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_5312_5375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5312_5375_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5312_5375_3_5_n_0),
        .DOB(vga_memory_reg_5312_5375_3_5_n_1),
        .DOC(vga_memory_reg_5312_5375_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5312_5375_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5312_5375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5312_5375_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5312_5375_6_8_n_0),
        .DOB(vga_memory_reg_5312_5375_6_8_n_1),
        .DOC(vga_memory_reg_5312_5375_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5312_5375_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5312_5375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5312_5375_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5312_5375_9_11_n_0),
        .DOB(vga_memory_reg_5312_5375_9_11_n_1),
        .DOC(vga_memory_reg_5312_5375_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5312_5375_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5312_5375_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5376_5439_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5376_5439_0_2_n_0),
        .DOB(vga_memory_reg_5376_5439_0_2_n_1),
        .DOC(vga_memory_reg_5376_5439_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5376_5439_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5376_5439_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_5376_5439_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_1088_1151_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I4(Q[20]),
        .I5(Q[25]),
        .O(vga_memory_reg_5376_5439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5376_5439_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5376_5439_3_5_n_0),
        .DOB(vga_memory_reg_5376_5439_3_5_n_1),
        .DOC(vga_memory_reg_5376_5439_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5376_5439_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5376_5439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5376_5439_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5376_5439_6_8_n_0),
        .DOB(vga_memory_reg_5376_5439_6_8_n_1),
        .DOC(vga_memory_reg_5376_5439_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5376_5439_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5376_5439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5376_5439_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5376_5439_9_11_n_0),
        .DOB(vga_memory_reg_5376_5439_9_11_n_1),
        .DOC(vga_memory_reg_5376_5439_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5376_5439_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5376_5439_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5440_5503_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5440_5503_0_2_n_0),
        .DOB(vga_memory_reg_5440_5503_0_2_n_1),
        .DOC(vga_memory_reg_5440_5503_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5440_5503_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5440_5503_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_5440_5503_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_5440_5503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5440_5503_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5440_5503_3_5_n_0),
        .DOB(vga_memory_reg_5440_5503_3_5_n_1),
        .DOC(vga_memory_reg_5440_5503_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5440_5503_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5440_5503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5440_5503_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5440_5503_6_8_n_0),
        .DOB(vga_memory_reg_5440_5503_6_8_n_1),
        .DOC(vga_memory_reg_5440_5503_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5440_5503_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5440_5503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5440_5503_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5440_5503_9_11_n_0),
        .DOB(vga_memory_reg_5440_5503_9_11_n_1),
        .DOC(vga_memory_reg_5440_5503_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5440_5503_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5440_5503_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5504_5567_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5504_5567_0_2_n_0),
        .DOB(vga_memory_reg_5504_5567_0_2_n_1),
        .DOC(vga_memory_reg_5504_5567_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5504_5567_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5504_5567_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_5504_5567_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_5504_5567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5504_5567_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5504_5567_3_5_n_0),
        .DOB(vga_memory_reg_5504_5567_3_5_n_1),
        .DOC(vga_memory_reg_5504_5567_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5504_5567_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5504_5567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5504_5567_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5504_5567_6_8_n_0),
        .DOB(vga_memory_reg_5504_5567_6_8_n_1),
        .DOC(vga_memory_reg_5504_5567_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5504_5567_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5504_5567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5504_5567_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5504_5567_9_11_n_0),
        .DOB(vga_memory_reg_5504_5567_9_11_n_1),
        .DOC(vga_memory_reg_5504_5567_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5504_5567_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5504_5567_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5568_5631_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5568_5631_0_2_n_0),
        .DOB(vga_memory_reg_5568_5631_0_2_n_1),
        .DOC(vga_memory_reg_5568_5631_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5568_5631_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5568_5631_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_5568_5631_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1472_1535_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_5568_5631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5568_5631_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5568_5631_3_5_n_0),
        .DOB(vga_memory_reg_5568_5631_3_5_n_1),
        .DOC(vga_memory_reg_5568_5631_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5568_5631_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5568_5631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5568_5631_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5568_5631_6_8_n_0),
        .DOB(vga_memory_reg_5568_5631_6_8_n_1),
        .DOC(vga_memory_reg_5568_5631_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5568_5631_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5568_5631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5568_5631_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5568_5631_9_11_n_0),
        .DOB(vga_memory_reg_5568_5631_9_11_n_1),
        .DOC(vga_memory_reg_5568_5631_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5568_5631_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5568_5631_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5632_5695_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5632_5695_0_2_n_0),
        .DOB(vga_memory_reg_5632_5695_0_2_n_1),
        .DOC(vga_memory_reg_5632_5695_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5632_5695_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5632_5695_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_5632_5695_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_5632_5695_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[24]),
        .I4(Q[21]),
        .I5(Q[25]),
        .O(vga_memory_reg_5632_5695_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_5632_5695_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[23]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_5632_5695_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5632_5695_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5632_5695_3_5_n_0),
        .DOB(vga_memory_reg_5632_5695_3_5_n_1),
        .DOC(vga_memory_reg_5632_5695_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5632_5695_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5632_5695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5632_5695_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_74_0 [1],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_74_0 [1],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_74_0 [1],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5632_5695_6_8_n_0),
        .DOB(vga_memory_reg_5632_5695_6_8_n_1),
        .DOC(vga_memory_reg_5632_5695_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5632_5695_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5632_5695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5632_5695_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5632_5695_9_11_n_0),
        .DOB(vga_memory_reg_5632_5695_9_11_n_1),
        .DOC(vga_memory_reg_5632_5695_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5632_5695_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5632_5695_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5696_5759_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5696_5759_0_2_n_0),
        .DOB(vga_memory_reg_5696_5759_0_2_n_1),
        .DOC(vga_memory_reg_5696_5759_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5696_5759_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5696_5759_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_5696_5759_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_5696_5759_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_5696_5759_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_5696_5759_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[18]),
        .O(vga_memory_reg_5696_5759_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5696_5759_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5696_5759_3_5_n_0),
        .DOB(vga_memory_reg_5696_5759_3_5_n_1),
        .DOC(vga_memory_reg_5696_5759_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5696_5759_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5696_5759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5696_5759_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_74_0 [1],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_74_0 [1],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_74_0 [1],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5696_5759_6_8_n_0),
        .DOB(vga_memory_reg_5696_5759_6_8_n_1),
        .DOC(vga_memory_reg_5696_5759_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5696_5759_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5696_5759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5696_5759_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5696_5759_9_11_n_0),
        .DOB(vga_memory_reg_5696_5759_9_11_n_1),
        .DOC(vga_memory_reg_5696_5759_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5696_5759_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5696_5759_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5760_5823_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5760_5823_0_2_n_0),
        .DOB(vga_memory_reg_5760_5823_0_2_n_1),
        .DOC(vga_memory_reg_5760_5823_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5760_5823_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5760_5823_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_5760_5823_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_5760_5823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5760_5823_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5760_5823_3_5_n_0),
        .DOB(vga_memory_reg_5760_5823_3_5_n_1),
        .DOC(vga_memory_reg_5760_5823_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5760_5823_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5760_5823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5760_5823_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_62_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5760_5823_6_8_n_0),
        .DOB(vga_memory_reg_5760_5823_6_8_n_1),
        .DOC(vga_memory_reg_5760_5823_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5760_5823_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5760_5823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5760_5823_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5760_5823_9_11_n_0),
        .DOB(vga_memory_reg_5760_5823_9_11_n_1),
        .DOC(vga_memory_reg_5760_5823_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5760_5823_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5760_5823_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_576_639_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_576_639_0_2_n_0),
        .DOB(vga_memory_reg_576_639_0_2_n_1),
        .DOC(vga_memory_reg_576_639_0_2_n_2),
        .DOD(NLW_vga_memory_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_576_639_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[21]),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_576_639_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_576_639_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[19]),
        .O(vga_memory_reg_576_639_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_576_639_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_576_639_3_5_n_0),
        .DOB(vga_memory_reg_576_639_3_5_n_1),
        .DOC(vga_memory_reg_576_639_3_5_n_2),
        .DOD(NLW_vga_memory_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_576_639_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_576_639_6_8_n_0),
        .DOB(vga_memory_reg_576_639_6_8_n_1),
        .DOC(vga_memory_reg_576_639_6_8_n_2),
        .DOD(NLW_vga_memory_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_576_639_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_576_639_9_11_n_0),
        .DOB(vga_memory_reg_576_639_9_11_n_1),
        .DOC(vga_memory_reg_576_639_9_11_n_2),
        .DOD(NLW_vga_memory_reg_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5824_5887_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5824_5887_0_2_n_0),
        .DOB(vga_memory_reg_5824_5887_0_2_n_1),
        .DOC(vga_memory_reg_5824_5887_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5824_5887_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5824_5887_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_5824_5887_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1728_1791_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_5824_5887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5824_5887_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5824_5887_3_5_n_0),
        .DOB(vga_memory_reg_5824_5887_3_5_n_1),
        .DOC(vga_memory_reg_5824_5887_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5824_5887_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5824_5887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5824_5887_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2],\red[0]_i_80_0 [0],\red[0]_i_74_0 [0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2],\red[0]_i_80_0 [0],\red[0]_i_62_0 [0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5824_5887_6_8_n_0),
        .DOB(vga_memory_reg_5824_5887_6_8_n_1),
        .DOC(vga_memory_reg_5824_5887_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5824_5887_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5824_5887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5824_5887_9_11
       (.ADDRA({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRB({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRC({\red[3]_i_60_1 [4],ADDRB[4],\red[3]_i_60_1 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5824_5887_9_11_n_0),
        .DOB(vga_memory_reg_5824_5887_9_11_n_1),
        .DOC(vga_memory_reg_5824_5887_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5824_5887_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5824_5887_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5888_5951_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5888_5951_0_2_n_0),
        .DOB(vga_memory_reg_5888_5951_0_2_n_1),
        .DOC(vga_memory_reg_5888_5951_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5888_5951_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5888_5951_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_5888_5951_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_5184_5247_0_2_i_2_n_0),
        .I2(vga_memory_reg_832_895_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_5888_5951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5888_5951_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5888_5951_3_5_n_0),
        .DOB(vga_memory_reg_5888_5951_3_5_n_1),
        .DOC(vga_memory_reg_5888_5951_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5888_5951_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5888_5951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5888_5951_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5888_5951_6_8_n_0),
        .DOB(vga_memory_reg_5888_5951_6_8_n_1),
        .DOC(vga_memory_reg_5888_5951_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5888_5951_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5888_5951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5888_5951_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5888_5951_9_11_n_0),
        .DOB(vga_memory_reg_5888_5951_9_11_n_1),
        .DOC(vga_memory_reg_5888_5951_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5888_5951_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5888_5951_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_5952_6015_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5952_6015_0_2_n_0),
        .DOB(vga_memory_reg_5952_6015_0_2_n_1),
        .DOC(vga_memory_reg_5952_6015_0_2_n_2),
        .DOD(NLW_vga_memory_reg_5952_6015_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5952_6015_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_5952_6015_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_5952_6015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_5952_6015_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5952_6015_3_5_n_0),
        .DOB(vga_memory_reg_5952_6015_3_5_n_1),
        .DOC(vga_memory_reg_5952_6015_3_5_n_2),
        .DOD(NLW_vga_memory_reg_5952_6015_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5952_6015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_5952_6015_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5952_6015_6_8_n_0),
        .DOB(vga_memory_reg_5952_6015_6_8_n_1),
        .DOC(vga_memory_reg_5952_6015_6_8_n_2),
        .DOD(NLW_vga_memory_reg_5952_6015_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5952_6015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_5952_6015_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_5952_6015_9_11_n_0),
        .DOB(vga_memory_reg_5952_6015_9_11_n_1),
        .DOC(vga_memory_reg_5952_6015_9_11_n_2),
        .DOD(NLW_vga_memory_reg_5952_6015_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_5952_6015_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6016_6079_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6016_6079_0_2_n_0),
        .DOB(vga_memory_reg_6016_6079_0_2_n_1),
        .DOC(vga_memory_reg_6016_6079_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6016_6079_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6016_6079_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_6016_6079_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_6016_6079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6016_6079_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6016_6079_3_5_n_0),
        .DOB(vga_memory_reg_6016_6079_3_5_n_1),
        .DOC(vga_memory_reg_6016_6079_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6016_6079_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6016_6079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6016_6079_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6016_6079_6_8_n_0),
        .DOB(vga_memory_reg_6016_6079_6_8_n_1),
        .DOC(vga_memory_reg_6016_6079_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6016_6079_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6016_6079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6016_6079_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6016_6079_9_11_n_0),
        .DOB(vga_memory_reg_6016_6079_9_11_n_1),
        .DOC(vga_memory_reg_6016_6079_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6016_6079_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6016_6079_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6080_6143_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6080_6143_0_2_n_0),
        .DOB(vga_memory_reg_6080_6143_0_2_n_1),
        .DOC(vga_memory_reg_6080_6143_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6080_6143_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6080_6143_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_6080_6143_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(vga_memory_reg_6080_6143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6080_6143_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6080_6143_3_5_n_0),
        .DOB(vga_memory_reg_6080_6143_3_5_n_1),
        .DOC(vga_memory_reg_6080_6143_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6080_6143_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6080_6143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6080_6143_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6080_6143_6_8_n_0),
        .DOB(vga_memory_reg_6080_6143_6_8_n_1),
        .DOC(vga_memory_reg_6080_6143_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6080_6143_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6080_6143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6080_6143_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6080_6143_9_11_n_0),
        .DOB(vga_memory_reg_6080_6143_9_11_n_1),
        .DOC(vga_memory_reg_6080_6143_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6080_6143_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6080_6143_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6144_6207_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6144_6207_0_2_n_0),
        .DOB(vga_memory_reg_6144_6207_0_2_n_1),
        .DOC(vga_memory_reg_6144_6207_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6144_6207_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6144_6207_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_6144_6207_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[22]),
        .I5(Q[25]),
        .O(vga_memory_reg_6144_6207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6144_6207_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6144_6207_3_5_n_0),
        .DOB(vga_memory_reg_6144_6207_3_5_n_1),
        .DOC(vga_memory_reg_6144_6207_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6144_6207_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6144_6207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6144_6207_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6144_6207_6_8_n_0),
        .DOB(vga_memory_reg_6144_6207_6_8_n_1),
        .DOC(vga_memory_reg_6144_6207_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6144_6207_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6144_6207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6144_6207_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6144_6207_9_11_n_0),
        .DOB(vga_memory_reg_6144_6207_9_11_n_1),
        .DOC(vga_memory_reg_6144_6207_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6144_6207_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6144_6207_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6208_6271_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6208_6271_0_2_n_0),
        .DOB(vga_memory_reg_6208_6271_0_2_n_1),
        .DOC(vga_memory_reg_6208_6271_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6208_6271_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6208_6271_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_6208_6271_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_64_127_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[18]),
        .I5(Q[25]),
        .O(vga_memory_reg_6208_6271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6208_6271_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6208_6271_3_5_n_0),
        .DOB(vga_memory_reg_6208_6271_3_5_n_1),
        .DOC(vga_memory_reg_6208_6271_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6208_6271_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6208_6271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6208_6271_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6208_6271_6_8_n_0),
        .DOB(vga_memory_reg_6208_6271_6_8_n_1),
        .DOC(vga_memory_reg_6208_6271_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6208_6271_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6208_6271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6208_6271_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6208_6271_9_11_n_0),
        .DOB(vga_memory_reg_6208_6271_9_11_n_1),
        .DOC(vga_memory_reg_6208_6271_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6208_6271_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6208_6271_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6272_6335_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6272_6335_0_2_n_0),
        .DOB(vga_memory_reg_6272_6335_0_2_n_1),
        .DOC(vga_memory_reg_6272_6335_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6272_6335_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6272_6335_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_6272_6335_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_128_191_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[19]),
        .I5(Q[25]),
        .O(vga_memory_reg_6272_6335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6272_6335_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6272_6335_3_5_n_0),
        .DOB(vga_memory_reg_6272_6335_3_5_n_1),
        .DOC(vga_memory_reg_6272_6335_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6272_6335_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6272_6335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6272_6335_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6272_6335_6_8_n_0),
        .DOB(vga_memory_reg_6272_6335_6_8_n_1),
        .DOC(vga_memory_reg_6272_6335_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6272_6335_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6272_6335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6272_6335_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6272_6335_9_11_n_0),
        .DOB(vga_memory_reg_6272_6335_9_11_n_1),
        .DOC(vga_memory_reg_6272_6335_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6272_6335_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6272_6335_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6336_6399_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],ADDRA[3:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6336_6399_0_2_n_0),
        .DOB(vga_memory_reg_6336_6399_0_2_n_1),
        .DOC(vga_memory_reg_6336_6399_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6336_6399_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6336_6399_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_6336_6399_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_6336_6399_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_6336_6399_0_2_i_2
       (.I0(Q[24]),
        .I1(Q[23]),
        .O(vga_memory_reg_6336_6399_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6336_6399_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6336_6399_3_5_n_0),
        .DOB(vga_memory_reg_6336_6399_3_5_n_1),
        .DOC(vga_memory_reg_6336_6399_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6336_6399_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6336_6399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6336_6399_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6336_6399_6_8_n_0),
        .DOB(vga_memory_reg_6336_6399_6_8_n_1),
        .DOC(vga_memory_reg_6336_6399_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6336_6399_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6336_6399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6336_6399_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6336_6399_9_11_n_0),
        .DOB(vga_memory_reg_6336_6399_9_11_n_1),
        .DOC(vga_memory_reg_6336_6399_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6336_6399_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6336_6399_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6400_6463_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6400_6463_0_2_n_0),
        .DOB(vga_memory_reg_6400_6463_0_2_n_1),
        .DOC(vga_memory_reg_6400_6463_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6400_6463_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6400_6463_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_6400_6463_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_256_319_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[20]),
        .I5(Q[25]),
        .O(vga_memory_reg_6400_6463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6400_6463_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6400_6463_3_5_n_0),
        .DOB(vga_memory_reg_6400_6463_3_5_n_1),
        .DOC(vga_memory_reg_6400_6463_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6400_6463_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6400_6463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6400_6463_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6400_6463_6_8_n_0),
        .DOB(vga_memory_reg_6400_6463_6_8_n_1),
        .DOC(vga_memory_reg_6400_6463_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6400_6463_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6400_6463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6400_6463_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2],\red[3]_i_87_0 [1],\red[3]_i_60_1 [0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2],\red[3]_i_87_0 [1],\red[3]_i_60_1 [0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2],\red[3]_i_87_0 [1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6400_6463_9_11_n_0),
        .DOB(vga_memory_reg_6400_6463_9_11_n_1),
        .DOC(vga_memory_reg_6400_6463_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6400_6463_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6400_6463_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_640_703_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_640_703_0_2_n_0),
        .DOB(vga_memory_reg_640_703_0_2_n_1),
        .DOC(vga_memory_reg_640_703_0_2_n_2),
        .DOD(NLW_vga_memory_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_640_703_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_640_703_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_640_703_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_640_703_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[18]),
        .O(vga_memory_reg_640_703_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_640_703_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_640_703_3_5_n_0),
        .DOB(vga_memory_reg_640_703_3_5_n_1),
        .DOC(vga_memory_reg_640_703_3_5_n_2),
        .DOD(NLW_vga_memory_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_640_703_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_640_703_6_8_n_0),
        .DOB(vga_memory_reg_640_703_6_8_n_1),
        .DOC(vga_memory_reg_640_703_6_8_n_2),
        .DOD(NLW_vga_memory_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_640_703_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_640_703_9_11_n_0),
        .DOB(vga_memory_reg_640_703_9_11_n_1),
        .DOC(vga_memory_reg_640_703_9_11_n_2),
        .DOD(NLW_vga_memory_reg_640_703_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6464_6527_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6464_6527_0_2_n_0),
        .DOB(vga_memory_reg_6464_6527_0_2_n_1),
        .DOC(vga_memory_reg_6464_6527_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6464_6527_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6464_6527_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_6464_6527_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_6464_6527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6464_6527_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6464_6527_3_5_n_0),
        .DOB(vga_memory_reg_6464_6527_3_5_n_1),
        .DOC(vga_memory_reg_6464_6527_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6464_6527_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6464_6527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6464_6527_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6464_6527_6_8_n_0),
        .DOB(vga_memory_reg_6464_6527_6_8_n_1),
        .DOC(vga_memory_reg_6464_6527_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6464_6527_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6464_6527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6464_6527_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2],\red[3]_i_87_0 [1],\red[3]_i_60_1 [0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2],\red[3]_i_87_0 [1],\red[3]_i_60_1 [0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3],\red[3]_i_60_1 [2],\red[3]_i_87_0 [1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6464_6527_9_11_n_0),
        .DOB(vga_memory_reg_6464_6527_9_11_n_1),
        .DOC(vga_memory_reg_6464_6527_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6464_6527_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6464_6527_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_64_127_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_64_127_0_2_n_0),
        .DOB(vga_memory_reg_64_127_0_2_n_1),
        .DOC(vga_memory_reg_64_127_0_2_n_2),
        .DOD(NLW_vga_memory_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vga_memory_reg_64_127_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_64_127_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_64_127_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_64_127_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[19]),
        .I3(Q[20]),
        .O(vga_memory_reg_64_127_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_64_127_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_64_127_3_5_n_0),
        .DOB(vga_memory_reg_64_127_3_5_n_1),
        .DOC(vga_memory_reg_64_127_3_5_n_2),
        .DOD(NLW_vga_memory_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_64_127_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3:0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_64_127_6_8_n_0),
        .DOB(vga_memory_reg_64_127_6_8_n_1),
        .DOC(vga_memory_reg_64_127_6_8_n_2),
        .DOD(NLW_vga_memory_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_64_127_9_11
       (.ADDRA({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\blue[2]_i_108_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_64_127_9_11_n_0),
        .DOB(vga_memory_reg_64_127_9_11_n_1),
        .DOC(vga_memory_reg_64_127_9_11_n_2),
        .DOD(NLW_vga_memory_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6528_6591_0_2
       (.ADDRA({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6528_6591_0_2_n_0),
        .DOB(vga_memory_reg_6528_6591_0_2_n_1),
        .DOC(vga_memory_reg_6528_6591_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6528_6591_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6528_6591_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_6528_6591_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_6528_6591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6528_6591_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6528_6591_3_5_n_0),
        .DOB(vga_memory_reg_6528_6591_3_5_n_1),
        .DOC(vga_memory_reg_6528_6591_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6528_6591_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6528_6591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6528_6591_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6528_6591_6_8_n_0),
        .DOB(vga_memory_reg_6528_6591_6_8_n_1),
        .DOC(vga_memory_reg_6528_6591_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6528_6591_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6528_6591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6528_6591_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6528_6591_9_11_n_0),
        .DOB(vga_memory_reg_6528_6591_9_11_n_1),
        .DOC(vga_memory_reg_6528_6591_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6528_6591_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6528_6591_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6592_6655_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({\blue[2]_i_59_0 ,ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6592_6655_0_2_n_0),
        .DOB(vga_memory_reg_6592_6655_0_2_n_1),
        .DOC(vga_memory_reg_6592_6655_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6592_6655_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6592_6655_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_6592_6655_0_2_i_1
       (.I0(Q[25]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_6592_6655_0_2_i_2_n_0),
        .I5(vga_memory_reg_6592_6655_0_2_i_3_n_0),
        .O(vga_memory_reg_6592_6655_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_6592_6655_0_2_i_2
       (.I0(Q[22]),
        .I1(Q[21]),
        .O(vga_memory_reg_6592_6655_0_2_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_6592_6655_0_2_i_3
       (.I0(Q[26]),
        .I1(Q[24]),
        .O(vga_memory_reg_6592_6655_0_2_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6592_6655_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6592_6655_3_5_n_0),
        .DOB(vga_memory_reg_6592_6655_3_5_n_1),
        .DOC(vga_memory_reg_6592_6655_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6592_6655_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6592_6655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6592_6655_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6592_6655_6_8_n_0),
        .DOB(vga_memory_reg_6592_6655_6_8_n_1),
        .DOC(vga_memory_reg_6592_6655_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6592_6655_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6592_6655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6592_6655_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:2],\red[3]_i_60_1 [1:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:2],\red[3]_i_60_1 [1:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6592_6655_9_11_n_0),
        .DOB(vga_memory_reg_6592_6655_9_11_n_1),
        .DOC(vga_memory_reg_6592_6655_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6592_6655_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6592_6655_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6656_6719_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6656_6719_0_2_n_0),
        .DOB(vga_memory_reg_6656_6719_0_2_n_1),
        .DOC(vga_memory_reg_6656_6719_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6656_6719_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6656_6719_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_6656_6719_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_512_575_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[21]),
        .I5(Q[25]),
        .O(vga_memory_reg_6656_6719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6656_6719_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6656_6719_3_5_n_0),
        .DOB(vga_memory_reg_6656_6719_3_5_n_1),
        .DOC(vga_memory_reg_6656_6719_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6656_6719_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6656_6719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6656_6719_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6656_6719_6_8_n_0),
        .DOB(vga_memory_reg_6656_6719_6_8_n_1),
        .DOC(vga_memory_reg_6656_6719_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6656_6719_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6656_6719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6656_6719_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6656_6719_9_11_n_0),
        .DOB(vga_memory_reg_6656_6719_9_11_n_1),
        .DOC(vga_memory_reg_6656_6719_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6656_6719_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6656_6719_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6720_6783_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6720_6783_0_2_n_0),
        .DOB(vga_memory_reg_6720_6783_0_2_n_1),
        .DOC(vga_memory_reg_6720_6783_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6720_6783_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6720_6783_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_6720_6783_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_5696_5759_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_6720_6783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6720_6783_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6720_6783_3_5_n_0),
        .DOB(vga_memory_reg_6720_6783_3_5_n_1),
        .DOC(vga_memory_reg_6720_6783_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6720_6783_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6720_6783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6720_6783_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6720_6783_6_8_n_0),
        .DOB(vga_memory_reg_6720_6783_6_8_n_1),
        .DOC(vga_memory_reg_6720_6783_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6720_6783_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6720_6783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6720_6783_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6720_6783_9_11_n_0),
        .DOB(vga_memory_reg_6720_6783_9_11_n_1),
        .DOC(vga_memory_reg_6720_6783_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6720_6783_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6720_6783_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6784_6847_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6784_6847_0_2_n_0),
        .DOB(vga_memory_reg_6784_6847_0_2_n_1),
        .DOC(vga_memory_reg_6784_6847_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6784_6847_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6784_6847_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_6784_6847_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_6784_6847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6784_6847_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6784_6847_3_5_n_0),
        .DOB(vga_memory_reg_6784_6847_3_5_n_1),
        .DOC(vga_memory_reg_6784_6847_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6784_6847_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6784_6847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6784_6847_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6784_6847_6_8_n_0),
        .DOB(vga_memory_reg_6784_6847_6_8_n_1),
        .DOC(vga_memory_reg_6784_6847_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6784_6847_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6784_6847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6784_6847_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6784_6847_9_11_n_0),
        .DOB(vga_memory_reg_6784_6847_9_11_n_1),
        .DOC(vga_memory_reg_6784_6847_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6784_6847_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6784_6847_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6848_6911_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6848_6911_0_2_n_0),
        .DOB(vga_memory_reg_6848_6911_0_2_n_1),
        .DOC(vga_memory_reg_6848_6911_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6848_6911_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6848_6911_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_6848_6911_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6848_6911_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_6848_6911_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_6848_6911_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[23]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_6848_6911_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6848_6911_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6848_6911_3_5_n_0),
        .DOB(vga_memory_reg_6848_6911_3_5_n_1),
        .DOC(vga_memory_reg_6848_6911_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6848_6911_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6848_6911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6848_6911_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6848_6911_6_8_n_0),
        .DOB(vga_memory_reg_6848_6911_6_8_n_1),
        .DOC(vga_memory_reg_6848_6911_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6848_6911_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6848_6911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6848_6911_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6848_6911_9_11_n_0),
        .DOB(vga_memory_reg_6848_6911_9_11_n_1),
        .DOC(vga_memory_reg_6848_6911_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6848_6911_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6848_6911_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6912_6975_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2],\blue[2]_i_103_0 [1],ADDRA[0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2],\blue[2]_i_103_0 [1],ADDRA[0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6912_6975_0_2_n_0),
        .DOB(vga_memory_reg_6912_6975_0_2_n_1),
        .DOC(vga_memory_reg_6912_6975_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6912_6975_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6912_6975_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_6912_6975_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_832_895_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[22]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_6912_6975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6912_6975_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6912_6975_3_5_n_0),
        .DOB(vga_memory_reg_6912_6975_3_5_n_1),
        .DOC(vga_memory_reg_6912_6975_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6912_6975_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6912_6975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6912_6975_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6912_6975_6_8_n_0),
        .DOB(vga_memory_reg_6912_6975_6_8_n_1),
        .DOC(vga_memory_reg_6912_6975_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6912_6975_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6912_6975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6912_6975_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:1],\red[3]_i_60_1 [0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6912_6975_9_11_n_0),
        .DOB(vga_memory_reg_6912_6975_9_11_n_1),
        .DOC(vga_memory_reg_6912_6975_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6912_6975_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6912_6975_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_6976_7039_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6976_7039_0_2_n_0),
        .DOB(vga_memory_reg_6976_7039_0_2_n_1),
        .DOC(vga_memory_reg_6976_7039_0_2_n_2),
        .DOD(NLW_vga_memory_reg_6976_7039_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6976_7039_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_6976_7039_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6976_7039_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_6976_7039_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_6976_7039_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[23]),
        .I2(Q[18]),
        .I3(Q[20]),
        .O(vga_memory_reg_6976_7039_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_6976_7039_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6976_7039_3_5_n_0),
        .DOB(vga_memory_reg_6976_7039_3_5_n_1),
        .DOC(vga_memory_reg_6976_7039_3_5_n_2),
        .DOD(NLW_vga_memory_reg_6976_7039_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6976_7039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_6976_7039_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6976_7039_6_8_n_0),
        .DOB(vga_memory_reg_6976_7039_6_8_n_1),
        .DOC(vga_memory_reg_6976_7039_6_8_n_2),
        .DOD(NLW_vga_memory_reg_6976_7039_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6976_7039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_6976_7039_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_6976_7039_9_11_n_0),
        .DOB(vga_memory_reg_6976_7039_9_11_n_1),
        .DOC(vga_memory_reg_6976_7039_9_11_n_2),
        .DOD(NLW_vga_memory_reg_6976_7039_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_6976_7039_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7040_7103_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7040_7103_0_2_n_0),
        .DOB(vga_memory_reg_7040_7103_0_2_n_1),
        .DOC(vga_memory_reg_7040_7103_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7040_7103_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7040_7103_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_7040_7103_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_7040_7103_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[22]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_7040_7103_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_7040_7103_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[23]),
        .I2(Q[19]),
        .I3(Q[20]),
        .O(vga_memory_reg_7040_7103_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7040_7103_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7040_7103_3_5_n_0),
        .DOB(vga_memory_reg_7040_7103_3_5_n_1),
        .DOC(vga_memory_reg_7040_7103_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7040_7103_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7040_7103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7040_7103_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7040_7103_6_8_n_0),
        .DOB(vga_memory_reg_7040_7103_6_8_n_1),
        .DOC(vga_memory_reg_7040_7103_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7040_7103_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7040_7103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7040_7103_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7040_7103_9_11_n_0),
        .DOB(vga_memory_reg_7040_7103_9_11_n_1),
        .DOC(vga_memory_reg_7040_7103_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7040_7103_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7040_7103_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_704_767_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_704_767_0_2_n_0),
        .DOB(vga_memory_reg_704_767_0_2_n_1),
        .DOC(vga_memory_reg_704_767_0_2_n_2),
        .DOD(NLW_vga_memory_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_704_767_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[22]),
        .I4(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_704_767_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_704_767_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[19]),
        .O(vga_memory_reg_704_767_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_704_767_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_704_767_3_5_n_0),
        .DOB(vga_memory_reg_704_767_3_5_n_1),
        .DOC(vga_memory_reg_704_767_3_5_n_2),
        .DOD(NLW_vga_memory_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_704_767_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_704_767_6_8_n_0),
        .DOB(vga_memory_reg_704_767_6_8_n_1),
        .DOC(vga_memory_reg_704_767_6_8_n_2),
        .DOD(NLW_vga_memory_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_704_767_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_74_0 [3:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_704_767_9_11_n_0),
        .DOB(vga_memory_reg_704_767_9_11_n_1),
        .DOC(vga_memory_reg_704_767_9_11_n_2),
        .DOD(NLW_vga_memory_reg_704_767_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7104_7167_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3],ADDRA[2:0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7104_7167_0_2_n_0),
        .DOB(vga_memory_reg_7104_7167_0_2_n_1),
        .DOC(vga_memory_reg_7104_7167_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7104_7167_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7104_7167_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_7104_7167_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_7104_7167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7104_7167_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_86_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7104_7167_3_5_n_0),
        .DOB(vga_memory_reg_7104_7167_3_5_n_1),
        .DOC(vga_memory_reg_7104_7167_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7104_7167_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7104_7167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7104_7167_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7104_7167_6_8_n_0),
        .DOB(vga_memory_reg_7104_7167_6_8_n_1),
        .DOC(vga_memory_reg_7104_7167_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7104_7167_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7104_7167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7104_7167_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7104_7167_9_11_n_0),
        .DOB(vga_memory_reg_7104_7167_9_11_n_1),
        .DOC(vga_memory_reg_7104_7167_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7104_7167_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7104_7167_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7168_7231_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7168_7231_0_2_n_0),
        .DOB(vga_memory_reg_7168_7231_0_2_n_1),
        .DOC(vga_memory_reg_7168_7231_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7168_7231_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7168_7231_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_7168_7231_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[22]),
        .I5(Q[25]),
        .O(vga_memory_reg_7168_7231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7168_7231_3_5
       (.ADDRA({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7168_7231_3_5_n_0),
        .DOB(vga_memory_reg_7168_7231_3_5_n_1),
        .DOC(vga_memory_reg_7168_7231_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7168_7231_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7168_7231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7168_7231_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7168_7231_6_8_n_0),
        .DOB(vga_memory_reg_7168_7231_6_8_n_1),
        .DOC(vga_memory_reg_7168_7231_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7168_7231_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7168_7231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7168_7231_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7168_7231_9_11_n_0),
        .DOB(vga_memory_reg_7168_7231_9_11_n_1),
        .DOC(vga_memory_reg_7168_7231_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7168_7231_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7168_7231_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7232_7295_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7232_7295_0_2_n_0),
        .DOB(vga_memory_reg_7232_7295_0_2_n_1),
        .DOC(vga_memory_reg_7232_7295_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7232_7295_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7232_7295_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_7232_7295_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[22]),
        .I4(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_7232_7295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7232_7295_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_86_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7232_7295_3_5_n_0),
        .DOB(vga_memory_reg_7232_7295_3_5_n_1),
        .DOC(vga_memory_reg_7232_7295_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7232_7295_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7232_7295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7232_7295_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7232_7295_6_8_n_0),
        .DOB(vga_memory_reg_7232_7295_6_8_n_1),
        .DOC(vga_memory_reg_7232_7295_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7232_7295_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7232_7295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7232_7295_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7232_7295_9_11_n_0),
        .DOB(vga_memory_reg_7232_7295_9_11_n_1),
        .DOC(vga_memory_reg_7232_7295_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7232_7295_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7232_7295_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7296_7359_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7296_7359_0_2_n_0),
        .DOB(vga_memory_reg_7296_7359_0_2_n_1),
        .DOC(vga_memory_reg_7296_7359_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7296_7359_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7296_7359_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_7296_7359_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(vga_memory_reg_1216_1279_0_2_i_2_n_0),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_7296_7359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7296_7359_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7296_7359_3_5_n_0),
        .DOB(vga_memory_reg_7296_7359_3_5_n_1),
        .DOC(vga_memory_reg_7296_7359_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7296_7359_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7296_7359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7296_7359_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7296_7359_6_8_n_0),
        .DOB(vga_memory_reg_7296_7359_6_8_n_1),
        .DOC(vga_memory_reg_7296_7359_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7296_7359_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7296_7359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7296_7359_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7296_7359_9_11_n_0),
        .DOB(vga_memory_reg_7296_7359_9_11_n_1),
        .DOC(vga_memory_reg_7296_7359_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7296_7359_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7296_7359_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7360_7423_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 [3:1],ADDRA[0]}),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7360_7423_0_2_n_0),
        .DOB(vga_memory_reg_7360_7423_0_2_n_1),
        .DOC(vga_memory_reg_7360_7423_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7360_7423_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7360_7423_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_7360_7423_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(vga_memory_reg_6592_6655_0_2_i_3_n_0),
        .O(vga_memory_reg_7360_7423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7360_7423_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7360_7423_3_5_n_0),
        .DOB(vga_memory_reg_7360_7423_3_5_n_1),
        .DOC(vga_memory_reg_7360_7423_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7360_7423_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7360_7423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7360_7423_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7360_7423_6_8_n_0),
        .DOB(vga_memory_reg_7360_7423_6_8_n_1),
        .DOC(vga_memory_reg_7360_7423_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7360_7423_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7360_7423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7360_7423_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7360_7423_9_11_n_0),
        .DOB(vga_memory_reg_7360_7423_9_11_n_1),
        .DOC(vga_memory_reg_7360_7423_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7360_7423_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7360_7423_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7424_7487_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7424_7487_0_2_n_0),
        .DOB(vga_memory_reg_7424_7487_0_2_n_1),
        .DOC(vga_memory_reg_7424_7487_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7424_7487_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7424_7487_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_7424_7487_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_1344_1407_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_7424_7487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7424_7487_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7424_7487_3_5_n_0),
        .DOB(vga_memory_reg_7424_7487_3_5_n_1),
        .DOC(vga_memory_reg_7424_7487_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7424_7487_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7424_7487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7424_7487_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7424_7487_6_8_n_0),
        .DOB(vga_memory_reg_7424_7487_6_8_n_1),
        .DOC(vga_memory_reg_7424_7487_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7424_7487_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7424_7487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7424_7487_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7424_7487_9_11_n_0),
        .DOB(vga_memory_reg_7424_7487_9_11_n_1),
        .DOC(vga_memory_reg_7424_7487_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7424_7487_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7424_7487_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7488_7551_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7488_7551_0_2_n_0),
        .DOB(vga_memory_reg_7488_7551_0_2_n_1),
        .DOC(vga_memory_reg_7488_7551_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7488_7551_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7488_7551_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_7488_7551_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(vga_memory_reg_6592_6655_0_2_i_3_n_0),
        .O(vga_memory_reg_7488_7551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7488_7551_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7488_7551_3_5_n_0),
        .DOB(vga_memory_reg_7488_7551_3_5_n_1),
        .DOC(vga_memory_reg_7488_7551_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7488_7551_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7488_7551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7488_7551_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7488_7551_6_8_n_0),
        .DOB(vga_memory_reg_7488_7551_6_8_n_1),
        .DOC(vga_memory_reg_7488_7551_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7488_7551_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7488_7551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7488_7551_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7488_7551_9_11_n_0),
        .DOB(vga_memory_reg_7488_7551_9_11_n_1),
        .DOC(vga_memory_reg_7488_7551_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7488_7551_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7488_7551_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7552_7615_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7552_7615_0_2_n_0),
        .DOB(vga_memory_reg_7552_7615_0_2_n_1),
        .DOC(vga_memory_reg_7552_7615_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7552_7615_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7552_7615_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_7552_7615_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[18]),
        .I4(Q[21]),
        .I5(vga_memory_reg_6592_6655_0_2_i_3_n_0),
        .O(vga_memory_reg_7552_7615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7552_7615_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7552_7615_3_5_n_0),
        .DOB(vga_memory_reg_7552_7615_3_5_n_1),
        .DOC(vga_memory_reg_7552_7615_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7552_7615_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7552_7615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7552_7615_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7552_7615_6_8_n_0),
        .DOB(vga_memory_reg_7552_7615_6_8_n_1),
        .DOC(vga_memory_reg_7552_7615_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7552_7615_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7552_7615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7552_7615_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7552_7615_9_11_n_0),
        .DOB(vga_memory_reg_7552_7615_9_11_n_1),
        .DOC(vga_memory_reg_7552_7615_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7552_7615_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7552_7615_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7616_7679_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7616_7679_0_2_n_0),
        .DOB(vga_memory_reg_7616_7679_0_2_n_1),
        .DOC(vga_memory_reg_7616_7679_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7616_7679_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7616_7679_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_7616_7679_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1472_1535_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_7616_7679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7616_7679_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_72_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7616_7679_3_5_n_0),
        .DOB(vga_memory_reg_7616_7679_3_5_n_1),
        .DOC(vga_memory_reg_7616_7679_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7616_7679_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7616_7679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7616_7679_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_80_0 [1],\red[0]_i_74_0 [2:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7616_7679_6_8_n_0),
        .DOB(vga_memory_reg_7616_7679_6_8_n_1),
        .DOC(vga_memory_reg_7616_7679_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7616_7679_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7616_7679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7616_7679_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7616_7679_9_11_n_0),
        .DOB(vga_memory_reg_7616_7679_9_11_n_1),
        .DOC(vga_memory_reg_7616_7679_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7616_7679_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7616_7679_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7680_7743_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7680_7743_0_2_n_0),
        .DOB(vga_memory_reg_7680_7743_0_2_n_1),
        .DOC(vga_memory_reg_7680_7743_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7680_7743_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7680_7743_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_7680_7743_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_6336_6399_0_2_i_2_n_0),
        .I2(vga_memory_reg_1536_1599_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_7680_7743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7680_7743_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7680_7743_3_5_n_0),
        .DOB(vga_memory_reg_7680_7743_3_5_n_1),
        .DOC(vga_memory_reg_7680_7743_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7680_7743_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7680_7743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7680_7743_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7680_7743_6_8_n_0),
        .DOB(vga_memory_reg_7680_7743_6_8_n_1),
        .DOC(vga_memory_reg_7680_7743_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7680_7743_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7680_7743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7680_7743_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7680_7743_9_11_n_0),
        .DOB(vga_memory_reg_7680_7743_9_11_n_1),
        .DOC(vga_memory_reg_7680_7743_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7680_7743_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7680_7743_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_768_831_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_768_831_0_2_n_0),
        .DOB(vga_memory_reg_768_831_0_2_n_1),
        .DOC(vga_memory_reg_768_831_0_2_n_2),
        .DOD(NLW_vga_memory_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    vga_memory_reg_768_831_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(vga_memory_reg_192_255_0_2_i_4_n_0),
        .O(vga_memory_reg_768_831_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    vga_memory_reg_768_831_0_2_i_2
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(vga_memory_reg_768_831_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_768_831_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_768_831_3_5_n_0),
        .DOB(vga_memory_reg_768_831_3_5_n_1),
        .DOC(vga_memory_reg_768_831_3_5_n_2),
        .DOD(NLW_vga_memory_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_768_831_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_768_831_6_8_n_0),
        .DOB(vga_memory_reg_768_831_6_8_n_1),
        .DOC(vga_memory_reg_768_831_6_8_n_2),
        .DOD(NLW_vga_memory_reg_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_768_831_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_768_831_9_11_n_0),
        .DOB(vga_memory_reg_768_831_9_11_n_1),
        .DOC(vga_memory_reg_768_831_9_11_n_2),
        .DOD(NLW_vga_memory_reg_768_831_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7744_7807_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7744_7807_0_2_n_0),
        .DOB(vga_memory_reg_7744_7807_0_2_n_1),
        .DOC(vga_memory_reg_7744_7807_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7744_7807_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7744_7807_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_7744_7807_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[21]),
        .I4(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I5(vga_memory_reg_6592_6655_0_2_i_3_n_0),
        .O(vga_memory_reg_7744_7807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7744_7807_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3],\green[1]_i_80_0 ,\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7744_7807_3_5_n_0),
        .DOB(vga_memory_reg_7744_7807_3_5_n_1),
        .DOC(vga_memory_reg_7744_7807_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7744_7807_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7744_7807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7744_7807_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7744_7807_6_8_n_0),
        .DOB(vga_memory_reg_7744_7807_6_8_n_1),
        .DOC(vga_memory_reg_7744_7807_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7744_7807_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7744_7807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7744_7807_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7744_7807_9_11_n_0),
        .DOB(vga_memory_reg_7744_7807_9_11_n_1),
        .DOC(vga_memory_reg_7744_7807_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7744_7807_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7744_7807_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7808_7871_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7808_7871_0_2_n_0),
        .DOB(vga_memory_reg_7808_7871_0_2_n_1),
        .DOC(vga_memory_reg_7808_7871_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7808_7871_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7808_7871_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_7808_7871_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_7808_7871_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[20]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(vga_memory_reg_7808_7871_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_7808_7871_0_2_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[19]),
        .I3(Q[21]),
        .O(vga_memory_reg_7808_7871_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7808_7871_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7808_7871_3_5_n_0),
        .DOB(vga_memory_reg_7808_7871_3_5_n_1),
        .DOC(vga_memory_reg_7808_7871_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7808_7871_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7808_7871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7808_7871_6_8
       (.ADDRA({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7808_7871_6_8_n_0),
        .DOB(vga_memory_reg_7808_7871_6_8_n_1),
        .DOC(vga_memory_reg_7808_7871_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7808_7871_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7808_7871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7808_7871_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7808_7871_9_11_n_0),
        .DOB(vga_memory_reg_7808_7871_9_11_n_1),
        .DOC(vga_memory_reg_7808_7871_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7808_7871_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7808_7871_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7872_7935_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7872_7935_0_2_n_0),
        .DOB(vga_memory_reg_7872_7935_0_2_n_1),
        .DOC(vga_memory_reg_7872_7935_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7872_7935_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7872_7935_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_7872_7935_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1728_1791_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_7872_7935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7872_7935_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7872_7935_3_5_n_0),
        .DOB(vga_memory_reg_7872_7935_3_5_n_1),
        .DOC(vga_memory_reg_7872_7935_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7872_7935_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7872_7935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7872_7935_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_80_0 [2],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7872_7935_6_8_n_0),
        .DOB(vga_memory_reg_7872_7935_6_8_n_1),
        .DOC(vga_memory_reg_7872_7935_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7872_7935_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7872_7935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7872_7935_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7872_7935_9_11_n_0),
        .DOB(vga_memory_reg_7872_7935_9_11_n_1),
        .DOC(vga_memory_reg_7872_7935_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7872_7935_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7872_7935_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_7936_7999_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7936_7999_0_2_n_0),
        .DOB(vga_memory_reg_7936_7999_0_2_n_1),
        .DOC(vga_memory_reg_7936_7999_0_2_n_2),
        .DOD(NLW_vga_memory_reg_7936_7999_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7936_7999_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    vga_memory_reg_7936_7999_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_3136_3199_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I5(vga_memory_reg_6592_6655_0_2_i_3_n_0),
        .O(vga_memory_reg_7936_7999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_7936_7999_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1],\green[1]_i_72_0 [0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7936_7999_3_5_n_0),
        .DOB(vga_memory_reg_7936_7999_3_5_n_1),
        .DOC(vga_memory_reg_7936_7999_3_5_n_2),
        .DOD(NLW_vga_memory_reg_7936_7999_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7936_7999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_7936_7999_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7936_7999_6_8_n_0),
        .DOB(vga_memory_reg_7936_7999_6_8_n_1),
        .DOC(vga_memory_reg_7936_7999_6_8_n_2),
        .DOD(NLW_vga_memory_reg_7936_7999_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7936_7999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_7936_7999_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_7936_7999_9_11_n_0),
        .DOB(vga_memory_reg_7936_7999_9_11_n_1),
        .DOC(vga_memory_reg_7936_7999_9_11_n_2),
        .DOD(NLW_vga_memory_reg_7936_7999_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_7936_7999_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8000_8063_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8000_8063_0_2_n_0),
        .DOB(vga_memory_reg_8000_8063_0_2_n_1),
        .DOC(vga_memory_reg_8000_8063_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8000_8063_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8000_8063_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_8000_8063_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[19]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_8000_8063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8000_8063_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8000_8063_3_5_n_0),
        .DOB(vga_memory_reg_8000_8063_3_5_n_1),
        .DOC(vga_memory_reg_8000_8063_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8000_8063_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8000_8063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8000_8063_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8000_8063_6_8_n_0),
        .DOB(vga_memory_reg_8000_8063_6_8_n_1),
        .DOC(vga_memory_reg_8000_8063_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8000_8063_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8000_8063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8000_8063_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8000_8063_9_11_n_0),
        .DOB(vga_memory_reg_8000_8063_9_11_n_1),
        .DOC(vga_memory_reg_8000_8063_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8000_8063_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8000_8063_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8064_8127_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8064_8127_0_2_n_0),
        .DOB(vga_memory_reg_8064_8127_0_2_n_1),
        .DOC(vga_memory_reg_8064_8127_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8064_8127_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8064_8127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    vga_memory_reg_8064_8127_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[26]),
        .I3(Q[18]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_8064_8127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8064_8127_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8064_8127_3_5_n_0),
        .DOB(vga_memory_reg_8064_8127_3_5_n_1),
        .DOC(vga_memory_reg_8064_8127_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8064_8127_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8064_8127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8064_8127_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8064_8127_6_8_n_0),
        .DOB(vga_memory_reg_8064_8127_6_8_n_1),
        .DOC(vga_memory_reg_8064_8127_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8064_8127_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8064_8127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8064_8127_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8064_8127_9_11_n_0),
        .DOB(vga_memory_reg_8064_8127_9_11_n_1),
        .DOC(vga_memory_reg_8064_8127_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8064_8127_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8064_8127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8128_8191_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(ADDRD),
        .DIA(\blue[2]_i_84_0 ),
        .DIB(\blue[2]_i_84_1 ),
        .DIC(\blue[2]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8128_8191_0_2_n_0),
        .DOB(vga_memory_reg_8128_8191_0_2_n_1),
        .DOC(vga_memory_reg_8128_8191_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8128_8191_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8128_8191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    vga_memory_reg_8128_8191_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[24]),
        .I3(Q[26]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_8128_8191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8128_8191_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_84_3 ),
        .DIA(\green[1]_i_84_0 ),
        .DIB(\green[1]_i_84_1 ),
        .DIC(\green[1]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8128_8191_3_5_n_0),
        .DOB(vga_memory_reg_8128_8191_3_5_n_1),
        .DOC(vga_memory_reg_8128_8191_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8128_8191_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8128_8191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8128_8191_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_84_3 ),
        .DIA(\red[0]_i_84_0 ),
        .DIB(\red[0]_i_84_1 ),
        .DIC(\red[0]_i_84_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8128_8191_6_8_n_0),
        .DOB(vga_memory_reg_8128_8191_6_8_n_1),
        .DOC(vga_memory_reg_8128_8191_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8128_8191_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8128_8191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8128_8191_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_88_3 ),
        .DIA(\red[3]_i_88_0 ),
        .DIB(\red[3]_i_88_1 ),
        .DIC(\red[3]_i_88_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8128_8191_9_11_n_0),
        .DOB(vga_memory_reg_8128_8191_9_11_n_1),
        .DOC(vga_memory_reg_8128_8191_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8128_8191_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8128_8191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "8255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8192_8255_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8192_8255_0_2_n_0),
        .DOB(vga_memory_reg_8192_8255_0_2_n_1),
        .DOC(vga_memory_reg_8192_8255_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8192_8255_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8192_8255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    vga_memory_reg_8192_8255_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(vga_memory_reg_8192_8255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "8255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8192_8255_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8192_8255_3_5_n_0),
        .DOB(vga_memory_reg_8192_8255_3_5_n_1),
        .DOC(vga_memory_reg_8192_8255_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8192_8255_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8192_8255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "8255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8192_8255_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:2],\red[0]_i_93_0 [1],\red[0]_i_74_0 [0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:2],\red[0]_i_93_0 [1],\red[0]_i_74_0 [0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8192_8255_6_8_n_0),
        .DOB(vga_memory_reg_8192_8255_6_8_n_1),
        .DOC(vga_memory_reg_8192_8255_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8192_8255_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8192_8255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "8255" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8192_8255_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8192_8255_9_11_n_0),
        .DOB(vga_memory_reg_8192_8255_9_11_n_1),
        .DOC(vga_memory_reg_8192_8255_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8192_8255_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8192_8255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8256" *) 
  (* ram_addr_end = "8319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8256_8319_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8256_8319_0_2_n_0),
        .DOB(vga_memory_reg_8256_8319_0_2_n_1),
        .DOC(vga_memory_reg_8256_8319_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8256_8319_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8256_8319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_8256_8319_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_64_127_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_8256_8319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8256" *) 
  (* ram_addr_end = "8319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8256_8319_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8256_8319_3_5_n_0),
        .DOB(vga_memory_reg_8256_8319_3_5_n_1),
        .DOC(vga_memory_reg_8256_8319_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8256_8319_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8256_8319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8256" *) 
  (* ram_addr_end = "8319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8256_8319_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8256_8319_6_8_n_0),
        .DOB(vga_memory_reg_8256_8319_6_8_n_1),
        .DOC(vga_memory_reg_8256_8319_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8256_8319_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8256_8319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8256" *) 
  (* ram_addr_end = "8319" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8256_8319_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8256_8319_9_11_n_0),
        .DOB(vga_memory_reg_8256_8319_9_11_n_1),
        .DOC(vga_memory_reg_8256_8319_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8256_8319_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8256_8319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8320" *) 
  (* ram_addr_end = "8383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8320_8383_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8320_8383_0_2_n_0),
        .DOB(vga_memory_reg_8320_8383_0_2_n_1),
        .DOC(vga_memory_reg_8320_8383_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8320_8383_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8320_8383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_8320_8383_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_128_191_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_8320_8383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8320" *) 
  (* ram_addr_end = "8383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8320_8383_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8320_8383_3_5_n_0),
        .DOB(vga_memory_reg_8320_8383_3_5_n_1),
        .DOC(vga_memory_reg_8320_8383_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8320_8383_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8320_8383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8320" *) 
  (* ram_addr_end = "8383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8320_8383_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8320_8383_6_8_n_0),
        .DOB(vga_memory_reg_8320_8383_6_8_n_1),
        .DOC(vga_memory_reg_8320_8383_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8320_8383_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8320_8383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8320" *) 
  (* ram_addr_end = "8383" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8320_8383_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8320_8383_9_11_n_0),
        .DOB(vga_memory_reg_8320_8383_9_11_n_1),
        .DOC(vga_memory_reg_8320_8383_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8320_8383_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8320_8383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_832_895_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_832_895_0_2_n_0),
        .DOB(vga_memory_reg_832_895_0_2_n_1),
        .DOC(vga_memory_reg_832_895_0_2_n_2),
        .DOD(NLW_vga_memory_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_832_895_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(vga_memory_reg_832_895_0_2_i_2_n_0),
        .I5(vga_memory_reg_448_511_0_2_i_3_n_0),
        .O(vga_memory_reg_832_895_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_832_895_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(vga_memory_reg_832_895_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_832_895_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_832_895_3_5_n_0),
        .DOB(vga_memory_reg_832_895_3_5_n_1),
        .DOC(vga_memory_reg_832_895_3_5_n_2),
        .DOD(NLW_vga_memory_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_832_895_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_832_895_6_8_n_0),
        .DOB(vga_memory_reg_832_895_6_8_n_1),
        .DOC(vga_memory_reg_832_895_6_8_n_2),
        .DOD(NLW_vga_memory_reg_832_895_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_832_895_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_832_895_9_11_n_0),
        .DOB(vga_memory_reg_832_895_9_11_n_1),
        .DOC(vga_memory_reg_832_895_9_11_n_2),
        .DOD(NLW_vga_memory_reg_832_895_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8384" *) 
  (* ram_addr_end = "8447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8384_8447_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8384_8447_0_2_n_0),
        .DOB(vga_memory_reg_8384_8447_0_2_n_1),
        .DOC(vga_memory_reg_8384_8447_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8384_8447_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8384_8447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_8384_8447_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_8384_8447_0_2_i_2_n_0),
        .I2(Q[19]),
        .I3(Q[25]),
        .I4(Q[18]),
        .I5(Q[24]),
        .O(vga_memory_reg_8384_8447_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_8384_8447_0_2_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .O(vga_memory_reg_8384_8447_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8384" *) 
  (* ram_addr_end = "8447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8384_8447_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8384_8447_3_5_n_0),
        .DOB(vga_memory_reg_8384_8447_3_5_n_1),
        .DOC(vga_memory_reg_8384_8447_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8384_8447_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8384_8447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8384" *) 
  (* ram_addr_end = "8447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8384_8447_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8384_8447_6_8_n_0),
        .DOB(vga_memory_reg_8384_8447_6_8_n_1),
        .DOC(vga_memory_reg_8384_8447_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8384_8447_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8384_8447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8384" *) 
  (* ram_addr_end = "8447" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8384_8447_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_87_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8384_8447_9_11_n_0),
        .DOB(vga_memory_reg_8384_8447_9_11_n_1),
        .DOC(vga_memory_reg_8384_8447_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8384_8447_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8384_8447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8448" *) 
  (* ram_addr_end = "8511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8448_8511_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8448_8511_0_2_n_0),
        .DOB(vga_memory_reg_8448_8511_0_2_n_1),
        .DOC(vga_memory_reg_8448_8511_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8448_8511_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8448_8511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_8448_8511_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_256_319_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_8448_8511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8448" *) 
  (* ram_addr_end = "8511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8448_8511_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8448_8511_3_5_n_0),
        .DOB(vga_memory_reg_8448_8511_3_5_n_1),
        .DOC(vga_memory_reg_8448_8511_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8448_8511_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8448_8511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8448" *) 
  (* ram_addr_end = "8511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8448_8511_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8448_8511_6_8_n_0),
        .DOB(vga_memory_reg_8448_8511_6_8_n_1),
        .DOC(vga_memory_reg_8448_8511_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8448_8511_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8448_8511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8448" *) 
  (* ram_addr_end = "8511" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8448_8511_9_11
       (.ADDRA({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_87_0 [4],ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8448_8511_9_11_n_0),
        .DOB(vga_memory_reg_8448_8511_9_11_n_1),
        .DOC(vga_memory_reg_8448_8511_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8448_8511_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8448_8511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8512" *) 
  (* ram_addr_end = "8575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8512_8575_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8512_8575_0_2_n_0),
        .DOB(vga_memory_reg_8512_8575_0_2_n_1),
        .DOC(vga_memory_reg_8512_8575_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8512_8575_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8512_8575_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_8512_8575_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_8512_8575_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[25]),
        .I4(Q[18]),
        .I5(Q[24]),
        .O(vga_memory_reg_8512_8575_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_8512_8575_0_2_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[19]),
        .I3(Q[21]),
        .O(vga_memory_reg_8512_8575_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8512" *) 
  (* ram_addr_end = "8575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8512_8575_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8512_8575_3_5_n_0),
        .DOB(vga_memory_reg_8512_8575_3_5_n_1),
        .DOC(vga_memory_reg_8512_8575_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8512_8575_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8512_8575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8512" *) 
  (* ram_addr_end = "8575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8512_8575_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8512_8575_6_8_n_0),
        .DOB(vga_memory_reg_8512_8575_6_8_n_1),
        .DOC(vga_memory_reg_8512_8575_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8512_8575_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8512_8575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8512" *) 
  (* ram_addr_end = "8575" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8512_8575_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8512_8575_9_11_n_0),
        .DOB(vga_memory_reg_8512_8575_9_11_n_1),
        .DOC(vga_memory_reg_8512_8575_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8512_8575_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8512_8575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8576" *) 
  (* ram_addr_end = "8639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8576_8639_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8576_8639_0_2_n_0),
        .DOB(vga_memory_reg_8576_8639_0_2_n_1),
        .DOC(vga_memory_reg_8576_8639_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8576_8639_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8576_8639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_8576_8639_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_4480_4543_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[25]),
        .I4(Q[19]),
        .I5(Q[24]),
        .O(vga_memory_reg_8576_8639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8576" *) 
  (* ram_addr_end = "8639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8576_8639_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8576_8639_3_5_n_0),
        .DOB(vga_memory_reg_8576_8639_3_5_n_1),
        .DOC(vga_memory_reg_8576_8639_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8576_8639_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8576_8639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8576" *) 
  (* ram_addr_end = "8639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8576_8639_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8576_8639_6_8_n_0),
        .DOB(vga_memory_reg_8576_8639_6_8_n_1),
        .DOC(vga_memory_reg_8576_8639_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8576_8639_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8576_8639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8576" *) 
  (* ram_addr_end = "8639" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8576_8639_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8576_8639_9_11_n_0),
        .DOB(vga_memory_reg_8576_8639_9_11_n_1),
        .DOC(vga_memory_reg_8576_8639_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8576_8639_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8576_8639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8640" *) 
  (* ram_addr_end = "8703" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8640_8703_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8640_8703_0_2_n_0),
        .DOB(vga_memory_reg_8640_8703_0_2_n_1),
        .DOC(vga_memory_reg_8640_8703_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8640_8703_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8640_8703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_8640_8703_0_2_i_1
       (.I0(Q[24]),
        .I1(Q[20]),
        .I2(Q[25]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I5(vga_memory_reg_4544_4607_0_2_i_2_n_0),
        .O(vga_memory_reg_8640_8703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8640" *) 
  (* ram_addr_end = "8703" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8640_8703_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8640_8703_3_5_n_0),
        .DOB(vga_memory_reg_8640_8703_3_5_n_1),
        .DOC(vga_memory_reg_8640_8703_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8640_8703_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8640_8703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8640" *) 
  (* ram_addr_end = "8703" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8640_8703_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8640_8703_6_8_n_0),
        .DOB(vga_memory_reg_8640_8703_6_8_n_1),
        .DOC(vga_memory_reg_8640_8703_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8640_8703_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8640_8703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8640" *) 
  (* ram_addr_end = "8703" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8640_8703_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8640_8703_9_11_n_0),
        .DOB(vga_memory_reg_8640_8703_9_11_n_1),
        .DOC(vga_memory_reg_8640_8703_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8640_8703_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8640_8703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8704" *) 
  (* ram_addr_end = "8767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8704_8767_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8704_8767_0_2_n_0),
        .DOB(vga_memory_reg_8704_8767_0_2_n_1),
        .DOC(vga_memory_reg_8704_8767_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8704_8767_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8704_8767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_8704_8767_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_512_575_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_8704_8767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8704" *) 
  (* ram_addr_end = "8767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8704_8767_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8704_8767_3_5_n_0),
        .DOB(vga_memory_reg_8704_8767_3_5_n_1),
        .DOC(vga_memory_reg_8704_8767_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8704_8767_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8704_8767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8704" *) 
  (* ram_addr_end = "8767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8704_8767_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8704_8767_6_8_n_0),
        .DOB(vga_memory_reg_8704_8767_6_8_n_1),
        .DOC(vga_memory_reg_8704_8767_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8704_8767_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8704_8767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8704" *) 
  (* ram_addr_end = "8767" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8704_8767_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8704_8767_9_11_n_0),
        .DOB(vga_memory_reg_8704_8767_9_11_n_1),
        .DOC(vga_memory_reg_8704_8767_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8704_8767_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8704_8767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8768" *) 
  (* ram_addr_end = "8831" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8768_8831_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8768_8831_0_2_n_0),
        .DOB(vga_memory_reg_8768_8831_0_2_n_1),
        .DOC(vga_memory_reg_8768_8831_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8768_8831_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8768_8831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_8768_8831_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I3(vga_memory_reg_8768_8831_0_2_i_2_n_0),
        .I4(Q[18]),
        .I5(Q[24]),
        .O(vga_memory_reg_8768_8831_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_8768_8831_0_2_i_2
       (.I0(Q[25]),
        .I1(Q[21]),
        .O(vga_memory_reg_8768_8831_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8768" *) 
  (* ram_addr_end = "8831" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8768_8831_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8768_8831_3_5_n_0),
        .DOB(vga_memory_reg_8768_8831_3_5_n_1),
        .DOC(vga_memory_reg_8768_8831_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8768_8831_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8768_8831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8768" *) 
  (* ram_addr_end = "8831" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8768_8831_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8768_8831_6_8_n_0),
        .DOB(vga_memory_reg_8768_8831_6_8_n_1),
        .DOC(vga_memory_reg_8768_8831_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8768_8831_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8768_8831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8768" *) 
  (* ram_addr_end = "8831" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8768_8831_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8768_8831_9_11_n_0),
        .DOB(vga_memory_reg_8768_8831_9_11_n_1),
        .DOC(vga_memory_reg_8768_8831_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8768_8831_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8768_8831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8832" *) 
  (* ram_addr_end = "8895" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8832_8895_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8832_8895_0_2_n_0),
        .DOB(vga_memory_reg_8832_8895_0_2_n_1),
        .DOC(vga_memory_reg_8832_8895_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8832_8895_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8832_8895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_8832_8895_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_640_703_0_2_i_2_n_0),
        .I3(vga_memory_reg_8768_8831_0_2_i_2_n_0),
        .I4(Q[19]),
        .I5(Q[24]),
        .O(vga_memory_reg_8832_8895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8832" *) 
  (* ram_addr_end = "8895" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8832_8895_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8832_8895_3_5_n_0),
        .DOB(vga_memory_reg_8832_8895_3_5_n_1),
        .DOC(vga_memory_reg_8832_8895_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8832_8895_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8832_8895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8832" *) 
  (* ram_addr_end = "8895" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8832_8895_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8832_8895_6_8_n_0),
        .DOB(vga_memory_reg_8832_8895_6_8_n_1),
        .DOC(vga_memory_reg_8832_8895_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8832_8895_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8832_8895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8832" *) 
  (* ram_addr_end = "8895" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8832_8895_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8832_8895_9_11_n_0),
        .DOB(vga_memory_reg_8832_8895_9_11_n_1),
        .DOC(vga_memory_reg_8832_8895_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8832_8895_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8832_8895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8896" *) 
  (* ram_addr_end = "8959" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8896_8959_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8896_8959_0_2_n_0),
        .DOB(vga_memory_reg_8896_8959_0_2_n_1),
        .DOC(vga_memory_reg_8896_8959_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8896_8959_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8896_8959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_8896_8959_0_2_i_1
       (.I0(Q[24]),
        .I1(Q[21]),
        .I2(Q[25]),
        .I3(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I4(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_8896_8959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8896" *) 
  (* ram_addr_end = "8959" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8896_8959_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8896_8959_3_5_n_0),
        .DOB(vga_memory_reg_8896_8959_3_5_n_1),
        .DOC(vga_memory_reg_8896_8959_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8896_8959_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8896_8959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8896" *) 
  (* ram_addr_end = "8959" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8896_8959_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8896_8959_6_8_n_0),
        .DOB(vga_memory_reg_8896_8959_6_8_n_1),
        .DOC(vga_memory_reg_8896_8959_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8896_8959_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8896_8959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8896" *) 
  (* ram_addr_end = "8959" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8896_8959_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8896_8959_9_11_n_0),
        .DOB(vga_memory_reg_8896_8959_9_11_n_1),
        .DOC(vga_memory_reg_8896_8959_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8896_8959_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8896_8959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8960" *) 
  (* ram_addr_end = "9023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_8960_9023_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8960_9023_0_2_n_0),
        .DOB(vga_memory_reg_8960_9023_0_2_n_1),
        .DOC(vga_memory_reg_8960_9023_0_2_n_2),
        .DOD(NLW_vga_memory_reg_8960_9023_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8960_9023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_8960_9023_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(vga_memory_reg_8768_8831_0_2_i_2_n_0),
        .I4(Q[20]),
        .I5(Q[24]),
        .O(vga_memory_reg_8960_9023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8960" *) 
  (* ram_addr_end = "9023" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_8960_9023_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8960_9023_3_5_n_0),
        .DOB(vga_memory_reg_8960_9023_3_5_n_1),
        .DOC(vga_memory_reg_8960_9023_3_5_n_2),
        .DOD(NLW_vga_memory_reg_8960_9023_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8960_9023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8960" *) 
  (* ram_addr_end = "9023" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_8960_9023_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8960_9023_6_8_n_0),
        .DOB(vga_memory_reg_8960_9023_6_8_n_1),
        .DOC(vga_memory_reg_8960_9023_6_8_n_2),
        .DOD(NLW_vga_memory_reg_8960_9023_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8960_9023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "8960" *) 
  (* ram_addr_end = "9023" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_8960_9023_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2],\red[3]_i_99_0 [1],\red[3]_i_87_0 [0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2],\red[3]_i_99_0 [1],\red[3]_i_87_0 [0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2],\red[3]_i_99_0 [1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_8960_9023_9_11_n_0),
        .DOB(vga_memory_reg_8960_9023_9_11_n_1),
        .DOC(vga_memory_reg_8960_9023_9_11_n_2),
        .DOD(NLW_vga_memory_reg_8960_9023_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_8960_9023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_896_959_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_896_959_0_2_n_0),
        .DOB(vga_memory_reg_896_959_0_2_n_1),
        .DOC(vga_memory_reg_896_959_0_2_n_2),
        .DOD(NLW_vga_memory_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vga_memory_reg_896_959_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_448_511_0_2_i_2_n_0),
        .I2(Q[18]),
        .I3(Q[22]),
        .I4(vga_memory_reg_832_895_0_2_i_2_n_0),
        .I5(vga_memory_reg_896_959_0_2_i_2_n_0),
        .O(vga_memory_reg_896_959_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    vga_memory_reg_896_959_0_2_i_2
       (.I0(Q[25]),
        .I1(Q[19]),
        .O(vga_memory_reg_896_959_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_896_959_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_896_959_3_5_n_0),
        .DOB(vga_memory_reg_896_959_3_5_n_1),
        .DOC(vga_memory_reg_896_959_3_5_n_2),
        .DOD(NLW_vga_memory_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_896_959_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_896_959_6_8_n_0),
        .DOB(vga_memory_reg_896_959_6_8_n_1),
        .DOC(vga_memory_reg_896_959_6_8_n_2),
        .DOD(NLW_vga_memory_reg_896_959_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_896_959_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_896_959_9_11_n_0),
        .DOB(vga_memory_reg_896_959_9_11_n_1),
        .DOC(vga_memory_reg_896_959_9_11_n_2),
        .DOD(NLW_vga_memory_reg_896_959_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9024" *) 
  (* ram_addr_end = "9087" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9024_9087_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9024_9087_0_2_n_0),
        .DOB(vga_memory_reg_9024_9087_0_2_n_1),
        .DOC(vga_memory_reg_9024_9087_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9024_9087_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9024_9087_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_9024_9087_0_2_i_1
       (.I0(Q[24]),
        .I1(Q[21]),
        .I2(Q[25]),
        .I3(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I4(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_9024_9087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9024" *) 
  (* ram_addr_end = "9087" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9024_9087_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9024_9087_3_5_n_0),
        .DOB(vga_memory_reg_9024_9087_3_5_n_1),
        .DOC(vga_memory_reg_9024_9087_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9024_9087_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9024_9087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9024" *) 
  (* ram_addr_end = "9087" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9024_9087_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9024_9087_6_8_n_0),
        .DOB(vga_memory_reg_9024_9087_6_8_n_1),
        .DOC(vga_memory_reg_9024_9087_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9024_9087_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9024_9087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9024" *) 
  (* ram_addr_end = "9087" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9024_9087_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2],\red[3]_i_99_0 [1],\red[3]_i_87_0 [0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2],\red[3]_i_99_0 [1],\red[3]_i_87_0 [0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2],\red[3]_i_99_0 [1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9024_9087_9_11_n_0),
        .DOB(vga_memory_reg_9024_9087_9_11_n_1),
        .DOC(vga_memory_reg_9024_9087_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9024_9087_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9024_9087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9088" *) 
  (* ram_addr_end = "9151" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9088_9151_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9088_9151_0_2_n_0),
        .DOB(vga_memory_reg_9088_9151_0_2_n_1),
        .DOC(vga_memory_reg_9088_9151_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9088_9151_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9088_9151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    vga_memory_reg_9088_9151_0_2_i_1
       (.I0(Q[24]),
        .I1(Q[21]),
        .I2(Q[25]),
        .I3(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I4(vga_memory_reg_192_255_0_2_i_2_n_0),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_9088_9151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9088" *) 
  (* ram_addr_end = "9151" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9088_9151_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9088_9151_3_5_n_0),
        .DOB(vga_memory_reg_9088_9151_3_5_n_1),
        .DOC(vga_memory_reg_9088_9151_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9088_9151_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9088_9151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9088" *) 
  (* ram_addr_end = "9151" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9088_9151_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9088_9151_6_8_n_0),
        .DOB(vga_memory_reg_9088_9151_6_8_n_1),
        .DOC(vga_memory_reg_9088_9151_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9088_9151_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9088_9151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9088" *) 
  (* ram_addr_end = "9151" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9088_9151_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3],\red[3]_i_87_0 [2:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9088_9151_9_11_n_0),
        .DOB(vga_memory_reg_9088_9151_9_11_n_1),
        .DOC(vga_memory_reg_9088_9151_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9088_9151_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9088_9151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9152" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9152_9215_0_2
       (.ADDRA({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRB({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_103_0 }),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9152_9215_0_2_n_0),
        .DOB(vga_memory_reg_9152_9215_0_2_n_1),
        .DOC(vga_memory_reg_9152_9215_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9152_9215_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9152_9215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_9152_9215_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(vga_memory_reg_9152_9215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9152" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9152_9215_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9152_9215_3_5_n_0),
        .DOB(vga_memory_reg_9152_9215_3_5_n_1),
        .DOC(vga_memory_reg_9152_9215_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9152_9215_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9152_9215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9152" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9152_9215_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9152_9215_6_8_n_0),
        .DOB(vga_memory_reg_9152_9215_6_8_n_1),
        .DOC(vga_memory_reg_9152_9215_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9152_9215_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9152_9215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9152" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9152_9215_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:2],\red[3]_i_87_0 [1:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:2],\red[3]_i_87_0 [1:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:2],\red[3]_i_87_0 [1:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9152_9215_9_11_n_0),
        .DOB(vga_memory_reg_9152_9215_9_11_n_1),
        .DOC(vga_memory_reg_9152_9215_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9152_9215_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9152_9215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "9279" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9216_9279_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({ADDRA[4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9216_9279_0_2_n_0),
        .DOB(vga_memory_reg_9216_9279_0_2_n_1),
        .DOC(vga_memory_reg_9216_9279_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9216_9279_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9216_9279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    vga_memory_reg_9216_9279_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_0_63_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[25]),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(vga_memory_reg_9216_9279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "9279" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9216_9279_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9216_9279_3_5_n_0),
        .DOB(vga_memory_reg_9216_9279_3_5_n_1),
        .DOC(vga_memory_reg_9216_9279_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9216_9279_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9216_9279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "9279" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9216_9279_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9216_9279_6_8_n_0),
        .DOB(vga_memory_reg_9216_9279_6_8_n_1),
        .DOC(vga_memory_reg_9216_9279_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9216_9279_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9216_9279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "9279" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9216_9279_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9216_9279_9_11_n_0),
        .DOB(vga_memory_reg_9216_9279_9_11_n_1),
        .DOC(vga_memory_reg_9216_9279_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9216_9279_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9216_9279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9280" *) 
  (* ram_addr_end = "9343" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9280_9343_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9280_9343_0_2_n_0),
        .DOB(vga_memory_reg_9280_9343_0_2_n_1),
        .DOC(vga_memory_reg_9280_9343_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9280_9343_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9280_9343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_9280_9343_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_1088_1151_0_2_i_2_n_0),
        .I2(vga_memory_reg_576_639_0_2_i_2_n_0),
        .I3(vga_memory_reg_9280_9343_0_2_i_2_n_0),
        .I4(Q[18]),
        .I5(Q[24]),
        .O(vga_memory_reg_9280_9343_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h7)) 
    vga_memory_reg_9280_9343_0_2_i_2
       (.I0(Q[25]),
        .I1(Q[22]),
        .O(vga_memory_reg_9280_9343_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9280" *) 
  (* ram_addr_end = "9343" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9280_9343_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9280_9343_3_5_n_0),
        .DOB(vga_memory_reg_9280_9343_3_5_n_1),
        .DOC(vga_memory_reg_9280_9343_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9280_9343_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9280_9343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9280" *) 
  (* ram_addr_end = "9343" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9280_9343_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9280_9343_6_8_n_0),
        .DOB(vga_memory_reg_9280_9343_6_8_n_1),
        .DOC(vga_memory_reg_9280_9343_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9280_9343_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9280_9343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9280" *) 
  (* ram_addr_end = "9343" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9280_9343_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9280_9343_9_11_n_0),
        .DOB(vga_memory_reg_9280_9343_9_11_n_1),
        .DOC(vga_memory_reg_9280_9343_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9280_9343_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9280_9343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9344" *) 
  (* ram_addr_end = "9407" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9344_9407_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9344_9407_0_2_n_0),
        .DOB(vga_memory_reg_9344_9407_0_2_n_1),
        .DOC(vga_memory_reg_9344_9407_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9344_9407_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9344_9407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_9344_9407_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_9344_9407_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[25]),
        .I4(Q[19]),
        .I5(Q[24]),
        .O(vga_memory_reg_9344_9407_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    vga_memory_reg_9344_9407_0_2_i_2
       (.I0(Q[21]),
        .I1(Q[23]),
        .I2(Q[18]),
        .I3(Q[20]),
        .O(vga_memory_reg_9344_9407_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9344" *) 
  (* ram_addr_end = "9407" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9344_9407_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9344_9407_3_5_n_0),
        .DOB(vga_memory_reg_9344_9407_3_5_n_1),
        .DOC(vga_memory_reg_9344_9407_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9344_9407_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9344_9407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9344" *) 
  (* ram_addr_end = "9407" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9344_9407_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9344_9407_6_8_n_0),
        .DOB(vga_memory_reg_9344_9407_6_8_n_1),
        .DOC(vga_memory_reg_9344_9407_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9344_9407_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9344_9407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9344" *) 
  (* ram_addr_end = "9407" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9344_9407_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9344_9407_9_11_n_0),
        .DOB(vga_memory_reg_9344_9407_9_11_n_1),
        .DOC(vga_memory_reg_9344_9407_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9344_9407_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9344_9407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9408" *) 
  (* ram_addr_end = "9471" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9408_9471_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9408_9471_0_2_n_0),
        .DOB(vga_memory_reg_9408_9471_0_2_n_1),
        .DOC(vga_memory_reg_9408_9471_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9408_9471_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9408_9471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_9408_9471_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_9280_9343_0_2_i_2_n_0),
        .I2(vga_memory_reg_192_255_0_2_i_3_n_0),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2752_2815_0_2_i_2_n_0),
        .O(vga_memory_reg_9408_9471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9408" *) 
  (* ram_addr_end = "9471" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9408_9471_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9408_9471_3_5_n_0),
        .DOB(vga_memory_reg_9408_9471_3_5_n_1),
        .DOC(vga_memory_reg_9408_9471_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9408_9471_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9408_9471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9408" *) 
  (* ram_addr_end = "9471" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9408_9471_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9408_9471_6_8_n_0),
        .DOB(vga_memory_reg_9408_9471_6_8_n_1),
        .DOC(vga_memory_reg_9408_9471_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9408_9471_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9408_9471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9408" *) 
  (* ram_addr_end = "9471" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9408_9471_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9408_9471_9_11_n_0),
        .DOB(vga_memory_reg_9408_9471_9_11_n_1),
        .DOC(vga_memory_reg_9408_9471_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9408_9471_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9408_9471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9472" *) 
  (* ram_addr_end = "9535" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9472_9535_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2],\blue[2]_i_96_0 [1],\blue[2]_i_103_0 [0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2],\blue[2]_i_96_0 [1],\blue[2]_i_103_0 [0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9472_9535_0_2_n_0),
        .DOB(vga_memory_reg_9472_9535_0_2_n_1),
        .DOC(vga_memory_reg_9472_9535_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9472_9535_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9472_9535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    vga_memory_reg_9472_9535_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_1088_1151_0_2_i_2_n_0),
        .I2(vga_memory_reg_768_831_0_2_i_2_n_0),
        .I3(vga_memory_reg_9280_9343_0_2_i_2_n_0),
        .I4(Q[20]),
        .I5(Q[24]),
        .O(vga_memory_reg_9472_9535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9472" *) 
  (* ram_addr_end = "9535" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9472_9535_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9472_9535_3_5_n_0),
        .DOB(vga_memory_reg_9472_9535_3_5_n_1),
        .DOC(vga_memory_reg_9472_9535_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9472_9535_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9472_9535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9472" *) 
  (* ram_addr_end = "9535" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9472_9535_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9472_9535_6_8_n_0),
        .DOB(vga_memory_reg_9472_9535_6_8_n_1),
        .DOC(vga_memory_reg_9472_9535_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9472_9535_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9472_9535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9472" *) 
  (* ram_addr_end = "9535" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9472_9535_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9472_9535_9_11_n_0),
        .DOB(vga_memory_reg_9472_9535_9_11_n_1),
        .DOC(vga_memory_reg_9472_9535_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9472_9535_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9472_9535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9536" *) 
  (* ram_addr_end = "9599" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9536_9599_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9536_9599_0_2_n_0),
        .DOB(vga_memory_reg_9536_9599_0_2_n_1),
        .DOC(vga_memory_reg_9536_9599_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9536_9599_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9536_9599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_9536_9599_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_9280_9343_0_2_i_2_n_0),
        .I2(vga_memory_reg_320_383_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_9536_9599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9536" *) 
  (* ram_addr_end = "9599" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9536_9599_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9536_9599_3_5_n_0),
        .DOB(vga_memory_reg_9536_9599_3_5_n_1),
        .DOC(vga_memory_reg_9536_9599_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9536_9599_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9536_9599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9536" *) 
  (* ram_addr_end = "9599" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9536_9599_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9536_9599_6_8_n_0),
        .DOB(vga_memory_reg_9536_9599_6_8_n_1),
        .DOC(vga_memory_reg_9536_9599_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9536_9599_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9536_9599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9536" *) 
  (* ram_addr_end = "9599" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9536_9599_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9536_9599_9_11_n_0),
        .DOB(vga_memory_reg_9536_9599_9_11_n_1),
        .DOC(vga_memory_reg_9536_9599_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9536_9599_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9536_9599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9600" *) 
  (* ram_addr_end = "9663" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9600_9663_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9600_9663_0_2_n_0),
        .DOB(vga_memory_reg_9600_9663_0_2_n_1),
        .DOC(vga_memory_reg_9600_9663_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9600_9663_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9600_9663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_9600_9663_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_9280_9343_0_2_i_2_n_0),
        .I2(vga_memory_reg_384_447_0_2_i_2_n_0),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_9600_9663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9600" *) 
  (* ram_addr_end = "9663" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9600_9663_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9600_9663_3_5_n_0),
        .DOB(vga_memory_reg_9600_9663_3_5_n_1),
        .DOC(vga_memory_reg_9600_9663_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9600_9663_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9600_9663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9600" *) 
  (* ram_addr_end = "9663" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9600_9663_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9600_9663_6_8_n_0),
        .DOB(vga_memory_reg_9600_9663_6_8_n_1),
        .DOC(vga_memory_reg_9600_9663_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9600_9663_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9600_9663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9600" *) 
  (* ram_addr_end = "9663" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9600_9663_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:1],\red[3]_i_87_0 [0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9600_9663_9_11_n_0),
        .DOB(vga_memory_reg_9600_9663_9_11_n_1),
        .DOC(vga_memory_reg_9600_9663_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9600_9663_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9600_9663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_960_1023_0_2
       (.ADDRA({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRB({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRC({ADDRB[5:3],ADDRC,\green[1]_i_106_0 }),
        .ADDRD(Q[17:12]),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(vga_memory_reg_960_1023_0_2_n_0),
        .DOB(vga_memory_reg_960_1023_0_2_n_1),
        .DOC(vga_memory_reg_960_1023_0_2_n_2),
        .DOD(NLW_vga_memory_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    vga_memory_reg_960_1023_0_2_i_1
       (.I0(Q[25]),
        .I1(vga_memory_reg_960_1023_0_2_i_2_n_0),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(Q[22]),
        .O(vga_memory_reg_960_1023_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    vga_memory_reg_960_1023_0_2_i_2
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(vga_memory_reg_960_1023_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_960_1023_3_5
       (.ADDRA({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRB({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRC({\red[0]_i_105_0 [4],ADDRB[4],\red[0]_i_105_0 [3],\red[0]_i_107_0 ,\green[1]_i_67_0 [1:0]}),
        .ADDRD(\green[1]_i_68_0 ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(vga_memory_reg_960_1023_3_5_n_0),
        .DOB(vga_memory_reg_960_1023_3_5_n_1),
        .DOC(vga_memory_reg_960_1023_3_5_n_2),
        .DOD(NLW_vga_memory_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_960_1023_6_8
       (.ADDRA({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRB({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRC({\red[0]_i_68_0 [4],ADDRB[4],\red[0]_i_68_0 [3],\red[0]_i_70_0 [1],\red[0]_i_62_0 [1],\red[0]_i_70_0 [0]}),
        .ADDRD(\red[0]_i_68_1 ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(vga_memory_reg_960_1023_6_8_n_0),
        .DOB(vga_memory_reg_960_1023_6_8_n_1),
        .DOC(vga_memory_reg_960_1023_6_8_n_2),
        .DOD(NLW_vga_memory_reg_960_1023_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_960_1023_9_11
       (.ADDRA({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRB({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRC({\red[3]_i_74_0 [4],ADDRB[4],\red[3]_i_60_0 [3],\red[3]_i_74_0 [2:0]}),
        .ADDRD(\red[3]_i_72_0 ),
        .DIA(Q[9]),
        .DIB(Q[10]),
        .DIC(Q[11]),
        .DID(1'b0),
        .DOA(vga_memory_reg_960_1023_9_11_n_0),
        .DOB(vga_memory_reg_960_1023_9_11_n_1),
        .DOC(vga_memory_reg_960_1023_9_11_n_2),
        .DOD(NLW_vga_memory_reg_960_1023_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9664" *) 
  (* ram_addr_end = "9727" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9664_9727_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2:0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9664_9727_0_2_n_0),
        .DOB(vga_memory_reg_9664_9727_0_2_n_1),
        .DOC(vga_memory_reg_9664_9727_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9664_9727_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9664_9727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_9664_9727_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_1472_1535_0_2_i_2_n_0),
        .I2(Q[21]),
        .I3(Q[23]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(vga_memory_reg_9664_9727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9664" *) 
  (* ram_addr_end = "9727" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9664_9727_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_72_0 [3:2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9664_9727_3_5_n_0),
        .DOB(vga_memory_reg_9664_9727_3_5_n_1),
        .DOC(vga_memory_reg_9664_9727_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9664_9727_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9664_9727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9664" *) 
  (* ram_addr_end = "9727" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9664_9727_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9664_9727_6_8_n_0),
        .DOB(vga_memory_reg_9664_9727_6_8_n_1),
        .DOC(vga_memory_reg_9664_9727_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9664_9727_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9664_9727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9664" *) 
  (* ram_addr_end = "9727" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9664_9727_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9664_9727_9_11_n_0),
        .DOB(vga_memory_reg_9664_9727_9_11_n_1),
        .DOC(vga_memory_reg_9664_9727_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9664_9727_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9664_9727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9728" *) 
  (* ram_addr_end = "9791" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9728_9791_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2],\blue[2]_i_96_0 [1],\blue[2]_i_103_0 [0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2],\blue[2]_i_96_0 [1],\blue[2]_i_103_0 [0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3],\blue[2]_i_103_0 [2],\blue[2]_i_96_0 [1],\blue[2]_i_103_0 [0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9728_9791_0_2_n_0),
        .DOB(vga_memory_reg_9728_9791_0_2_n_1),
        .DOC(vga_memory_reg_9728_9791_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9728_9791_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9728_9791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    vga_memory_reg_9728_9791_0_2_i_1
       (.I0(Q[26]),
        .I1(vga_memory_reg_5632_5695_0_2_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[25]),
        .I4(Q[21]),
        .I5(Q[24]),
        .O(vga_memory_reg_9728_9791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9728" *) 
  (* ram_addr_end = "9791" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9728_9791_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9728_9791_3_5_n_0),
        .DOB(vga_memory_reg_9728_9791_3_5_n_1),
        .DOC(vga_memory_reg_9728_9791_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9728_9791_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9728_9791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9728" *) 
  (* ram_addr_end = "9791" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9728_9791_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9728_9791_6_8_n_0),
        .DOB(vga_memory_reg_9728_9791_6_8_n_1),
        .DOC(vga_memory_reg_9728_9791_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9728_9791_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9728_9791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9728" *) 
  (* ram_addr_end = "9791" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9728_9791_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9728_9791_9_11_n_0),
        .DOB(vga_memory_reg_9728_9791_9_11_n_1),
        .DOC(vga_memory_reg_9728_9791_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9728_9791_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9728_9791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9792" *) 
  (* ram_addr_end = "9855" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9792_9855_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9792_9855_0_2_n_0),
        .DOB(vga_memory_reg_9792_9855_0_2_n_1),
        .DOC(vga_memory_reg_9792_9855_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9792_9855_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9792_9855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_9792_9855_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_9280_9343_0_2_i_2_n_0),
        .I2(vga_memory_reg_5696_5759_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2880_2943_0_2_i_2_n_0),
        .O(vga_memory_reg_9792_9855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9792" *) 
  (* ram_addr_end = "9855" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9792_9855_3_5
       (.ADDRA({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9792_9855_3_5_n_0),
        .DOB(vga_memory_reg_9792_9855_3_5_n_1),
        .DOC(vga_memory_reg_9792_9855_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9792_9855_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9792_9855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9792" *) 
  (* ram_addr_end = "9855" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9792_9855_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9792_9855_6_8_n_0),
        .DOB(vga_memory_reg_9792_9855_6_8_n_1),
        .DOC(vga_memory_reg_9792_9855_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9792_9855_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9792_9855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9792" *) 
  (* ram_addr_end = "9855" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9792_9855_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9792_9855_9_11_n_0),
        .DOB(vga_memory_reg_9792_9855_9_11_n_1),
        .DOC(vga_memory_reg_9792_9855_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9792_9855_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9792_9855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9856" *) 
  (* ram_addr_end = "9919" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9856_9919_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9856_9919_0_2_n_0),
        .DOB(vga_memory_reg_9856_9919_0_2_n_1),
        .DOC(vga_memory_reg_9856_9919_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9856_9919_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9856_9919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_9856_9919_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_9280_9343_0_2_i_2_n_0),
        .I2(vga_memory_reg_704_767_0_2_i_2_n_0),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_9856_9919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9856" *) 
  (* ram_addr_end = "9919" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9856_9919_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_72_0 [4],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9856_9919_3_5_n_0),
        .DOB(vga_memory_reg_9856_9919_3_5_n_1),
        .DOC(vga_memory_reg_9856_9919_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9856_9919_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9856_9919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9856" *) 
  (* ram_addr_end = "9919" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9856_9919_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9856_9919_6_8_n_0),
        .DOB(vga_memory_reg_9856_9919_6_8_n_1),
        .DOC(vga_memory_reg_9856_9919_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9856_9919_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9856_9919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9856" *) 
  (* ram_addr_end = "9919" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9856_9919_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9856_9919_9_11_n_0),
        .DOB(vga_memory_reg_9856_9919_9_11_n_1),
        .DOC(vga_memory_reg_9856_9919_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9856_9919_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9856_9919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9920" *) 
  (* ram_addr_end = "9983" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9920_9983_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9920_9983_0_2_n_0),
        .DOB(vga_memory_reg_9920_9983_0_2_n_1),
        .DOC(vga_memory_reg_9920_9983_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9920_9983_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9920_9983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    vga_memory_reg_9920_9983_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_1728_1791_0_2_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[23]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(vga_memory_reg_9920_9983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9920" *) 
  (* ram_addr_end = "9983" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9920_9983_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9920_9983_3_5_n_0),
        .DOB(vga_memory_reg_9920_9983_3_5_n_1),
        .DOC(vga_memory_reg_9920_9983_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9920_9983_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9920_9983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9920" *) 
  (* ram_addr_end = "9983" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9920_9983_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_74_0 [3],\red[0]_i_93_0 [2:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9920_9983_6_8_n_0),
        .DOB(vga_memory_reg_9920_9983_6_8_n_1),
        .DOC(vga_memory_reg_9920_9983_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9920_9983_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9920_9983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9920" *) 
  (* ram_addr_end = "9983" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9920_9983_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9920_9983_9_11_n_0),
        .DOB(vga_memory_reg_9920_9983_9_11_n_1),
        .DOC(vga_memory_reg_9920_9983_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9920_9983_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9920_9983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9984" *) 
  (* ram_addr_end = "10047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M vga_memory_reg_9984_10047_0_2
       (.ADDRA({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRB({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRC({\blue[2]_i_96_0 [4],ADDRB[4],\blue[2]_i_96_0 [3:1],\blue[2]_i_103_0 [0]}),
        .ADDRD(\blue[2]_i_100_3 ),
        .DIA(\blue[2]_i_100_0 ),
        .DIB(\blue[2]_i_100_1 ),
        .DIC(\blue[2]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9984_10047_0_2_n_0),
        .DOB(vga_memory_reg_9984_10047_0_2_n_1),
        .DOC(vga_memory_reg_9984_10047_0_2_n_2),
        .DOD(NLW_vga_memory_reg_9984_10047_0_2_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9984_10047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    vga_memory_reg_9984_10047_0_2_i_1
       (.I0(Q[24]),
        .I1(vga_memory_reg_9280_9343_0_2_i_2_n_0),
        .I2(vga_memory_reg_832_895_0_2_i_2_n_0),
        .I3(Q[19]),
        .I4(Q[23]),
        .I5(vga_memory_reg_2944_3007_0_2_i_2_n_0),
        .O(vga_memory_reg_9984_10047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9984" *) 
  (* ram_addr_end = "10047" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M vga_memory_reg_9984_10047_3_5
       (.ADDRA({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRB({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRC({\green[1]_i_98_0 [3],ADDRB[4],\green[1]_i_98_0 [2],\green[1]_i_72_0 [2],\green[1]_i_98_0 [1:0]}),
        .ADDRD(\green[1]_i_100_3 ),
        .DIA(\green[1]_i_100_0 ),
        .DIB(\green[1]_i_100_1 ),
        .DIC(\green[1]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9984_10047_3_5_n_0),
        .DOB(vga_memory_reg_9984_10047_3_5_n_1),
        .DOC(vga_memory_reg_9984_10047_3_5_n_2),
        .DOD(NLW_vga_memory_reg_9984_10047_3_5_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9984_10047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9984" *) 
  (* ram_addr_end = "10047" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M vga_memory_reg_9984_10047_6_8
       (.ADDRA({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRB({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRC({\red[0]_i_74_0 [4],ADDRB[4],\red[0]_i_93_0 [3:0]}),
        .ADDRD(\red[0]_i_100_3 ),
        .DIA(\red[0]_i_100_0 ),
        .DIB(\red[0]_i_100_1 ),
        .DIC(\red[0]_i_100_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9984_10047_6_8_n_0),
        .DOB(vga_memory_reg_9984_10047_6_8_n_1),
        .DOC(vga_memory_reg_9984_10047_6_8_n_2),
        .DOD(NLW_vga_memory_reg_9984_10047_6_8_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9984_10047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "9984" *) 
  (* ram_addr_end = "10047" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M vga_memory_reg_9984_10047_9_11
       (.ADDRA({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRB({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRC({\red[3]_i_105_0 ,ADDRB[4],\red[3]_i_99_0 [3:0]}),
        .ADDRD(\red[3]_i_104_3 ),
        .DIA(\red[3]_i_104_0 ),
        .DIB(\red[3]_i_104_1 ),
        .DIC(\red[3]_i_104_2 ),
        .DID(1'b0),
        .DOA(vga_memory_reg_9984_10047_9_11_n_0),
        .DOB(vga_memory_reg_9984_10047_9_11_n_1),
        .DOC(vga_memory_reg_9984_10047_9_11_n_2),
        .DOD(NLW_vga_memory_reg_9984_10047_9_11_DOD_UNCONNECTED),
        .WCLK(clk),
        .WE(vga_memory_reg_9984_10047_0_2_i_1_n_0));
  FDRE vsync_out_reg
       (.C(clk),
        .CE(1'b1),
        .D(vsync),
        .Q(vs),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vga_basic_control_v1_0" *) 
module microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0
   (Q,
    hs,
    vs,
    S_AXI_AWREADY,
    blue,
    red,
    green,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    clk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_aclk,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output [0:0]Q;
  output hs;
  output vs;
  output S_AXI_AWREADY;
  output [3:0]blue;
  output [3:0]red;
  output [3:0]green;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input clk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_aclk;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire [0:0]Q;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire [3:0]blue;
  wire clk;
  wire [3:0]green;
  wire hs;
  wire [3:0]red;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire vs;

  microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0_S00_AXI vga_basic_control_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .blue(blue),
        .clk(clk),
        .green(green),
        .hs(hs),
        .led(Q),
        .red(red),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .vs(vs));
endmodule

(* ORIG_REF_NAME = "vga_basic_control_v1_0_S00_AXI" *) 
module microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0_S00_AXI
   (led,
    hs,
    vs,
    S_AXI_AWREADY,
    blue,
    red,
    green,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    clk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_aclk,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output led;
  output hs;
  output vs;
  output S_AXI_AWREADY;
  output [3:0]blue;
  output [3:0]red;
  output [3:0]green;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input clk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_aclk;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire [3:2]axi_awaddr;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [3:0]blue;
  wire clk;
  wire [3:0]green;
  wire [9:3]hcount__0;
  wire hs;
  wire hsync;
  wire led;
  wire my_timing_n_10;
  wire my_timing_n_100;
  wire my_timing_n_101;
  wire my_timing_n_102;
  wire my_timing_n_103;
  wire my_timing_n_104;
  wire my_timing_n_105;
  wire my_timing_n_106;
  wire my_timing_n_107;
  wire my_timing_n_108;
  wire my_timing_n_109;
  wire my_timing_n_11;
  wire my_timing_n_110;
  wire my_timing_n_111;
  wire my_timing_n_112;
  wire my_timing_n_113;
  wire my_timing_n_114;
  wire my_timing_n_115;
  wire my_timing_n_116;
  wire my_timing_n_117;
  wire my_timing_n_118;
  wire my_timing_n_119;
  wire my_timing_n_12;
  wire my_timing_n_120;
  wire my_timing_n_121;
  wire my_timing_n_122;
  wire my_timing_n_123;
  wire my_timing_n_124;
  wire my_timing_n_125;
  wire my_timing_n_126;
  wire my_timing_n_127;
  wire my_timing_n_128;
  wire my_timing_n_129;
  wire my_timing_n_13;
  wire my_timing_n_130;
  wire my_timing_n_131;
  wire my_timing_n_132;
  wire my_timing_n_133;
  wire my_timing_n_134;
  wire my_timing_n_135;
  wire my_timing_n_136;
  wire my_timing_n_137;
  wire my_timing_n_138;
  wire my_timing_n_139;
  wire my_timing_n_14;
  wire my_timing_n_140;
  wire my_timing_n_141;
  wire my_timing_n_142;
  wire my_timing_n_143;
  wire my_timing_n_144;
  wire my_timing_n_145;
  wire my_timing_n_146;
  wire my_timing_n_147;
  wire my_timing_n_148;
  wire my_timing_n_149;
  wire my_timing_n_15;
  wire my_timing_n_150;
  wire my_timing_n_151;
  wire my_timing_n_153;
  wire my_timing_n_16;
  wire my_timing_n_17;
  wire my_timing_n_18;
  wire my_timing_n_19;
  wire my_timing_n_20;
  wire my_timing_n_21;
  wire my_timing_n_22;
  wire my_timing_n_30;
  wire my_timing_n_31;
  wire my_timing_n_32;
  wire my_timing_n_33;
  wire my_timing_n_34;
  wire my_timing_n_35;
  wire my_timing_n_36;
  wire my_timing_n_37;
  wire my_timing_n_38;
  wire my_timing_n_39;
  wire my_timing_n_4;
  wire my_timing_n_40;
  wire my_timing_n_41;
  wire my_timing_n_42;
  wire my_timing_n_43;
  wire my_timing_n_44;
  wire my_timing_n_45;
  wire my_timing_n_46;
  wire my_timing_n_47;
  wire my_timing_n_48;
  wire my_timing_n_49;
  wire my_timing_n_5;
  wire my_timing_n_50;
  wire my_timing_n_51;
  wire my_timing_n_52;
  wire my_timing_n_53;
  wire my_timing_n_54;
  wire my_timing_n_55;
  wire my_timing_n_56;
  wire my_timing_n_57;
  wire my_timing_n_58;
  wire my_timing_n_59;
  wire my_timing_n_6;
  wire my_timing_n_60;
  wire my_timing_n_61;
  wire my_timing_n_62;
  wire my_timing_n_63;
  wire my_timing_n_64;
  wire my_timing_n_65;
  wire my_timing_n_66;
  wire my_timing_n_67;
  wire my_timing_n_68;
  wire my_timing_n_69;
  wire my_timing_n_7;
  wire my_timing_n_70;
  wire my_timing_n_71;
  wire my_timing_n_72;
  wire my_timing_n_73;
  wire my_timing_n_74;
  wire my_timing_n_75;
  wire my_timing_n_76;
  wire my_timing_n_77;
  wire my_timing_n_78;
  wire my_timing_n_79;
  wire my_timing_n_8;
  wire my_timing_n_80;
  wire my_timing_n_81;
  wire my_timing_n_82;
  wire my_timing_n_83;
  wire my_timing_n_84;
  wire my_timing_n_85;
  wire my_timing_n_86;
  wire my_timing_n_87;
  wire my_timing_n_88;
  wire my_timing_n_89;
  wire my_timing_n_9;
  wire my_timing_n_90;
  wire my_timing_n_91;
  wire my_timing_n_92;
  wire my_timing_n_93;
  wire my_timing_n_94;
  wire my_timing_n_95;
  wire my_timing_n_96;
  wire my_timing_n_97;
  wire my_timing_n_98;
  wire my_timing_n_99;
  wire [13:0]p_0_in;
  wire [3:0]red;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[26]_i_1_n_0 ;
  wire \slv_reg0[26]_i_2_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg[0]_rep__0_n_0 ;
  wire \slv_reg0_reg[0]_rep__1_n_0 ;
  wire \slv_reg0_reg[0]_rep_n_0 ;
  wire \slv_reg0_reg[10]_rep__0_n_0 ;
  wire \slv_reg0_reg[10]_rep__1_n_0 ;
  wire \slv_reg0_reg[10]_rep_n_0 ;
  wire \slv_reg0_reg[11]_rep__0_n_0 ;
  wire \slv_reg0_reg[11]_rep__1_n_0 ;
  wire \slv_reg0_reg[11]_rep_n_0 ;
  wire \slv_reg0_reg[12]_rep__0_n_0 ;
  wire \slv_reg0_reg[12]_rep__10_n_0 ;
  wire \slv_reg0_reg[12]_rep__11_n_0 ;
  wire \slv_reg0_reg[12]_rep__12_n_0 ;
  wire \slv_reg0_reg[12]_rep__13_n_0 ;
  wire \slv_reg0_reg[12]_rep__1_n_0 ;
  wire \slv_reg0_reg[12]_rep__2_n_0 ;
  wire \slv_reg0_reg[12]_rep__3_n_0 ;
  wire \slv_reg0_reg[12]_rep__4_n_0 ;
  wire \slv_reg0_reg[12]_rep__5_n_0 ;
  wire \slv_reg0_reg[12]_rep__6_n_0 ;
  wire \slv_reg0_reg[12]_rep__7_n_0 ;
  wire \slv_reg0_reg[12]_rep__8_n_0 ;
  wire \slv_reg0_reg[12]_rep__9_n_0 ;
  wire \slv_reg0_reg[12]_rep_n_0 ;
  wire \slv_reg0_reg[13]_rep__0_n_0 ;
  wire \slv_reg0_reg[13]_rep__10_n_0 ;
  wire \slv_reg0_reg[13]_rep__11_n_0 ;
  wire \slv_reg0_reg[13]_rep__12_n_0 ;
  wire \slv_reg0_reg[13]_rep__13_n_0 ;
  wire \slv_reg0_reg[13]_rep__1_n_0 ;
  wire \slv_reg0_reg[13]_rep__2_n_0 ;
  wire \slv_reg0_reg[13]_rep__3_n_0 ;
  wire \slv_reg0_reg[13]_rep__4_n_0 ;
  wire \slv_reg0_reg[13]_rep__5_n_0 ;
  wire \slv_reg0_reg[13]_rep__6_n_0 ;
  wire \slv_reg0_reg[13]_rep__7_n_0 ;
  wire \slv_reg0_reg[13]_rep__8_n_0 ;
  wire \slv_reg0_reg[13]_rep__9_n_0 ;
  wire \slv_reg0_reg[13]_rep_n_0 ;
  wire \slv_reg0_reg[14]_rep__0_n_0 ;
  wire \slv_reg0_reg[14]_rep__10_n_0 ;
  wire \slv_reg0_reg[14]_rep__11_n_0 ;
  wire \slv_reg0_reg[14]_rep__12_n_0 ;
  wire \slv_reg0_reg[14]_rep__13_n_0 ;
  wire \slv_reg0_reg[14]_rep__1_n_0 ;
  wire \slv_reg0_reg[14]_rep__2_n_0 ;
  wire \slv_reg0_reg[14]_rep__3_n_0 ;
  wire \slv_reg0_reg[14]_rep__4_n_0 ;
  wire \slv_reg0_reg[14]_rep__5_n_0 ;
  wire \slv_reg0_reg[14]_rep__6_n_0 ;
  wire \slv_reg0_reg[14]_rep__7_n_0 ;
  wire \slv_reg0_reg[14]_rep__8_n_0 ;
  wire \slv_reg0_reg[14]_rep__9_n_0 ;
  wire \slv_reg0_reg[14]_rep_n_0 ;
  wire \slv_reg0_reg[15]_rep__0_n_0 ;
  wire \slv_reg0_reg[15]_rep__10_n_0 ;
  wire \slv_reg0_reg[15]_rep__11_n_0 ;
  wire \slv_reg0_reg[15]_rep__12_n_0 ;
  wire \slv_reg0_reg[15]_rep__13_n_0 ;
  wire \slv_reg0_reg[15]_rep__1_n_0 ;
  wire \slv_reg0_reg[15]_rep__2_n_0 ;
  wire \slv_reg0_reg[15]_rep__3_n_0 ;
  wire \slv_reg0_reg[15]_rep__4_n_0 ;
  wire \slv_reg0_reg[15]_rep__5_n_0 ;
  wire \slv_reg0_reg[15]_rep__6_n_0 ;
  wire \slv_reg0_reg[15]_rep__7_n_0 ;
  wire \slv_reg0_reg[15]_rep__8_n_0 ;
  wire \slv_reg0_reg[15]_rep__9_n_0 ;
  wire \slv_reg0_reg[15]_rep_n_0 ;
  wire \slv_reg0_reg[16]_rep__0_n_0 ;
  wire \slv_reg0_reg[16]_rep__10_n_0 ;
  wire \slv_reg0_reg[16]_rep__11_n_0 ;
  wire \slv_reg0_reg[16]_rep__12_n_0 ;
  wire \slv_reg0_reg[16]_rep__13_n_0 ;
  wire \slv_reg0_reg[16]_rep__1_n_0 ;
  wire \slv_reg0_reg[16]_rep__2_n_0 ;
  wire \slv_reg0_reg[16]_rep__3_n_0 ;
  wire \slv_reg0_reg[16]_rep__4_n_0 ;
  wire \slv_reg0_reg[16]_rep__5_n_0 ;
  wire \slv_reg0_reg[16]_rep__6_n_0 ;
  wire \slv_reg0_reg[16]_rep__7_n_0 ;
  wire \slv_reg0_reg[16]_rep__8_n_0 ;
  wire \slv_reg0_reg[16]_rep__9_n_0 ;
  wire \slv_reg0_reg[16]_rep_n_0 ;
  wire \slv_reg0_reg[17]_rep__0_n_0 ;
  wire \slv_reg0_reg[17]_rep__10_n_0 ;
  wire \slv_reg0_reg[17]_rep__11_n_0 ;
  wire \slv_reg0_reg[17]_rep__12_n_0 ;
  wire \slv_reg0_reg[17]_rep__13_n_0 ;
  wire \slv_reg0_reg[17]_rep__1_n_0 ;
  wire \slv_reg0_reg[17]_rep__2_n_0 ;
  wire \slv_reg0_reg[17]_rep__3_n_0 ;
  wire \slv_reg0_reg[17]_rep__4_n_0 ;
  wire \slv_reg0_reg[17]_rep__5_n_0 ;
  wire \slv_reg0_reg[17]_rep__6_n_0 ;
  wire \slv_reg0_reg[17]_rep__7_n_0 ;
  wire \slv_reg0_reg[17]_rep__8_n_0 ;
  wire \slv_reg0_reg[17]_rep__9_n_0 ;
  wire \slv_reg0_reg[17]_rep_n_0 ;
  wire \slv_reg0_reg[1]_rep__0_n_0 ;
  wire \slv_reg0_reg[1]_rep__1_n_0 ;
  wire \slv_reg0_reg[1]_rep_n_0 ;
  wire \slv_reg0_reg[2]_rep__0_n_0 ;
  wire \slv_reg0_reg[2]_rep__1_n_0 ;
  wire \slv_reg0_reg[2]_rep_n_0 ;
  wire \slv_reg0_reg[3]_rep__0_n_0 ;
  wire \slv_reg0_reg[3]_rep__1_n_0 ;
  wire \slv_reg0_reg[3]_rep_n_0 ;
  wire \slv_reg0_reg[4]_rep__0_n_0 ;
  wire \slv_reg0_reg[4]_rep__1_n_0 ;
  wire \slv_reg0_reg[4]_rep_n_0 ;
  wire \slv_reg0_reg[5]_rep__0_n_0 ;
  wire \slv_reg0_reg[5]_rep__1_n_0 ;
  wire \slv_reg0_reg[5]_rep_n_0 ;
  wire \slv_reg0_reg[6]_rep__0_n_0 ;
  wire \slv_reg0_reg[6]_rep__1_n_0 ;
  wire \slv_reg0_reg[6]_rep_n_0 ;
  wire \slv_reg0_reg[7]_rep__0_n_0 ;
  wire \slv_reg0_reg[7]_rep__1_n_0 ;
  wire \slv_reg0_reg[7]_rep_n_0 ;
  wire \slv_reg0_reg[8]_rep__0_n_0 ;
  wire \slv_reg0_reg[8]_rep__1_n_0 ;
  wire \slv_reg0_reg[8]_rep_n_0 ;
  wire \slv_reg0_reg[9]_rep__0_n_0 ;
  wire \slv_reg0_reg[9]_rep__1_n_0 ;
  wire \slv_reg0_reg[9]_rep_n_0 ;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire [9:6]vcount;
  wire vs;
  wire vsync;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(\slv_reg0[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(\slv_reg0[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(axi_awaddr[2]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_awvalid),
        .I5(axi_awaddr[3]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(axi_awaddr[2]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(axi_awaddr[3]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_1
       (.I0(s00_axi_wvalid),
        .I1(S_AXI_AWREADY),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(\slv_reg0[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(\slv_reg0[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[0]),
        .I3(axi_araddr[3]),
        .I4(\slv_reg0_reg_n_0_[0] ),
        .O(reg_data_out[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[10]),
        .I3(axi_araddr[3]),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .O(reg_data_out[10]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg2[11]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[11] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[11]),
        .O(reg_data_out[11]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg2[12]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[0]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[12]),
        .O(reg_data_out[12]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg2[13]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[1]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[13]),
        .O(reg_data_out[13]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg2[14]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[2]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[14]),
        .O(reg_data_out[14]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg2[15]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[3]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[15]),
        .O(reg_data_out[15]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg2[16]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[4]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[16]),
        .O(reg_data_out[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[17]),
        .I3(axi_araddr[3]),
        .I4(p_0_in[5]),
        .O(reg_data_out[17]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg2[18]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[6]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[18]),
        .O(reg_data_out[18]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg2[19]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[7]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[19]),
        .O(reg_data_out[19]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg2[1]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[1] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[1]),
        .O(reg_data_out[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[20]),
        .I3(axi_araddr[3]),
        .I4(p_0_in[8]),
        .O(reg_data_out[20]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg2[21]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[9]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[21]),
        .O(reg_data_out[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[22]),
        .I3(axi_araddr[3]),
        .I4(p_0_in[10]),
        .O(reg_data_out[22]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg2[23]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[11]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[23]),
        .O(reg_data_out[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[24]),
        .I3(axi_araddr[3]),
        .I4(p_0_in[12]),
        .O(reg_data_out[24]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg2[25]),
        .I1(axi_araddr[3]),
        .I2(p_0_in[13]),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[25]),
        .O(reg_data_out[25]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg2[26]),
        .I1(axi_araddr[3]),
        .I2(led),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[26]),
        .O(reg_data_out[26]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg2[27]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[27] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[27]),
        .O(reg_data_out[27]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg2[28]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[28] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[28]),
        .O(reg_data_out[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[29]),
        .I3(axi_araddr[3]),
        .I4(\slv_reg0_reg_n_0_[29] ),
        .O(reg_data_out[29]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg2[2]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[2] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[2]),
        .O(reg_data_out[2]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg2[30]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[30] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[30]),
        .O(reg_data_out[30]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[31]_i_1 
       (.I0(slv_reg2[31]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[31] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[31]),
        .O(reg_data_out[31]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg2[3]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[3] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[3]),
        .O(reg_data_out[3]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg2[4]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[4] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[4]),
        .O(reg_data_out[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[5]),
        .I3(axi_araddr[3]),
        .I4(\slv_reg0_reg_n_0_[5] ),
        .O(reg_data_out[5]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg2[6]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[6] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[6]),
        .O(reg_data_out[6]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg2[7]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[7] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[7]),
        .O(reg_data_out[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(axi_araddr[2]),
        .I2(slv_reg2[8]),
        .I3(axi_araddr[3]),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .O(reg_data_out[8]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg2[9]),
        .I1(axi_araddr[3]),
        .I2(\slv_reg0_reg_n_0_[9] ),
        .I3(axi_araddr[2]),
        .I4(slv_reg1[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(\slv_reg0[26]_i_1_n_0 ));
  microblaze_MCU_vga_basic_control_0_0_draw_background my_draw_background
       (.ADDRA({my_timing_n_62,my_timing_n_63,my_timing_n_64,my_timing_n_65,my_timing_n_66}),
        .ADDRB({my_timing_n_73,hcount__0[7],my_timing_n_74,my_timing_n_75,my_timing_n_76,my_timing_n_77}),
        .ADDRC({my_timing_n_145,my_timing_n_146}),
        .ADDRD({\slv_reg0_reg[17]_rep_n_0 ,\slv_reg0_reg[16]_rep_n_0 ,\slv_reg0_reg[15]_rep_n_0 ,\slv_reg0_reg[14]_rep_n_0 ,\slv_reg0_reg[13]_rep_n_0 ,\slv_reg0_reg[12]_rep_n_0 }),
        .Q({led,p_0_in,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .SR(my_timing_n_153),
        .blue(blue),
        .\blue[2]_i_100_0 (\slv_reg0_reg[0]_rep__0_n_0 ),
        .\blue[2]_i_100_1 (\slv_reg0_reg[1]_rep__0_n_0 ),
        .\blue[2]_i_100_2 (\slv_reg0_reg[2]_rep__0_n_0 ),
        .\blue[2]_i_100_3 ({\slv_reg0_reg[17]_rep__0_n_0 ,\slv_reg0_reg[16]_rep__0_n_0 ,\slv_reg0_reg[15]_rep__0_n_0 ,\slv_reg0_reg[14]_rep__0_n_0 ,\slv_reg0_reg[13]_rep__0_n_0 ,\slv_reg0_reg[12]_rep__0_n_0 }),
        .\blue[2]_i_103_0 ({my_timing_n_135,my_timing_n_136,my_timing_n_137,my_timing_n_138}),
        .\blue[2]_i_108_0 ({my_timing_n_51,my_timing_n_52,my_timing_n_53,my_timing_n_54,my_timing_n_55}),
        .\blue[2]_i_116_0 (\slv_reg0_reg[0]_rep__1_n_0 ),
        .\blue[2]_i_116_1 (\slv_reg0_reg[1]_rep__1_n_0 ),
        .\blue[2]_i_116_2 (\slv_reg0_reg[2]_rep__1_n_0 ),
        .\blue[2]_i_116_3 ({\slv_reg0_reg[17]_rep__1_n_0 ,\slv_reg0_reg[16]_rep__1_n_0 ,\slv_reg0_reg[15]_rep__1_n_0 ,\slv_reg0_reg[14]_rep__1_n_0 ,\slv_reg0_reg[13]_rep__1_n_0 ,\slv_reg0_reg[12]_rep__1_n_0 }),
        .\blue[2]_i_59_0 (my_timing_n_67),
        .\blue[2]_i_65_0 ({my_timing_n_68,my_timing_n_69,my_timing_n_70,my_timing_n_71,my_timing_n_72}),
        .\blue[2]_i_84_0 (\slv_reg0_reg[0]_rep_n_0 ),
        .\blue[2]_i_84_1 (\slv_reg0_reg[1]_rep_n_0 ),
        .\blue[2]_i_84_2 (\slv_reg0_reg[2]_rep_n_0 ),
        .\blue[2]_i_90_0 (my_timing_n_56),
        .\blue[2]_i_96_0 ({my_timing_n_57,my_timing_n_58,my_timing_n_59,my_timing_n_60,my_timing_n_61}),
        .\blue_reg[0]_0 (vcount),
        .\blue_reg[0]_i_49_0 (my_timing_n_22),
        .\blue_reg[1]_i_49_0 (my_timing_n_21),
        .\blue_reg[2]_i_20_0 (my_timing_n_7),
        .\blue_reg[2]_i_49_0 (my_timing_n_20),
        .\blue_reg[3]_i_49_0 (my_timing_n_19),
        .clk(clk),
        .green(green),
        .\green[1]_i_100_0 (\slv_reg0_reg[3]_rep__0_n_0 ),
        .\green[1]_i_100_1 (\slv_reg0_reg[4]_rep__0_n_0 ),
        .\green[1]_i_100_2 (\slv_reg0_reg[5]_rep__0_n_0 ),
        .\green[1]_i_100_3 ({\slv_reg0_reg[17]_rep__4_n_0 ,\slv_reg0_reg[16]_rep__4_n_0 ,\slv_reg0_reg[15]_rep__4_n_0 ,\slv_reg0_reg[14]_rep__4_n_0 ,\slv_reg0_reg[13]_rep__4_n_0 ,\slv_reg0_reg[12]_rep__4_n_0 }),
        .\green[1]_i_106_0 (my_timing_n_151),
        .\green[1]_i_116_0 ({my_timing_n_78,my_timing_n_79,my_timing_n_80,my_timing_n_81,my_timing_n_82}),
        .\green[1]_i_116_1 (\slv_reg0_reg[3]_rep__1_n_0 ),
        .\green[1]_i_116_2 (\slv_reg0_reg[4]_rep__1_n_0 ),
        .\green[1]_i_116_3 (\slv_reg0_reg[5]_rep__1_n_0 ),
        .\green[1]_i_116_4 ({\slv_reg0_reg[17]_rep__5_n_0 ,\slv_reg0_reg[16]_rep__5_n_0 ,\slv_reg0_reg[15]_rep__5_n_0 ,\slv_reg0_reg[14]_rep__5_n_0 ,\slv_reg0_reg[13]_rep__5_n_0 ,\slv_reg0_reg[12]_rep__5_n_0 }),
        .\green[1]_i_67_0 ({my_timing_n_97,my_timing_n_98,my_timing_n_99,my_timing_n_100}),
        .\green[1]_i_68_0 ({\slv_reg0_reg[17]_rep__2_n_0 ,\slv_reg0_reg[16]_rep__2_n_0 ,\slv_reg0_reg[15]_rep__2_n_0 ,\slv_reg0_reg[14]_rep__2_n_0 ,\slv_reg0_reg[13]_rep__2_n_0 ,\slv_reg0_reg[12]_rep__2_n_0 }),
        .\green[1]_i_72_0 ({my_timing_n_87,my_timing_n_88,my_timing_n_89,my_timing_n_90,my_timing_n_91}),
        .\green[1]_i_80_0 (my_timing_n_147),
        .\green[1]_i_84_0 (\slv_reg0_reg[3]_rep_n_0 ),
        .\green[1]_i_84_1 (\slv_reg0_reg[4]_rep_n_0 ),
        .\green[1]_i_84_2 (\slv_reg0_reg[5]_rep_n_0 ),
        .\green[1]_i_84_3 ({\slv_reg0_reg[17]_rep__3_n_0 ,\slv_reg0_reg[16]_rep__3_n_0 ,\slv_reg0_reg[15]_rep__3_n_0 ,\slv_reg0_reg[14]_rep__3_n_0 ,\slv_reg0_reg[13]_rep__3_n_0 ,\slv_reg0_reg[12]_rep__3_n_0 }),
        .\green[1]_i_86_0 ({my_timing_n_92,my_timing_n_93,my_timing_n_94,my_timing_n_95,my_timing_n_96}),
        .\green[1]_i_98_0 ({my_timing_n_83,my_timing_n_84,my_timing_n_85,my_timing_n_86}),
        .\green[2]_i_4_0 (my_timing_n_5),
        .\green_reg[0]_i_49_0 (my_timing_n_18),
        .\green_reg[1]_i_20_0 (my_timing_n_8),
        .\green_reg[1]_i_49_0 (my_timing_n_17),
        .\green_reg[2]_i_49_0 (my_timing_n_16),
        .\green_reg[3]_i_49_0 (my_timing_n_15),
        .hs(hs),
        .hsync(hsync),
        .red(red),
        .\red[0]_i_100_0 (\slv_reg0_reg[6]_rep__0_n_0 ),
        .\red[0]_i_100_1 (\slv_reg0_reg[7]_rep__0_n_0 ),
        .\red[0]_i_100_2 (\slv_reg0_reg[8]_rep__0_n_0 ),
        .\red[0]_i_100_3 ({\slv_reg0_reg[17]_rep__8_n_0 ,\slv_reg0_reg[16]_rep__8_n_0 ,\slv_reg0_reg[15]_rep__8_n_0 ,\slv_reg0_reg[14]_rep__8_n_0 ,\slv_reg0_reg[13]_rep__8_n_0 ,\slv_reg0_reg[12]_rep__8_n_0 }),
        .\red[0]_i_105_0 ({my_timing_n_101,my_timing_n_102,my_timing_n_103,my_timing_n_104,my_timing_n_105}),
        .\red[0]_i_107_0 (my_timing_n_148),
        .\red[0]_i_116_0 (\slv_reg0_reg[6]_rep__1_n_0 ),
        .\red[0]_i_116_1 (\slv_reg0_reg[7]_rep__1_n_0 ),
        .\red[0]_i_116_2 (\slv_reg0_reg[8]_rep__1_n_0 ),
        .\red[0]_i_116_3 ({\slv_reg0_reg[17]_rep__9_n_0 ,\slv_reg0_reg[16]_rep__9_n_0 ,\slv_reg0_reg[15]_rep__9_n_0 ,\slv_reg0_reg[14]_rep__9_n_0 ,\slv_reg0_reg[13]_rep__9_n_0 ,\slv_reg0_reg[12]_rep__9_n_0 }),
        .\red[0]_i_119_0 ({my_timing_n_106,my_timing_n_107,my_timing_n_108,my_timing_n_109,my_timing_n_110}),
        .\red[0]_i_62_0 ({my_timing_n_124,my_timing_n_125,my_timing_n_126,my_timing_n_127,my_timing_n_128}),
        .\red[0]_i_68_0 ({my_timing_n_129,my_timing_n_130,my_timing_n_131,my_timing_n_132,my_timing_n_133}),
        .\red[0]_i_68_1 ({\slv_reg0_reg[17]_rep__6_n_0 ,\slv_reg0_reg[16]_rep__6_n_0 ,\slv_reg0_reg[15]_rep__6_n_0 ,\slv_reg0_reg[14]_rep__6_n_0 ,\slv_reg0_reg[13]_rep__6_n_0 ,\slv_reg0_reg[12]_rep__6_n_0 }),
        .\red[0]_i_70_0 ({my_timing_n_149,my_timing_n_150}),
        .\red[0]_i_74_0 ({my_timing_n_116,my_timing_n_117,my_timing_n_118,my_timing_n_119,my_timing_n_120}),
        .\red[0]_i_80_0 ({my_timing_n_121,my_timing_n_122,my_timing_n_123}),
        .\red[0]_i_84_0 (\slv_reg0_reg[6]_rep_n_0 ),
        .\red[0]_i_84_1 (\slv_reg0_reg[7]_rep_n_0 ),
        .\red[0]_i_84_2 (\slv_reg0_reg[8]_rep_n_0 ),
        .\red[0]_i_84_3 ({\slv_reg0_reg[17]_rep__7_n_0 ,\slv_reg0_reg[16]_rep__7_n_0 ,\slv_reg0_reg[15]_rep__7_n_0 ,\slv_reg0_reg[14]_rep__7_n_0 ,\slv_reg0_reg[13]_rep__7_n_0 ,\slv_reg0_reg[12]_rep__7_n_0 }),
        .\red[0]_i_93_0 ({my_timing_n_111,my_timing_n_112,my_timing_n_113,my_timing_n_114,my_timing_n_115}),
        .\red[3]_i_104_0 (\slv_reg0_reg[9]_rep__0_n_0 ),
        .\red[3]_i_104_1 (\slv_reg0_reg[10]_rep__0_n_0 ),
        .\red[3]_i_104_2 (\slv_reg0_reg[11]_rep__0_n_0 ),
        .\red[3]_i_104_3 ({\slv_reg0_reg[17]_rep__12_n_0 ,\slv_reg0_reg[16]_rep__12_n_0 ,\slv_reg0_reg[15]_rep__12_n_0 ,\slv_reg0_reg[14]_rep__12_n_0 ,\slv_reg0_reg[13]_rep__12_n_0 ,\slv_reg0_reg[12]_rep__12_n_0 }),
        .\red[3]_i_105_0 (my_timing_n_35),
        .\red[3]_i_117_0 ({my_timing_n_143,my_timing_n_144}),
        .\red[3]_i_118_0 (my_timing_n_134),
        .\red[3]_i_11_0 (my_timing_n_6),
        .\red[3]_i_120_0 (\slv_reg0_reg[9]_rep__1_n_0 ),
        .\red[3]_i_120_1 (\slv_reg0_reg[10]_rep__1_n_0 ),
        .\red[3]_i_120_2 (\slv_reg0_reg[11]_rep__1_n_0 ),
        .\red[3]_i_120_3 ({\slv_reg0_reg[17]_rep__13_n_0 ,\slv_reg0_reg[16]_rep__13_n_0 ,\slv_reg0_reg[15]_rep__13_n_0 ,\slv_reg0_reg[14]_rep__13_n_0 ,\slv_reg0_reg[13]_rep__13_n_0 ,\slv_reg0_reg[12]_rep__13_n_0 }),
        .\red[3]_i_60_0 ({my_timing_n_139,my_timing_n_140,my_timing_n_141,my_timing_n_142}),
        .\red[3]_i_60_1 ({my_timing_n_41,my_timing_n_42,my_timing_n_43,my_timing_n_44,my_timing_n_45}),
        .\red[3]_i_72_0 ({\slv_reg0_reg[17]_rep__10_n_0 ,\slv_reg0_reg[16]_rep__10_n_0 ,\slv_reg0_reg[15]_rep__10_n_0 ,\slv_reg0_reg[14]_rep__10_n_0 ,\slv_reg0_reg[13]_rep__10_n_0 ,\slv_reg0_reg[12]_rep__10_n_0 }),
        .\red[3]_i_74_0 ({my_timing_n_46,my_timing_n_47,my_timing_n_48,my_timing_n_49,my_timing_n_50}),
        .\red[3]_i_87_0 ({my_timing_n_36,my_timing_n_37,my_timing_n_38,my_timing_n_39,my_timing_n_40}),
        .\red[3]_i_88_0 (\slv_reg0_reg[9]_rep_n_0 ),
        .\red[3]_i_88_1 (\slv_reg0_reg[10]_rep_n_0 ),
        .\red[3]_i_88_2 (\slv_reg0_reg[11]_rep_n_0 ),
        .\red[3]_i_88_3 ({\slv_reg0_reg[17]_rep__11_n_0 ,\slv_reg0_reg[16]_rep__11_n_0 ,\slv_reg0_reg[15]_rep__11_n_0 ,\slv_reg0_reg[14]_rep__11_n_0 ,\slv_reg0_reg[13]_rep__11_n_0 ,\slv_reg0_reg[12]_rep__11_n_0 }),
        .\red[3]_i_94_0 (my_timing_n_4),
        .\red[3]_i_99_0 ({my_timing_n_30,my_timing_n_31,my_timing_n_32,my_timing_n_33,my_timing_n_34}),
        .\red_reg[0]_i_20_0 (my_timing_n_9),
        .\red_reg[0]_i_49_0 (my_timing_n_14),
        .\red_reg[1]_i_49_0 (my_timing_n_13),
        .\red_reg[2]_i_49_0 (my_timing_n_12),
        .\red_reg[3]_i_24_0 (my_timing_n_10),
        .\red_reg[3]_i_53_0 ({hcount__0[9:8],hcount__0[6:3]}),
        .\red_reg[3]_i_53_1 (my_timing_n_11),
        .vs(vs),
        .vsync(vsync));
  microblaze_MCU_vga_basic_control_0_0_vga_timing my_timing
       (.ADDRA({my_timing_n_62,my_timing_n_63,my_timing_n_64,my_timing_n_65,my_timing_n_66}),
        .ADDRB({my_timing_n_73,my_timing_n_74,my_timing_n_75,my_timing_n_76,my_timing_n_77}),
        .ADDRC({my_timing_n_145,my_timing_n_146}),
        .Q(vcount),
        .SR(my_timing_n_153),
        .clk(clk),
        .\hcount_next_reg[3]_rep_0 (my_timing_n_4),
        .\hcount_next_reg[3]_rep__10_0 (my_timing_n_151),
        .\hcount_next_reg[5]_rep__13_0 (my_timing_n_147),
        .\hcount_next_reg[5]_rep__15_0 (my_timing_n_148),
        .\hcount_next_reg[5]_rep__21_0 ({my_timing_n_149,my_timing_n_150}),
        .\hcount_next_reg[6]_rep_0 (my_timing_n_134),
        .\hcount_next_reg[6]_rep__15_0 ({my_timing_n_135,my_timing_n_136,my_timing_n_137,my_timing_n_138}),
        .\hcount_next_reg[6]_rep__19_0 ({my_timing_n_139,my_timing_n_140,my_timing_n_141,my_timing_n_142}),
        .\hcount_next_reg[6]_rep__23_0 ({my_timing_n_143,my_timing_n_144}),
        .\hcount_next_reg[8]_rep_0 ({my_timing_n_30,my_timing_n_31,my_timing_n_32,my_timing_n_33,my_timing_n_34}),
        .\hcount_next_reg[8]_rep__0_0 (my_timing_n_35),
        .\hcount_next_reg[8]_rep__11_0 ({my_timing_n_78,my_timing_n_79,my_timing_n_80,my_timing_n_81,my_timing_n_82}),
        .\hcount_next_reg[8]_rep__12_0 ({my_timing_n_83,my_timing_n_84,my_timing_n_85,my_timing_n_86}),
        .\hcount_next_reg[8]_rep__13_0 ({my_timing_n_87,my_timing_n_88,my_timing_n_89,my_timing_n_90,my_timing_n_91}),
        .\hcount_next_reg[8]_rep__14_0 ({my_timing_n_92,my_timing_n_93,my_timing_n_94,my_timing_n_95,my_timing_n_96}),
        .\hcount_next_reg[8]_rep__15_0 ({my_timing_n_97,my_timing_n_98,my_timing_n_99,my_timing_n_100}),
        .\hcount_next_reg[8]_rep__16_0 ({my_timing_n_101,my_timing_n_102,my_timing_n_103,my_timing_n_104,my_timing_n_105}),
        .\hcount_next_reg[8]_rep__17_0 ({my_timing_n_106,my_timing_n_107,my_timing_n_108,my_timing_n_109,my_timing_n_110}),
        .\hcount_next_reg[8]_rep__18_0 ({my_timing_n_111,my_timing_n_112,my_timing_n_113,my_timing_n_114,my_timing_n_115}),
        .\hcount_next_reg[8]_rep__19_0 ({my_timing_n_116,my_timing_n_117,my_timing_n_118,my_timing_n_119,my_timing_n_120}),
        .\hcount_next_reg[8]_rep__1_0 ({my_timing_n_36,my_timing_n_37,my_timing_n_38,my_timing_n_39,my_timing_n_40}),
        .\hcount_next_reg[8]_rep__20_0 ({my_timing_n_121,my_timing_n_122,my_timing_n_123}),
        .\hcount_next_reg[8]_rep__21_0 ({my_timing_n_124,my_timing_n_125,my_timing_n_126,my_timing_n_127,my_timing_n_128}),
        .\hcount_next_reg[8]_rep__22_0 ({my_timing_n_129,my_timing_n_130,my_timing_n_131,my_timing_n_132,my_timing_n_133}),
        .\hcount_next_reg[8]_rep__2_0 ({my_timing_n_41,my_timing_n_42,my_timing_n_43,my_timing_n_44,my_timing_n_45}),
        .\hcount_next_reg[8]_rep__3_0 ({my_timing_n_46,my_timing_n_47,my_timing_n_48,my_timing_n_49,my_timing_n_50}),
        .\hcount_next_reg[8]_rep__4_0 ({my_timing_n_51,my_timing_n_52,my_timing_n_53,my_timing_n_54,my_timing_n_55}),
        .\hcount_next_reg[8]_rep__5_0 (my_timing_n_56),
        .\hcount_next_reg[8]_rep__6_0 ({my_timing_n_57,my_timing_n_58,my_timing_n_59,my_timing_n_60,my_timing_n_61}),
        .\hcount_next_reg[8]_rep__8_0 (my_timing_n_67),
        .\hcount_next_reg[8]_rep__9_0 ({my_timing_n_68,my_timing_n_69,my_timing_n_70,my_timing_n_71,my_timing_n_72}),
        .hsync(hsync),
        .out(hcount__0),
        .\vcount_next_reg[3]_rep_0 (my_timing_n_11),
        .\vcount_next_reg[3]_rep__0_0 (my_timing_n_12),
        .\vcount_next_reg[3]_rep__10_0 (my_timing_n_22),
        .\vcount_next_reg[3]_rep__1_0 (my_timing_n_13),
        .\vcount_next_reg[3]_rep__2_0 (my_timing_n_14),
        .\vcount_next_reg[3]_rep__3_0 (my_timing_n_15),
        .\vcount_next_reg[3]_rep__4_0 (my_timing_n_16),
        .\vcount_next_reg[3]_rep__5_0 (my_timing_n_17),
        .\vcount_next_reg[3]_rep__6_0 (my_timing_n_18),
        .\vcount_next_reg[3]_rep__7_0 (my_timing_n_19),
        .\vcount_next_reg[3]_rep__8_0 (my_timing_n_20),
        .\vcount_next_reg[3]_rep__9_0 (my_timing_n_21),
        .\vcount_next_reg[4]_rep_0 (my_timing_n_7),
        .\vcount_next_reg[4]_rep__0_0 (my_timing_n_8),
        .\vcount_next_reg[4]_rep__1_0 (my_timing_n_9),
        .\vcount_next_reg[4]_rep__2_0 (my_timing_n_10),
        .\vcount_next_reg[5]_rep_0 (my_timing_n_5),
        .\vcount_next_reg[5]_rep__0_0 (my_timing_n_6),
        .vsync(vsync));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg0[26]_i_1 
       (.I0(s00_axi_aresetn),
        .O(\slv_reg0[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[26]_i_2 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg0[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[26]_i_3 
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg[10]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg[10]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg[10]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg[11]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg[11]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg[11]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(p_0_in[0]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__10 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__10_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__11 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__11_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__12 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__12_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__13 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__13_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__2 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__2_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__3 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__3_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__4 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__4_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__5 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__5_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__6 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__6_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__7 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__7_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__8 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__8_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__9 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__9_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(p_0_in[1]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__10 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__10_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__11 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__11_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__12 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__12_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__13 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__13_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__2 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__2_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__3 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__3_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__4 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__4_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__5 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__5_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__6 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__6_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__7 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__7_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__8 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__8_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__9 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__9_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(p_0_in[2]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__10 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__10_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__11 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__11_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__12 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__12_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__13 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__13_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__2 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__2_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__3 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__3_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__4 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__4_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__5 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__5_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__6 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__6_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__7 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__7_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__8 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__8_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__9 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__9_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(p_0_in[3]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__10 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__10_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__11 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__11_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__12 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__12_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__13 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__13_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__2 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__2_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__3 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__3_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__4 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__4_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__5 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__5_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__6 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__6_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__7 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__7_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__8 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__8_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__9 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__9_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(p_0_in[4]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__10 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__10_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__11 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__11_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__12 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__12_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__13 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__13_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__2 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__2_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__3 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__3_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__4 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__4_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__5 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__5_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__6 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__6_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__7 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__7_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__8 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__8_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__9 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__9_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(p_0_in[5]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__10 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__10_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__11 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__11_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__12 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__12_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__13 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__13_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__2 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__2_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__3 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__3_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__4 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__4_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__5 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__5_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__6 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__6_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__7 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__7_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__8 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__8_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[17]" *) 
  FDRE \slv_reg0_reg[17]_rep__9 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[17]_rep__9_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(p_0_in[6]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(p_0_in[7]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[1]" *) 
  FDRE \slv_reg0_reg[1]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg[1]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(p_0_in[8]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(p_0_in[9]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(p_0_in[10]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(p_0_in[11]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[26]_i_2_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(p_0_in[12]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[26]_i_2_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(p_0_in[13]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[26]_i_2_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(led),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[26]_i_2_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[26]_i_2_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[26]_i_2_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[2]" *) 
  FDRE \slv_reg0_reg[2]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg[2]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[26]_i_2_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[26]_i_2_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[3]" *) 
  FDRE \slv_reg0_reg[3]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg[3]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[4]" *) 
  FDRE \slv_reg0_reg[4]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg[4]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg[6]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg[6]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg[6]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg[7]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg[7]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg[7]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg[8]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg[8]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg[8]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep__0_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep__1_n_0 ),
        .R(\slv_reg0[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(s00_axi_wstrb[1]),
        .I3(axi_awaddr[2]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(s00_axi_wstrb[2]),
        .I3(axi_awaddr[2]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(s00_axi_wstrb[3]),
        .I3(axi_awaddr[2]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(s00_axi_wstrb[0]),
        .I3(axi_awaddr[2]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(\slv_reg0[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden__0));
endmodule

(* ORIG_REF_NAME = "vga_timing" *) 
module microblaze_MCU_vga_basic_control_0_0_vga_timing
   (Q,
    \hcount_next_reg[3]_rep_0 ,
    \vcount_next_reg[5]_rep_0 ,
    \vcount_next_reg[5]_rep__0_0 ,
    \vcount_next_reg[4]_rep_0 ,
    \vcount_next_reg[4]_rep__0_0 ,
    \vcount_next_reg[4]_rep__1_0 ,
    \vcount_next_reg[4]_rep__2_0 ,
    \vcount_next_reg[3]_rep_0 ,
    \vcount_next_reg[3]_rep__0_0 ,
    \vcount_next_reg[3]_rep__1_0 ,
    \vcount_next_reg[3]_rep__2_0 ,
    \vcount_next_reg[3]_rep__3_0 ,
    \vcount_next_reg[3]_rep__4_0 ,
    \vcount_next_reg[3]_rep__5_0 ,
    \vcount_next_reg[3]_rep__6_0 ,
    \vcount_next_reg[3]_rep__7_0 ,
    \vcount_next_reg[3]_rep__8_0 ,
    \vcount_next_reg[3]_rep__9_0 ,
    \vcount_next_reg[3]_rep__10_0 ,
    out,
    \hcount_next_reg[8]_rep_0 ,
    \hcount_next_reg[8]_rep__0_0 ,
    \hcount_next_reg[8]_rep__1_0 ,
    \hcount_next_reg[8]_rep__2_0 ,
    \hcount_next_reg[8]_rep__3_0 ,
    \hcount_next_reg[8]_rep__4_0 ,
    \hcount_next_reg[8]_rep__5_0 ,
    \hcount_next_reg[8]_rep__6_0 ,
    ADDRA,
    \hcount_next_reg[8]_rep__8_0 ,
    \hcount_next_reg[8]_rep__9_0 ,
    ADDRB,
    \hcount_next_reg[8]_rep__11_0 ,
    \hcount_next_reg[8]_rep__12_0 ,
    \hcount_next_reg[8]_rep__13_0 ,
    \hcount_next_reg[8]_rep__14_0 ,
    \hcount_next_reg[8]_rep__15_0 ,
    \hcount_next_reg[8]_rep__16_0 ,
    \hcount_next_reg[8]_rep__17_0 ,
    \hcount_next_reg[8]_rep__18_0 ,
    \hcount_next_reg[8]_rep__19_0 ,
    \hcount_next_reg[8]_rep__20_0 ,
    \hcount_next_reg[8]_rep__21_0 ,
    \hcount_next_reg[8]_rep__22_0 ,
    \hcount_next_reg[6]_rep_0 ,
    \hcount_next_reg[6]_rep__15_0 ,
    \hcount_next_reg[6]_rep__19_0 ,
    \hcount_next_reg[6]_rep__23_0 ,
    ADDRC,
    \hcount_next_reg[5]_rep__13_0 ,
    \hcount_next_reg[5]_rep__15_0 ,
    \hcount_next_reg[5]_rep__21_0 ,
    \hcount_next_reg[3]_rep__10_0 ,
    hsync,
    SR,
    vsync,
    clk);
  output [3:0]Q;
  output \hcount_next_reg[3]_rep_0 ;
  output \vcount_next_reg[5]_rep_0 ;
  output \vcount_next_reg[5]_rep__0_0 ;
  output \vcount_next_reg[4]_rep_0 ;
  output \vcount_next_reg[4]_rep__0_0 ;
  output \vcount_next_reg[4]_rep__1_0 ;
  output \vcount_next_reg[4]_rep__2_0 ;
  output \vcount_next_reg[3]_rep_0 ;
  output \vcount_next_reg[3]_rep__0_0 ;
  output \vcount_next_reg[3]_rep__1_0 ;
  output \vcount_next_reg[3]_rep__2_0 ;
  output \vcount_next_reg[3]_rep__3_0 ;
  output \vcount_next_reg[3]_rep__4_0 ;
  output \vcount_next_reg[3]_rep__5_0 ;
  output \vcount_next_reg[3]_rep__6_0 ;
  output \vcount_next_reg[3]_rep__7_0 ;
  output \vcount_next_reg[3]_rep__8_0 ;
  output \vcount_next_reg[3]_rep__9_0 ;
  output \vcount_next_reg[3]_rep__10_0 ;
  output [6:0]out;
  output [4:0]\hcount_next_reg[8]_rep_0 ;
  output [0:0]\hcount_next_reg[8]_rep__0_0 ;
  output [4:0]\hcount_next_reg[8]_rep__1_0 ;
  output [4:0]\hcount_next_reg[8]_rep__2_0 ;
  output [4:0]\hcount_next_reg[8]_rep__3_0 ;
  output [4:0]\hcount_next_reg[8]_rep__4_0 ;
  output [0:0]\hcount_next_reg[8]_rep__5_0 ;
  output [4:0]\hcount_next_reg[8]_rep__6_0 ;
  output [4:0]ADDRA;
  output [0:0]\hcount_next_reg[8]_rep__8_0 ;
  output [4:0]\hcount_next_reg[8]_rep__9_0 ;
  output [4:0]ADDRB;
  output [4:0]\hcount_next_reg[8]_rep__11_0 ;
  output [3:0]\hcount_next_reg[8]_rep__12_0 ;
  output [4:0]\hcount_next_reg[8]_rep__13_0 ;
  output [4:0]\hcount_next_reg[8]_rep__14_0 ;
  output [3:0]\hcount_next_reg[8]_rep__15_0 ;
  output [4:0]\hcount_next_reg[8]_rep__16_0 ;
  output [4:0]\hcount_next_reg[8]_rep__17_0 ;
  output [4:0]\hcount_next_reg[8]_rep__18_0 ;
  output [4:0]\hcount_next_reg[8]_rep__19_0 ;
  output [2:0]\hcount_next_reg[8]_rep__20_0 ;
  output [4:0]\hcount_next_reg[8]_rep__21_0 ;
  output [4:0]\hcount_next_reg[8]_rep__22_0 ;
  output [0:0]\hcount_next_reg[6]_rep_0 ;
  output [3:0]\hcount_next_reg[6]_rep__15_0 ;
  output [3:0]\hcount_next_reg[6]_rep__19_0 ;
  output [1:0]\hcount_next_reg[6]_rep__23_0 ;
  output [1:0]ADDRC;
  output [0:0]\hcount_next_reg[5]_rep__13_0 ;
  output [0:0]\hcount_next_reg[5]_rep__15_0 ;
  output [1:0]\hcount_next_reg[5]_rep__21_0 ;
  output [0:0]\hcount_next_reg[3]_rep__10_0 ;
  output hsync;
  output [0:0]SR;
  output vsync;
  input clk;

  wire [4:0]ADDRA;
  wire [4:0]ADDRB;
  wire [1:0]ADDRC;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clear;
  wire clk;
  wire [10:0]hcount;
  wire \hcount_next[10]_i_2_n_0 ;
  wire \hcount_next[3]_i_1_n_0 ;
  wire \hcount_next[3]_rep_i_1__0_n_0 ;
  wire \hcount_next[3]_rep_i_1__10_n_0 ;
  wire \hcount_next[3]_rep_i_1__11_n_0 ;
  wire \hcount_next[3]_rep_i_1__12_n_0 ;
  wire \hcount_next[3]_rep_i_1__13_n_0 ;
  wire \hcount_next[3]_rep_i_1__14_n_0 ;
  wire \hcount_next[3]_rep_i_1__15_n_0 ;
  wire \hcount_next[3]_rep_i_1__16_n_0 ;
  wire \hcount_next[3]_rep_i_1__17_n_0 ;
  wire \hcount_next[3]_rep_i_1__18_n_0 ;
  wire \hcount_next[3]_rep_i_1__19_n_0 ;
  wire \hcount_next[3]_rep_i_1__1_n_0 ;
  wire \hcount_next[3]_rep_i_1__20_n_0 ;
  wire \hcount_next[3]_rep_i_1__21_n_0 ;
  wire \hcount_next[3]_rep_i_1__22_n_0 ;
  wire \hcount_next[3]_rep_i_1__23_n_0 ;
  wire \hcount_next[3]_rep_i_1__2_n_0 ;
  wire \hcount_next[3]_rep_i_1__3_n_0 ;
  wire \hcount_next[3]_rep_i_1__4_n_0 ;
  wire \hcount_next[3]_rep_i_1__5_n_0 ;
  wire \hcount_next[3]_rep_i_1__6_n_0 ;
  wire \hcount_next[3]_rep_i_1__7_n_0 ;
  wire \hcount_next[3]_rep_i_1__8_n_0 ;
  wire \hcount_next[3]_rep_i_1__9_n_0 ;
  wire \hcount_next[3]_rep_i_1_n_0 ;
  wire \hcount_next[4]_rep_i_1__0_n_0 ;
  wire \hcount_next[4]_rep_i_1__10_n_0 ;
  wire \hcount_next[4]_rep_i_1__11_n_0 ;
  wire \hcount_next[4]_rep_i_1__12_n_0 ;
  wire \hcount_next[4]_rep_i_1__13_n_0 ;
  wire \hcount_next[4]_rep_i_1__14_n_0 ;
  wire \hcount_next[4]_rep_i_1__15_n_0 ;
  wire \hcount_next[4]_rep_i_1__16_n_0 ;
  wire \hcount_next[4]_rep_i_1__17_n_0 ;
  wire \hcount_next[4]_rep_i_1__18_n_0 ;
  wire \hcount_next[4]_rep_i_1__19_n_0 ;
  wire \hcount_next[4]_rep_i_1__1_n_0 ;
  wire \hcount_next[4]_rep_i_1__20_n_0 ;
  wire \hcount_next[4]_rep_i_1__21_n_0 ;
  wire \hcount_next[4]_rep_i_1__22_n_0 ;
  wire \hcount_next[4]_rep_i_1__23_n_0 ;
  wire \hcount_next[4]_rep_i_1__2_n_0 ;
  wire \hcount_next[4]_rep_i_1__3_n_0 ;
  wire \hcount_next[4]_rep_i_1__4_n_0 ;
  wire \hcount_next[4]_rep_i_1__5_n_0 ;
  wire \hcount_next[4]_rep_i_1__6_n_0 ;
  wire \hcount_next[4]_rep_i_1__7_n_0 ;
  wire \hcount_next[4]_rep_i_1__8_n_0 ;
  wire \hcount_next[4]_rep_i_1__9_n_0 ;
  wire \hcount_next[4]_rep_i_1_n_0 ;
  wire \hcount_next[5]_rep_i_1__0_n_0 ;
  wire \hcount_next[5]_rep_i_1__10_n_0 ;
  wire \hcount_next[5]_rep_i_1__11_n_0 ;
  wire \hcount_next[5]_rep_i_1__12_n_0 ;
  wire \hcount_next[5]_rep_i_1__13_n_0 ;
  wire \hcount_next[5]_rep_i_1__14_n_0 ;
  wire \hcount_next[5]_rep_i_1__15_n_0 ;
  wire \hcount_next[5]_rep_i_1__16_n_0 ;
  wire \hcount_next[5]_rep_i_1__17_n_0 ;
  wire \hcount_next[5]_rep_i_1__18_n_0 ;
  wire \hcount_next[5]_rep_i_1__19_n_0 ;
  wire \hcount_next[5]_rep_i_1__1_n_0 ;
  wire \hcount_next[5]_rep_i_1__20_n_0 ;
  wire \hcount_next[5]_rep_i_1__21_n_0 ;
  wire \hcount_next[5]_rep_i_1__22_n_0 ;
  wire \hcount_next[5]_rep_i_1__2_n_0 ;
  wire \hcount_next[5]_rep_i_1__3_n_0 ;
  wire \hcount_next[5]_rep_i_1__4_n_0 ;
  wire \hcount_next[5]_rep_i_1__5_n_0 ;
  wire \hcount_next[5]_rep_i_1__6_n_0 ;
  wire \hcount_next[5]_rep_i_1__7_n_0 ;
  wire \hcount_next[5]_rep_i_1__8_n_0 ;
  wire \hcount_next[5]_rep_i_1__9_n_0 ;
  wire \hcount_next[5]_rep_i_1_n_0 ;
  wire \hcount_next[6]_rep_i_1__0_n_0 ;
  wire \hcount_next[6]_rep_i_1__10_n_0 ;
  wire \hcount_next[6]_rep_i_1__11_n_0 ;
  wire \hcount_next[6]_rep_i_1__12_n_0 ;
  wire \hcount_next[6]_rep_i_1__13_n_0 ;
  wire \hcount_next[6]_rep_i_1__14_n_0 ;
  wire \hcount_next[6]_rep_i_1__15_n_0 ;
  wire \hcount_next[6]_rep_i_1__16_n_0 ;
  wire \hcount_next[6]_rep_i_1__17_n_0 ;
  wire \hcount_next[6]_rep_i_1__18_n_0 ;
  wire \hcount_next[6]_rep_i_1__19_n_0 ;
  wire \hcount_next[6]_rep_i_1__1_n_0 ;
  wire \hcount_next[6]_rep_i_1__20_n_0 ;
  wire \hcount_next[6]_rep_i_1__21_n_0 ;
  wire \hcount_next[6]_rep_i_1__22_n_0 ;
  wire \hcount_next[6]_rep_i_1__23_n_0 ;
  wire \hcount_next[6]_rep_i_1__2_n_0 ;
  wire \hcount_next[6]_rep_i_1__3_n_0 ;
  wire \hcount_next[6]_rep_i_1__4_n_0 ;
  wire \hcount_next[6]_rep_i_1__5_n_0 ;
  wire \hcount_next[6]_rep_i_1__6_n_0 ;
  wire \hcount_next[6]_rep_i_1__7_n_0 ;
  wire \hcount_next[6]_rep_i_1__8_n_0 ;
  wire \hcount_next[6]_rep_i_1__9_n_0 ;
  wire \hcount_next[6]_rep_i_1_n_0 ;
  wire \hcount_next[8]_rep_i_1__0_n_0 ;
  wire \hcount_next[8]_rep_i_1__10_n_0 ;
  wire \hcount_next[8]_rep_i_1__11_n_0 ;
  wire \hcount_next[8]_rep_i_1__12_n_0 ;
  wire \hcount_next[8]_rep_i_1__13_n_0 ;
  wire \hcount_next[8]_rep_i_1__14_n_0 ;
  wire \hcount_next[8]_rep_i_1__15_n_0 ;
  wire \hcount_next[8]_rep_i_1__16_n_0 ;
  wire \hcount_next[8]_rep_i_1__17_n_0 ;
  wire \hcount_next[8]_rep_i_1__18_n_0 ;
  wire \hcount_next[8]_rep_i_1__19_n_0 ;
  wire \hcount_next[8]_rep_i_1__1_n_0 ;
  wire \hcount_next[8]_rep_i_1__20_n_0 ;
  wire \hcount_next[8]_rep_i_1__21_n_0 ;
  wire \hcount_next[8]_rep_i_1__22_n_0 ;
  wire \hcount_next[8]_rep_i_1__2_n_0 ;
  wire \hcount_next[8]_rep_i_1__3_n_0 ;
  wire \hcount_next[8]_rep_i_1__4_n_0 ;
  wire \hcount_next[8]_rep_i_1__5_n_0 ;
  wire \hcount_next[8]_rep_i_1__6_n_0 ;
  wire \hcount_next[8]_rep_i_1__7_n_0 ;
  wire \hcount_next[8]_rep_i_1__8_n_0 ;
  wire \hcount_next[8]_rep_i_1__9_n_0 ;
  wire \hcount_next[8]_rep_i_1_n_0 ;
  wire \hcount_next_reg[3]_rep_0 ;
  wire [0:0]\hcount_next_reg[3]_rep__10_0 ;
  wire [0:0]\hcount_next_reg[5]_rep__13_0 ;
  wire [0:0]\hcount_next_reg[5]_rep__15_0 ;
  wire [1:0]\hcount_next_reg[5]_rep__21_0 ;
  wire [0:0]\hcount_next_reg[6]_rep_0 ;
  wire [3:0]\hcount_next_reg[6]_rep__15_0 ;
  wire [3:0]\hcount_next_reg[6]_rep__19_0 ;
  wire [1:0]\hcount_next_reg[6]_rep__23_0 ;
  wire [4:0]\hcount_next_reg[8]_rep_0 ;
  wire [0:0]\hcount_next_reg[8]_rep__0_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__11_0 ;
  wire [3:0]\hcount_next_reg[8]_rep__12_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__13_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__14_0 ;
  wire [3:0]\hcount_next_reg[8]_rep__15_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__16_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__17_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__18_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__19_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__1_0 ;
  wire [2:0]\hcount_next_reg[8]_rep__20_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__21_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__22_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__2_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__3_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__4_0 ;
  wire [0:0]\hcount_next_reg[8]_rep__5_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__6_0 ;
  wire [0:0]\hcount_next_reg[8]_rep__8_0 ;
  wire [4:0]\hcount_next_reg[8]_rep__9_0 ;
  wire hsync;
  wire hsync_out_i_2_n_0;
  wire i___23_carry_i_1_n_0;
  wire i___23_carry_i_2_n_0;
  wire i___23_carry_i_3_n_0;
  wire i___23_carry_i_4_n_0;
  wire i___23_carry_i_5_n_0;
  wire i___23_carry_i_6_n_0;
  wire i___23_carry_i_7_n_0;
  wire i___23_carry_i_8_n_0;
  wire i___37_carry__0_i_1_n_0;
  wire i___37_carry__0_i_2_n_0;
  wire i___37_carry__0_i_3_n_0;
  wire i___37_carry__0_i_4_n_0;
  wire i___37_carry__0_i_5_n_0;
  wire i___37_carry__0_i_6_n_0;
  wire i___37_carry__1_i_2_n_0;
  wire i___37_carry__1_i_3_n_0;
  wire i___37_carry__1_i_4_n_0;
  wire i___37_carry__1_i_5_n_0;
  wire i___37_carry_i_1_n_0;
  wire i___37_carry_i_2_n_0;
  wire i___37_carry_i_4_n_0;
  wire i___37_carry_i_5_n_0;
  wire i___37_carry_i_6_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire [6:0]out;
  wire [10:0]p_0_in__0;
  wire [9:0]p_2_in;
  wire \red[3]_i_3_n_0 ;
  wire \red[3]_i_4_n_0 ;
  wire \red[3]_i_7_n_0 ;
  wire [5:0]vcount;
  wire \vcount_next0_inferred__0/i___23_carry__0_n_3 ;
  wire \vcount_next0_inferred__0/i___23_carry__0_n_6 ;
  wire \vcount_next0_inferred__0/i___23_carry__0_n_7 ;
  wire \vcount_next0_inferred__0/i___23_carry_n_0 ;
  wire \vcount_next0_inferred__0/i___23_carry_n_1 ;
  wire \vcount_next0_inferred__0/i___23_carry_n_2 ;
  wire \vcount_next0_inferred__0/i___23_carry_n_3 ;
  wire \vcount_next0_inferred__0/i___23_carry_n_4 ;
  wire \vcount_next0_inferred__0/i___23_carry_n_5 ;
  wire \vcount_next0_inferred__0/i___23_carry_n_6 ;
  wire \vcount_next0_inferred__0/i___37_carry__0_n_0 ;
  wire \vcount_next0_inferred__0/i___37_carry__0_n_1 ;
  wire \vcount_next0_inferred__0/i___37_carry__0_n_2 ;
  wire \vcount_next0_inferred__0/i___37_carry__0_n_3 ;
  wire \vcount_next0_inferred__0/i___37_carry__0_n_4 ;
  wire \vcount_next0_inferred__0/i___37_carry__0_n_5 ;
  wire \vcount_next0_inferred__0/i___37_carry__0_n_6 ;
  wire \vcount_next0_inferred__0/i___37_carry__0_n_7 ;
  wire \vcount_next0_inferred__0/i___37_carry__1_n_2 ;
  wire \vcount_next0_inferred__0/i___37_carry__1_n_3 ;
  wire \vcount_next0_inferred__0/i___37_carry__1_n_5 ;
  wire \vcount_next0_inferred__0/i___37_carry__1_n_6 ;
  wire \vcount_next0_inferred__0/i___37_carry__1_n_7 ;
  wire \vcount_next0_inferred__0/i___37_carry_n_0 ;
  wire \vcount_next0_inferred__0/i___37_carry_n_1 ;
  wire \vcount_next0_inferred__0/i___37_carry_n_2 ;
  wire \vcount_next0_inferred__0/i___37_carry_n_3 ;
  wire \vcount_next0_inferred__0/i___37_carry_n_4 ;
  wire \vcount_next0_inferred__0/i___37_carry_n_5 ;
  wire \vcount_next0_inferred__0/i__carry__0_n_0 ;
  wire \vcount_next0_inferred__0/i__carry__0_n_1 ;
  wire \vcount_next0_inferred__0/i__carry__0_n_2 ;
  wire \vcount_next0_inferred__0/i__carry__0_n_3 ;
  wire \vcount_next0_inferred__0/i__carry__1_n_0 ;
  wire \vcount_next0_inferred__0/i__carry__1_n_1 ;
  wire \vcount_next0_inferred__0/i__carry__1_n_2 ;
  wire \vcount_next0_inferred__0/i__carry__1_n_3 ;
  wire \vcount_next0_inferred__0/i__carry__1_n_4 ;
  wire \vcount_next0_inferred__0/i__carry__2_n_2 ;
  wire \vcount_next0_inferred__0/i__carry__2_n_7 ;
  wire \vcount_next0_inferred__0/i__carry_n_0 ;
  wire \vcount_next0_inferred__0/i__carry_n_1 ;
  wire \vcount_next0_inferred__0/i__carry_n_2 ;
  wire \vcount_next0_inferred__0/i__carry_n_3 ;
  wire [10:0]vcount_next1;
  wire \vcount_next[2]_i_1_n_0 ;
  wire \vcount_next[3]_rep_i_1__0_n_0 ;
  wire \vcount_next[3]_rep_i_1__10_n_0 ;
  wire \vcount_next[3]_rep_i_1__1_n_0 ;
  wire \vcount_next[3]_rep_i_1__2_n_0 ;
  wire \vcount_next[3]_rep_i_1__3_n_0 ;
  wire \vcount_next[3]_rep_i_1__4_n_0 ;
  wire \vcount_next[3]_rep_i_1__5_n_0 ;
  wire \vcount_next[3]_rep_i_1__6_n_0 ;
  wire \vcount_next[3]_rep_i_1__7_n_0 ;
  wire \vcount_next[3]_rep_i_1__8_n_0 ;
  wire \vcount_next[3]_rep_i_1__9_n_0 ;
  wire \vcount_next[3]_rep_i_1_n_0 ;
  wire \vcount_next[4]_i_2_n_0 ;
  wire \vcount_next[4]_rep_i_1__0_n_0 ;
  wire \vcount_next[4]_rep_i_1__1_n_0 ;
  wire \vcount_next[4]_rep_i_1__2_n_0 ;
  wire \vcount_next[4]_rep_i_1_n_0 ;
  wire \vcount_next[5]_i_2_n_0 ;
  wire \vcount_next[5]_rep_i_1__0_n_0 ;
  wire \vcount_next[5]_rep_i_1_n_0 ;
  wire \vcount_next[6]_i_2_n_0 ;
  wire \vcount_next[7]_i_2_n_0 ;
  wire \vcount_next[9]_i_3_n_0 ;
  wire \vcount_next[9]_i_4_n_0 ;
  wire \vcount_next[9]_i_5_n_0 ;
  wire \vcount_next_reg[3]_rep_0 ;
  wire \vcount_next_reg[3]_rep__0_0 ;
  wire \vcount_next_reg[3]_rep__10_0 ;
  wire \vcount_next_reg[3]_rep__1_0 ;
  wire \vcount_next_reg[3]_rep__2_0 ;
  wire \vcount_next_reg[3]_rep__3_0 ;
  wire \vcount_next_reg[3]_rep__4_0 ;
  wire \vcount_next_reg[3]_rep__5_0 ;
  wire \vcount_next_reg[3]_rep__6_0 ;
  wire \vcount_next_reg[3]_rep__7_0 ;
  wire \vcount_next_reg[3]_rep__8_0 ;
  wire \vcount_next_reg[3]_rep__9_0 ;
  wire \vcount_next_reg[4]_rep_0 ;
  wire \vcount_next_reg[4]_rep__0_0 ;
  wire \vcount_next_reg[4]_rep__1_0 ;
  wire \vcount_next_reg[4]_rep__2_0 ;
  wire \vcount_next_reg[5]_rep_0 ;
  wire \vcount_next_reg[5]_rep__0_0 ;
  wire vsync;
  wire vsync_out_i_2_n_0;
  wire [0:0]\NLW_vcount_next0_inferred__0/i___23_carry_O_UNCONNECTED ;
  wire [3:1]\NLW_vcount_next0_inferred__0/i___23_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_vcount_next0_inferred__0/i___23_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_vcount_next0_inferred__0/i___37_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_vcount_next0_inferred__0/i___37_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_vcount_next0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_vcount_next0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_vcount_next0_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_vcount_next0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_vcount_next0_inferred__0/i__carry__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hcount_next[0]_i_1 
       (.I0(hcount[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[10]_i_1 
       (.I0(hcount[10]),
        .I1(\hcount_next_reg[8]_rep__4_0 [4]),
        .I2(\hcount_next_reg[8]_rep__3_0 [3]),
        .I3(out[4]),
        .I4(\hcount_next[10]_i_2_n_0 ),
        .I5(out[6]),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \hcount_next[10]_i_2 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__22_0 [1]),
        .I2(hcount[2]),
        .I3(hcount[0]),
        .I4(hcount[1]),
        .I5(\hcount_next_reg[3]_rep_0 ),
        .O(\hcount_next[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[1]_i_1 
       (.I0(hcount[0]),
        .I1(hcount[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \hcount_next[2]_i_1 
       (.I0(hcount[2]),
        .I1(hcount[0]),
        .I2(hcount[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_i_1 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__0 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__1 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__10 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__11 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__12 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__13 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__14 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__15 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__15_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__16 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__16_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__17 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__17_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__18 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__18_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__19 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__19_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__2 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__20 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__20_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__21 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__21_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__22 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__22_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__23 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__23_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__3 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__4 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__5 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__6 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__7 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__8 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[3]_rep_i_1__9 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .O(\hcount_next[3]_rep_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_i_1 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[3]_rep_0 ),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(out[0]),
        .O(\hcount_next[4]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__0 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__1 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__10 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__11 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__12 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__13 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__14 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__15 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__16 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__17 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__18 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__19 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__2 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__20 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__21 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__22 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__23 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__3 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__4 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__5 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__6 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__7 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__8 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[4]_rep_i_1__9 
       (.I0(out[1]),
        .I1(hcount[2]),
        .I2(hcount[0]),
        .I3(hcount[1]),
        .I4(\hcount_next_reg[8]_rep_0 [0]),
        .O(\hcount_next[4]_rep_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_i_1 
       (.I0(out[2]),
        .I1(\hcount_next_reg[3]_rep_0 ),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(out[1]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__3_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[6]_rep__19_0 [1]),
        .O(\hcount_next[5]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__0 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__3_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[6]_rep__19_0 [1]),
        .O(\hcount_next[5]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__1 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__3_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[6]_rep__19_0 [1]),
        .O(\hcount_next[5]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__10 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__11_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(ADDRB[1]),
        .O(\hcount_next[5]_rep_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__11 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__15_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__14_0 [1]),
        .O(\hcount_next[5]_rep_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__12 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__15_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__14_0 [1]),
        .O(\hcount_next[5]_rep_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__13 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__15_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__14_0 [1]),
        .O(\hcount_next[5]_rep_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__14 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__15_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__14_0 [1]),
        .O(\hcount_next[5]_rep_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__15 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__19_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__18_0 [1]),
        .O(\hcount_next[5]_rep_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__16 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__19_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__18_0 [1]),
        .O(\hcount_next[5]_rep_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__17 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__19_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__18_0 [1]),
        .O(\hcount_next[5]_rep_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__18 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__19_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__18_0 [1]),
        .O(\hcount_next[5]_rep_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__19 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__22_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__22_0 [1]),
        .O(\hcount_next[5]_rep_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__2 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__3_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[6]_rep__19_0 [1]),
        .O(\hcount_next[5]_rep_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__20 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__22_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__22_0 [1]),
        .O(\hcount_next[5]_rep_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__21 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__22_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__22_0 [1]),
        .O(\hcount_next[5]_rep_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__22 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__22_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[8]_rep__22_0 [1]),
        .O(\hcount_next[5]_rep_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__3 
       (.I0(out[2]),
        .I1(ADDRA[0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[6]_rep__15_0 [1]),
        .O(\hcount_next[5]_rep_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__4 
       (.I0(out[2]),
        .I1(ADDRA[0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[6]_rep__15_0 [1]),
        .O(\hcount_next[5]_rep_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__5 
       (.I0(out[2]),
        .I1(ADDRA[0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[6]_rep__15_0 [1]),
        .O(\hcount_next[5]_rep_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__6 
       (.I0(out[2]),
        .I1(ADDRA[0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(\hcount_next_reg[6]_rep__15_0 [1]),
        .O(\hcount_next[5]_rep_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__7 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__11_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(ADDRB[1]),
        .O(\hcount_next[5]_rep_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__8 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__11_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(ADDRB[1]),
        .O(\hcount_next[5]_rep_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hcount_next[5]_rep_i_1__9 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__11_0 [0]),
        .I2(hcount[1]),
        .I3(hcount[0]),
        .I4(hcount[2]),
        .I5(ADDRB[1]),
        .O(\hcount_next[5]_rep_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_i_1 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(p_0_in__0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__0 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__1 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__10 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__11 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__12 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__13 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__14 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__15 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__16 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__17 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__18 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__19 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__2 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__20 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__21 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__22 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__23 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__3 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__4 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__5 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__6 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__7 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__8 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hcount_next[6]_rep_i_1__9 
       (.I0(out[3]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[6]_rep_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \hcount_next[7]_i_1 
       (.I0(out[4]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .I2(out[3]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_i_1 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(p_0_in__0[8]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__0 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__1_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__1 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__1_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__10 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__11 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__12 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__13 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__14 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__15 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__15_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__16 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__16_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__17 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__17_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__18 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__18_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__19 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__19_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__2 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__20 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__20_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__21 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__21_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__22 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__22_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__3 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__4 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__5 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__6 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__7 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__8 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hcount_next[8]_rep_i_1__9 
       (.I0(\hcount_next_reg[8]_rep_0 [4]),
        .I1(\hcount_next_reg[8]_rep__22_0 [3]),
        .I2(out[4]),
        .I3(\hcount_next[10]_i_2_n_0 ),
        .O(\hcount_next[8]_rep_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hcount_next[9]_i_1 
       (.I0(out[6]),
        .I1(\hcount_next[10]_i_2_n_0 ),
        .I2(out[4]),
        .I3(\hcount_next_reg[8]_rep__3_0 [3]),
        .I4(\hcount_next_reg[8]_rep__4_0 [4]),
        .O(p_0_in__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(hcount[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(hcount[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(hcount[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(hcount[2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_i_1_n_0 ),
        .Q(out[0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1_n_0 ),
        .Q(\hcount_next_reg[3]_rep_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__0_n_0 ),
        .Q(\hcount_next_reg[8]_rep_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__1 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__1_n_0 ),
        .Q(\hcount_next_reg[8]_rep__1_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__10 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__10_n_0 ),
        .Q(\hcount_next_reg[3]_rep__10_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__11 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__11_n_0 ),
        .Q(ADDRB[0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__12 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__12_n_0 ),
        .Q(\hcount_next_reg[8]_rep__11_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__13 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__13_n_0 ),
        .Q(\hcount_next_reg[8]_rep__12_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__14 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__14_n_0 ),
        .Q(\hcount_next_reg[8]_rep__13_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__15 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__15_n_0 ),
        .Q(\hcount_next_reg[8]_rep__14_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__16 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__16_n_0 ),
        .Q(\hcount_next_reg[8]_rep__15_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__17 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__17_n_0 ),
        .Q(\hcount_next_reg[8]_rep__16_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__18 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__18_n_0 ),
        .Q(\hcount_next_reg[8]_rep__17_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__19 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__19_n_0 ),
        .Q(\hcount_next_reg[8]_rep__18_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__2 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__2_n_0 ),
        .Q(\hcount_next_reg[8]_rep__2_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__20 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__20_n_0 ),
        .Q(\hcount_next_reg[8]_rep__19_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__21 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__21_n_0 ),
        .Q(\hcount_next_reg[8]_rep__21_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__22 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__22_n_0 ),
        .Q(\hcount_next_reg[5]_rep__21_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__23 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__23_n_0 ),
        .Q(\hcount_next_reg[8]_rep__22_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__3 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__3_n_0 ),
        .Q(\hcount_next_reg[6]_rep__19_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__4 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__4_n_0 ),
        .Q(\hcount_next_reg[8]_rep__3_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__5 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__5_n_0 ),
        .Q(\hcount_next_reg[8]_rep__4_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__6 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__6_n_0 ),
        .Q(\hcount_next_reg[8]_rep__6_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__7 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__7_n_0 ),
        .Q(\hcount_next_reg[6]_rep__15_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__8 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__8_n_0 ),
        .Q(ADDRA[0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[3]_rep__9 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[3]_rep_i_1__9_n_0 ),
        .Q(\hcount_next_reg[8]_rep__9_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(out[1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1_n_0 ),
        .Q(\hcount_next_reg[6]_rep__23_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__0_n_0 ),
        .Q(\hcount_next_reg[8]_rep__22_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__1 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__1_n_0 ),
        .Q(\hcount_next_reg[8]_rep__21_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__10 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__10_n_0 ),
        .Q(\hcount_next_reg[8]_rep__12_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__11 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__11_n_0 ),
        .Q(\hcount_next_reg[8]_rep__11_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__12 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__12_n_0 ),
        .Q(ADDRB[1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__13 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__13_n_0 ),
        .Q(ADDRC[0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__14 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__14_n_0 ),
        .Q(\hcount_next_reg[8]_rep__9_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__15 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__15_n_0 ),
        .Q(ADDRA[1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__16 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__16_n_0 ),
        .Q(\hcount_next_reg[6]_rep__15_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__17 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__17_n_0 ),
        .Q(\hcount_next_reg[8]_rep__6_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__18 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__18_n_0 ),
        .Q(\hcount_next_reg[8]_rep__4_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__19 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__19_n_0 ),
        .Q(\hcount_next_reg[8]_rep__3_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__2 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__2_n_0 ),
        .Q(\hcount_next_reg[8]_rep__20_0 [0]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__20 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__20_n_0 ),
        .Q(\hcount_next_reg[6]_rep__19_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__21 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__21_n_0 ),
        .Q(\hcount_next_reg[8]_rep__2_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__22 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__22_n_0 ),
        .Q(\hcount_next_reg[8]_rep__1_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__23 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__23_n_0 ),
        .Q(\hcount_next_reg[8]_rep_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__3 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__3_n_0 ),
        .Q(\hcount_next_reg[8]_rep__19_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__4 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__4_n_0 ),
        .Q(\hcount_next_reg[8]_rep__18_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__5 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__5_n_0 ),
        .Q(\hcount_next_reg[8]_rep__17_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__6 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__6_n_0 ),
        .Q(\hcount_next_reg[8]_rep__16_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__7 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__7_n_0 ),
        .Q(\hcount_next_reg[8]_rep__15_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__8 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__8_n_0 ),
        .Q(\hcount_next_reg[8]_rep__14_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[4]_rep__9 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[4]_rep_i_1__9_n_0 ),
        .Q(\hcount_next_reg[8]_rep__13_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(out[2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1_n_0 ),
        .Q(\hcount_next_reg[8]_rep_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__0_n_0 ),
        .Q(\hcount_next_reg[8]_rep__1_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__1 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__1_n_0 ),
        .Q(\hcount_next_reg[8]_rep__2_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__10 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__10_n_0 ),
        .Q(ADDRB[2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__11 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__11_n_0 ),
        .Q(\hcount_next_reg[8]_rep__11_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__12 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__12_n_0 ),
        .Q(\hcount_next_reg[8]_rep__13_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__13 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__13_n_0 ),
        .Q(\hcount_next_reg[5]_rep__13_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__14 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__14_n_0 ),
        .Q(\hcount_next_reg[8]_rep__14_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__15 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__15_n_0 ),
        .Q(\hcount_next_reg[5]_rep__15_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__16 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__16_n_0 ),
        .Q(\hcount_next_reg[8]_rep__16_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__17 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__17_n_0 ),
        .Q(\hcount_next_reg[8]_rep__17_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__18 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__18_n_0 ),
        .Q(\hcount_next_reg[8]_rep__18_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__19 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__19_n_0 ),
        .Q(\hcount_next_reg[8]_rep__19_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__2 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__2_n_0 ),
        .Q(\hcount_next_reg[6]_rep__19_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__20 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__20_n_0 ),
        .Q(\hcount_next_reg[8]_rep__21_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__21 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__21_n_0 ),
        .Q(\hcount_next_reg[5]_rep__21_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__22 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__22_n_0 ),
        .Q(\hcount_next_reg[8]_rep__22_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__3 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__3_n_0 ),
        .Q(\hcount_next_reg[8]_rep__3_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__4 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__4_n_0 ),
        .Q(\hcount_next_reg[8]_rep__4_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__5 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__5_n_0 ),
        .Q(\hcount_next_reg[8]_rep__6_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__6 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__6_n_0 ),
        .Q(\hcount_next_reg[6]_rep__15_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__7 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__7_n_0 ),
        .Q(ADDRA[2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__8 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__8_n_0 ),
        .Q(\hcount_next_reg[8]_rep__9_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[5]_rep__9 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[5]_rep_i_1__9_n_0 ),
        .Q(ADDRC[1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(out[3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1_n_0 ),
        .Q(\hcount_next_reg[6]_rep_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__0_n_0 ),
        .Q(\hcount_next_reg[8]_rep__22_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__1 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__1_n_0 ),
        .Q(\hcount_next_reg[8]_rep__21_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__10 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__10_n_0 ),
        .Q(\hcount_next_reg[8]_rep__12_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__11 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__11_n_0 ),
        .Q(\hcount_next_reg[8]_rep__11_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__12 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__12_n_0 ),
        .Q(ADDRB[3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__13 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__13_n_0 ),
        .Q(\hcount_next_reg[8]_rep__9_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__14 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__14_n_0 ),
        .Q(ADDRA[3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__15 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__15_n_0 ),
        .Q(\hcount_next_reg[6]_rep__15_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__16 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__16_n_0 ),
        .Q(\hcount_next_reg[8]_rep__6_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__17 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__17_n_0 ),
        .Q(\hcount_next_reg[8]_rep__4_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__18 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__18_n_0 ),
        .Q(\hcount_next_reg[8]_rep__3_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__19 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__19_n_0 ),
        .Q(\hcount_next_reg[6]_rep__19_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__2 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__2_n_0 ),
        .Q(\hcount_next_reg[8]_rep__20_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__20 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__20_n_0 ),
        .Q(\hcount_next_reg[8]_rep__2_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__21 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__21_n_0 ),
        .Q(\hcount_next_reg[8]_rep__1_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__22 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__22_n_0 ),
        .Q(\hcount_next_reg[8]_rep_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__23 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__23_n_0 ),
        .Q(\hcount_next_reg[6]_rep__23_0 [1]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__3 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__3_n_0 ),
        .Q(\hcount_next_reg[8]_rep__19_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__4 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__4_n_0 ),
        .Q(\hcount_next_reg[8]_rep__18_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__5 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__5_n_0 ),
        .Q(\hcount_next_reg[8]_rep__17_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__6 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__6_n_0 ),
        .Q(\hcount_next_reg[8]_rep__16_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__7 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__7_n_0 ),
        .Q(\hcount_next_reg[8]_rep__15_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__8 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__8_n_0 ),
        .Q(\hcount_next_reg[8]_rep__14_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[6]_rep__9 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[6]_rep_i_1__9_n_0 ),
        .Q(\hcount_next_reg[8]_rep__13_0 [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(out[4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(out[5]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1_n_0 ),
        .Q(\hcount_next_reg[8]_rep_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__0_n_0 ),
        .Q(\hcount_next_reg[8]_rep__0_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__1 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__1_n_0 ),
        .Q(\hcount_next_reg[8]_rep__1_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__10 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__10_n_0 ),
        .Q(ADDRB[4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__11 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__11_n_0 ),
        .Q(\hcount_next_reg[8]_rep__11_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__12 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__12_n_0 ),
        .Q(\hcount_next_reg[8]_rep__12_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__13 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__13_n_0 ),
        .Q(\hcount_next_reg[8]_rep__13_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__14 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__14_n_0 ),
        .Q(\hcount_next_reg[8]_rep__14_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__15 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__15_n_0 ),
        .Q(\hcount_next_reg[8]_rep__15_0 [3]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__16 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__16_n_0 ),
        .Q(\hcount_next_reg[8]_rep__16_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__17 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__17_n_0 ),
        .Q(\hcount_next_reg[8]_rep__17_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__18 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__18_n_0 ),
        .Q(\hcount_next_reg[8]_rep__18_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__19 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__19_n_0 ),
        .Q(\hcount_next_reg[8]_rep__19_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__2 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__2_n_0 ),
        .Q(\hcount_next_reg[8]_rep__2_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__20 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__20_n_0 ),
        .Q(\hcount_next_reg[8]_rep__20_0 [2]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__21 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__21_n_0 ),
        .Q(\hcount_next_reg[8]_rep__21_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__22 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__22_n_0 ),
        .Q(\hcount_next_reg[8]_rep__22_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__3 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__3_n_0 ),
        .Q(\hcount_next_reg[8]_rep__3_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__4 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__4_n_0 ),
        .Q(\hcount_next_reg[8]_rep__4_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__5 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__5_n_0 ),
        .Q(\hcount_next_reg[8]_rep__5_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__6 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__6_n_0 ),
        .Q(\hcount_next_reg[8]_rep__6_0 [4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__7 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__7_n_0 ),
        .Q(ADDRA[4]),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__8 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__8_n_0 ),
        .Q(\hcount_next_reg[8]_rep__8_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "hcount_next_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[8]_rep__9 
       (.C(clk),
        .CE(1'b1),
        .D(\hcount_next[8]_rep_i_1__9_n_0 ),
        .Q(\hcount_next_reg[8]_rep__9_0 [4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \hcount_next_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(out[6]),
        .R(clear));
  LUT6 #(
    .INIT(64'h0000000088888880)) 
    hsync_out_i_1
       (.I0(out[5]),
        .I1(out[6]),
        .I2(out[4]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(hsync_out_i_2_n_0),
        .O(hsync));
  LUT6 #(
    .INIT(64'hFFFEAAAAAAAAAAAA)) 
    hsync_out_i_2
       (.I0(hcount[10]),
        .I1(\hcount_next_reg[3]_rep_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[3]),
        .I5(out[4]),
        .O(hsync_out_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___23_carry_i_1
       (.I0(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .I1(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .O(i___23_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    i___23_carry_i_2
       (.I0(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .I1(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .I2(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .O(i___23_carry_i_2_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i___23_carry_i_3
       (.I0(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .I1(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .O(i___23_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___23_carry_i_4
       (.I0(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .I1(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .O(i___23_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i___23_carry_i_5
       (.I0(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .I1(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .O(i___23_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    i___23_carry_i_6
       (.I0(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .I1(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .I2(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .O(i___23_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    i___23_carry_i_7
       (.I0(i___23_carry_i_3_n_0),
        .I1(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .I2(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .I3(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .O(i___23_carry_i_7_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    i___23_carry_i_8
       (.I0(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .I1(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .I2(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .O(i___23_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    i___37_carry__0_i_1
       (.I0(i__carry__0_i_9_n_0),
        .I1(vcount[5]),
        .I2(Q[0]),
        .O(i___37_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___37_carry__0_i_2
       (.I0(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .I1(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .O(i___37_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    i___37_carry__0_i_3
       (.I0(vcount[5]),
        .I1(Q[0]),
        .I2(i__carry__0_i_9_n_0),
        .I3(Q[1]),
        .I4(\vcount_next0_inferred__0/i___23_carry_n_5 ),
        .O(i___37_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___37_carry__0_i_4
       (.I0(vcount_next1[6]),
        .I1(\vcount_next0_inferred__0/i___23_carry_n_6 ),
        .O(i___37_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    i___37_carry__0_i_5
       (.I0(i__carry__0_i_1_n_0),
        .I1(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .I2(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .I3(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .O(i___37_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___37_carry__0_i_6
       (.I0(vcount_next1[4]),
        .I1(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .I2(\vcount_next0_inferred__0/i__carry__2_n_2 ),
        .O(i___37_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    i___37_carry__1_i_1
       (.I0(vcount[5]),
        .I1(Q[0]),
        .I2(i__carry__0_i_9_n_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(vcount_next1[9]));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    i___37_carry__1_i_2
       (.I0(Q[1]),
        .I1(i__carry__0_i_9_n_0),
        .I2(Q[0]),
        .I3(vcount[5]),
        .I4(Q[2]),
        .O(i___37_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___37_carry__1_i_3
       (.I0(\vcount_next0_inferred__0/i___23_carry__0_n_6 ),
        .I1(vcount_next1[10]),
        .O(i___37_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___37_carry__1_i_4
       (.I0(vcount_next1[9]),
        .I1(\vcount_next0_inferred__0/i___23_carry__0_n_7 ),
        .O(i___37_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    i___37_carry__1_i_5
       (.I0(Q[1]),
        .I1(i__carry__0_i_9_n_0),
        .I2(Q[0]),
        .I3(vcount[5]),
        .I4(Q[2]),
        .I5(\vcount_next0_inferred__0/i___23_carry_n_4 ),
        .O(i___37_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___37_carry_i_1
       (.I0(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .O(i___37_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    i___37_carry_i_2
       (.I0(vcount[1]),
        .I1(vcount[0]),
        .I2(vcount[2]),
        .O(i___37_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___37_carry_i_3
       (.I0(vcount[0]),
        .O(vcount_next1[0]));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    i___37_carry_i_4
       (.I0(vcount[3]),
        .I1(vcount[1]),
        .I2(vcount[0]),
        .I3(vcount[2]),
        .I4(\vcount_next0_inferred__0/i__carry__2_n_7 ),
        .O(i___37_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6A95)) 
    i___37_carry_i_5
       (.I0(vcount[2]),
        .I1(vcount[0]),
        .I2(vcount[1]),
        .I3(\vcount_next0_inferred__0/i__carry__1_n_4 ),
        .O(i___37_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___37_carry_i_6
       (.I0(vcount[1]),
        .I1(vcount[0]),
        .O(i___37_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    i__carry__0_i_1
       (.I0(vcount[1]),
        .I1(vcount[0]),
        .I2(vcount[2]),
        .I3(vcount[3]),
        .I4(vcount[4]),
        .I5(vcount[5]),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    i__carry__0_i_10
       (.I0(i__carry__0_i_9_n_0),
        .I1(vcount[5]),
        .I2(Q[0]),
        .O(vcount_next1[6]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    i__carry__0_i_2
       (.I0(vcount[1]),
        .I1(vcount[0]),
        .I2(vcount[2]),
        .I3(vcount[3]),
        .I4(vcount[4]),
        .O(vcount_next1[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_3
       (.I0(vcount[2]),
        .I1(vcount[0]),
        .I2(vcount[1]),
        .I3(vcount[3]),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    i__carry__0_i_4
       (.I0(vcount[1]),
        .I1(vcount[0]),
        .I2(vcount[2]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hA966)) 
    i__carry__0_i_5
       (.I0(Q[1]),
        .I1(i__carry__0_i_9_n_0),
        .I2(Q[0]),
        .I3(vcount[5]),
        .O(i__carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6AAAAAAA95555555)) 
    i__carry__0_i_6
       (.I0(vcount[4]),
        .I1(vcount[3]),
        .I2(vcount[2]),
        .I3(vcount[0]),
        .I4(vcount[1]),
        .I5(vcount_next1[6]),
        .O(i__carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9AA5A5A5A5A5A5A5)) 
    i__carry__0_i_7
       (.I0(vcount[5]),
        .I1(vcount[4]),
        .I2(vcount[3]),
        .I3(vcount[2]),
        .I4(vcount[0]),
        .I5(vcount[1]),
        .O(i__carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h9AA5A5A5)) 
    i__carry__0_i_8
       (.I0(vcount[4]),
        .I1(vcount[3]),
        .I2(vcount[2]),
        .I3(vcount[0]),
        .I4(vcount[1]),
        .O(i__carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    i__carry__0_i_9
       (.I0(vcount[4]),
        .I1(vcount[3]),
        .I2(vcount[2]),
        .I3(vcount[0]),
        .I4(vcount[1]),
        .O(i__carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    i__carry__1_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(i__carry__0_i_9_n_0),
        .I3(Q[0]),
        .I4(vcount[5]),
        .I5(Q[3]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hF708)) 
    i__carry__1_i_2
       (.I0(vcount[5]),
        .I1(Q[0]),
        .I2(i__carry__0_i_9_n_0),
        .I3(Q[1]),
        .O(i__carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    i__carry__1_i_3
       (.I0(i__carry__0_i_9_n_0),
        .I1(vcount[5]),
        .I2(Q[0]),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h5595555555555555)) 
    i__carry__1_i_4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(i__carry__0_i_9_n_0),
        .I4(Q[0]),
        .I5(vcount[5]),
        .O(i__carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h5155555559555555)) 
    i__carry__1_i_5
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(i__carry__0_i_9_n_0),
        .I3(Q[0]),
        .I4(vcount[5]),
        .I5(Q[3]),
        .O(i__carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hA59AA5A5A5A5A5A5)) 
    i__carry__1_i_6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(i__carry__0_i_9_n_0),
        .I4(Q[0]),
        .I5(vcount[5]),
        .O(i__carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'hA5A9A569)) 
    i__carry__1_i_7
       (.I0(Q[2]),
        .I1(vcount[5]),
        .I2(Q[0]),
        .I3(i__carry__0_i_9_n_0),
        .I4(Q[1]),
        .O(i__carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    i__carry__2_i_1
       (.I0(Q[3]),
        .I1(vcount[5]),
        .I2(Q[0]),
        .I3(i__carry__0_i_9_n_0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(vcount_next1[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    i__carry__2_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(i__carry__0_i_9_n_0),
        .I3(Q[0]),
        .I4(vcount[5]),
        .I5(Q[3]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1
       (.I0(vcount[0]),
        .I1(vcount[1]),
        .O(vcount_next1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(vcount[0]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA969)) 
    i__carry_i_3
       (.I0(vcount[3]),
        .I1(vcount[1]),
        .I2(vcount[0]),
        .I3(vcount[2]),
        .O(i__carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hA6)) 
    i__carry_i_4
       (.I0(vcount[2]),
        .I1(vcount[0]),
        .I2(vcount[1]),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5
       (.I0(vcount[1]),
        .I1(vcount[0]),
        .O(i__carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_6
       (.I0(vcount[0]),
        .O(i__carry_i_6_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    \red[3]_i_1 
       (.I0(\red[3]_i_3_n_0 ),
        .I1(\red[3]_i_4_n_0 ),
        .I2(hcount[10]),
        .O(SR));
  LUT6 #(
    .INIT(64'hA8A8A888A888A888)) 
    \red[3]_i_3 
       (.I0(Q[3]),
        .I1(\red[3]_i_7_n_0 ),
        .I2(Q[0]),
        .I3(\vcount_next_reg[5]_rep__0_0 ),
        .I4(vcount[4]),
        .I5(vcount[3]),
        .O(\red[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \red[3]_i_4 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[4]),
        .I3(out[6]),
        .I4(out[5]),
        .O(\red[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \red[3]_i_7 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\red[3]_i_7_n_0 ));
  CARRY4 \vcount_next0_inferred__0/i___23_carry 
       (.CI(1'b0),
        .CO({\vcount_next0_inferred__0/i___23_carry_n_0 ,\vcount_next0_inferred__0/i___23_carry_n_1 ,\vcount_next0_inferred__0/i___23_carry_n_2 ,\vcount_next0_inferred__0/i___23_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___23_carry_i_1_n_0,i___23_carry_i_2_n_0,i___23_carry_i_3_n_0,i___23_carry_i_4_n_0}),
        .O({\vcount_next0_inferred__0/i___23_carry_n_4 ,\vcount_next0_inferred__0/i___23_carry_n_5 ,\vcount_next0_inferred__0/i___23_carry_n_6 ,\NLW_vcount_next0_inferred__0/i___23_carry_O_UNCONNECTED [0]}),
        .S({i___23_carry_i_5_n_0,i___23_carry_i_6_n_0,i___23_carry_i_7_n_0,i___23_carry_i_8_n_0}));
  CARRY4 \vcount_next0_inferred__0/i___23_carry__0 
       (.CI(\vcount_next0_inferred__0/i___23_carry_n_0 ),
        .CO({\NLW_vcount_next0_inferred__0/i___23_carry__0_CO_UNCONNECTED [3:1],\vcount_next0_inferred__0/i___23_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vcount_next0_inferred__0/i___23_carry__0_O_UNCONNECTED [3:2],\vcount_next0_inferred__0/i___23_carry__0_n_6 ,\vcount_next0_inferred__0/i___23_carry__0_n_7 }),
        .S({1'b0,1'b0,\vcount_next0_inferred__0/i__carry__2_n_7 ,\vcount_next0_inferred__0/i__carry__1_n_4 }));
  CARRY4 \vcount_next0_inferred__0/i___37_carry 
       (.CI(1'b0),
        .CO({\vcount_next0_inferred__0/i___37_carry_n_0 ,\vcount_next0_inferred__0/i___37_carry_n_1 ,\vcount_next0_inferred__0/i___37_carry_n_2 ,\vcount_next0_inferred__0/i___37_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i___37_carry_i_1_n_0,i___37_carry_i_2_n_0,1'b1,vcount_next1[0]}),
        .O({\vcount_next0_inferred__0/i___37_carry_n_4 ,\vcount_next0_inferred__0/i___37_carry_n_5 ,p_2_in[1:0]}),
        .S({i___37_carry_i_4_n_0,i___37_carry_i_5_n_0,i___37_carry_i_6_n_0,vcount[0]}));
  CARRY4 \vcount_next0_inferred__0/i___37_carry__0 
       (.CI(\vcount_next0_inferred__0/i___37_carry_n_0 ),
        .CO({\vcount_next0_inferred__0/i___37_carry__0_n_0 ,\vcount_next0_inferred__0/i___37_carry__0_n_1 ,\vcount_next0_inferred__0/i___37_carry__0_n_2 ,\vcount_next0_inferred__0/i___37_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_2_n_0,i___37_carry__0_i_1_n_0,i__carry__0_i_1_n_0,i___37_carry__0_i_2_n_0}),
        .O({\vcount_next0_inferred__0/i___37_carry__0_n_4 ,\vcount_next0_inferred__0/i___37_carry__0_n_5 ,\vcount_next0_inferred__0/i___37_carry__0_n_6 ,\vcount_next0_inferred__0/i___37_carry__0_n_7 }),
        .S({i___37_carry__0_i_3_n_0,i___37_carry__0_i_4_n_0,i___37_carry__0_i_5_n_0,i___37_carry__0_i_6_n_0}));
  CARRY4 \vcount_next0_inferred__0/i___37_carry__1 
       (.CI(\vcount_next0_inferred__0/i___37_carry__0_n_0 ),
        .CO({\NLW_vcount_next0_inferred__0/i___37_carry__1_CO_UNCONNECTED [3:2],\vcount_next0_inferred__0/i___37_carry__1_n_2 ,\vcount_next0_inferred__0/i___37_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,vcount_next1[9],i___37_carry__1_i_2_n_0}),
        .O({\NLW_vcount_next0_inferred__0/i___37_carry__1_O_UNCONNECTED [3],\vcount_next0_inferred__0/i___37_carry__1_n_5 ,\vcount_next0_inferred__0/i___37_carry__1_n_6 ,\vcount_next0_inferred__0/i___37_carry__1_n_7 }),
        .S({1'b0,i___37_carry__1_i_3_n_0,i___37_carry__1_i_4_n_0,i___37_carry__1_i_5_n_0}));
  CARRY4 \vcount_next0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\vcount_next0_inferred__0/i__carry_n_0 ,\vcount_next0_inferred__0/i__carry_n_1 ,\vcount_next0_inferred__0/i__carry_n_2 ,\vcount_next0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({vcount_next1[1],i__carry_i_2_n_0,1'b0,1'b1}),
        .O(\NLW_vcount_next0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0,i__carry_i_6_n_0}));
  CARRY4 \vcount_next0_inferred__0/i__carry__0 
       (.CI(\vcount_next0_inferred__0/i__carry_n_0 ),
        .CO({\vcount_next0_inferred__0/i__carry__0_n_0 ,\vcount_next0_inferred__0/i__carry__0_n_1 ,\vcount_next0_inferred__0/i__carry__0_n_2 ,\vcount_next0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1_n_0,vcount_next1[4],i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .O(\NLW_vcount_next0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  CARRY4 \vcount_next0_inferred__0/i__carry__1 
       (.CI(\vcount_next0_inferred__0/i__carry__0_n_0 ),
        .CO({\vcount_next0_inferred__0/i__carry__1_n_0 ,\vcount_next0_inferred__0/i__carry__1_n_1 ,\vcount_next0_inferred__0/i__carry__1_n_2 ,\vcount_next0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0}),
        .O({\vcount_next0_inferred__0/i__carry__1_n_4 ,\NLW_vcount_next0_inferred__0/i__carry__1_O_UNCONNECTED [2:0]}),
        .S({i__carry__1_i_4_n_0,i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0}));
  CARRY4 \vcount_next0_inferred__0/i__carry__2 
       (.CI(\vcount_next0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_vcount_next0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\vcount_next0_inferred__0/i__carry__2_n_2 ,\NLW_vcount_next0_inferred__0/i__carry__2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,vcount_next1[10]}),
        .O({\NLW_vcount_next0_inferred__0/i__carry__2_O_UNCONNECTED [3:1],\vcount_next0_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__2_i_2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h56556666)) 
    \vcount_next[2]_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .I1(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next[9]_i_5_n_0 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .O(\vcount_next[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__0 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__10 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__2 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__3 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__4 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__5 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__6 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__7 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__8 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[3]_rep_i_1__9 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I5(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[3]_rep_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[4]_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .I5(\vcount_next[4]_i_2_n_0 ),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \vcount_next[4]_i_2 
       (.I0(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I1(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[4]_rep_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .I5(\vcount_next[4]_i_2_n_0 ),
        .O(\vcount_next[4]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[4]_rep_i_1__0 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .I5(\vcount_next[4]_i_2_n_0 ),
        .O(\vcount_next[4]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[4]_rep_i_1__1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .I5(\vcount_next[4]_i_2_n_0 ),
        .O(\vcount_next[4]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[4]_rep_i_1__2 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .I5(\vcount_next[4]_i_2_n_0 ),
        .O(\vcount_next[4]_rep_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[5]_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_6 ),
        .I5(\vcount_next[5]_i_2_n_0 ),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \vcount_next[5]_i_2 
       (.I0(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .I1(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .O(\vcount_next[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[5]_rep_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_6 ),
        .I5(\vcount_next[5]_i_2_n_0 ),
        .O(\vcount_next[5]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000005DFFA2)) 
    \vcount_next[5]_rep_i_1__0 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_6 ),
        .I5(\vcount_next[5]_i_2_n_0 ),
        .O(\vcount_next[5]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C6C6C6C4C)) 
    \vcount_next[6]_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next0_inferred__0/i___37_carry__0_n_5 ),
        .I2(\vcount_next[6]_i_2_n_0 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__0_n_4 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I5(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \vcount_next[6]_i_2 
       (.I0(\vcount_next0_inferred__0/i___37_carry__0_n_6 ),
        .I1(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .I2(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I3(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .O(\vcount_next[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hC3C3D2D0)) 
    \vcount_next[7]_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[7]_i_2_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__0_n_4 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hA8000000)) 
    \vcount_next[7]_i_2 
       (.I0(\vcount_next0_inferred__0/i___37_carry__0_n_5 ),
        .I1(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .I2(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .I4(\vcount_next0_inferred__0/i___37_carry__0_n_6 ),
        .O(\vcount_next[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h3C70)) 
    \vcount_next[8]_i_1 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next[9]_i_5_n_0 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \vcount_next[9]_i_1 
       (.I0(hcount[10]),
        .I1(\vcount_next[9]_i_3_n_0 ),
        .I2(out[4]),
        .I3(\hcount_next_reg[8]_rep__4_0 [4]),
        .I4(out[6]),
        .I5(\vcount_next[9]_i_4_n_0 ),
        .O(clear));
  LUT4 #(
    .INIT(16'h4A44)) 
    \vcount_next[9]_i_2 
       (.I0(\vcount_next0_inferred__0/i___37_carry__1_n_6 ),
        .I1(\vcount_next0_inferred__0/i___37_carry__1_n_5 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__1_n_7 ),
        .I3(\vcount_next[9]_i_5_n_0 ),
        .O(p_2_in[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \vcount_next[9]_i_3 
       (.I0(out[2]),
        .I1(\hcount_next_reg[8]_rep__3_0 [3]),
        .O(\vcount_next[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vcount_next[9]_i_4 
       (.I0(\hcount_next_reg[3]_rep_0 ),
        .I1(hcount[1]),
        .I2(hcount[0]),
        .I3(hcount[2]),
        .I4(\hcount_next_reg[8]_rep__22_0 [1]),
        .O(\vcount_next[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1515155555555555)) 
    \vcount_next[9]_i_5 
       (.I0(\vcount_next0_inferred__0/i___37_carry__0_n_4 ),
        .I1(\vcount_next0_inferred__0/i___37_carry__0_n_6 ),
        .I2(\vcount_next0_inferred__0/i___37_carry__0_n_7 ),
        .I3(\vcount_next0_inferred__0/i___37_carry_n_4 ),
        .I4(\vcount_next0_inferred__0/i___37_carry_n_5 ),
        .I5(\vcount_next0_inferred__0/i___37_carry__0_n_5 ),
        .O(\vcount_next[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[0] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[0]),
        .Q(vcount[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[1] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[1]),
        .Q(vcount[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[2] 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[2]_i_1_n_0 ),
        .Q(vcount[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[3]),
        .Q(vcount[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1_n_0 ),
        .Q(\vcount_next_reg[3]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__0 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__0_n_0 ),
        .Q(\vcount_next_reg[3]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__1 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__1_n_0 ),
        .Q(\vcount_next_reg[3]_rep__1_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__10 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__10_n_0 ),
        .Q(\vcount_next_reg[3]_rep__10_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__2 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__2_n_0 ),
        .Q(\vcount_next_reg[3]_rep__2_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__3 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__3_n_0 ),
        .Q(\vcount_next_reg[3]_rep__3_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__4 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__4_n_0 ),
        .Q(\vcount_next_reg[3]_rep__4_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__5 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__5_n_0 ),
        .Q(\vcount_next_reg[3]_rep__5_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__6 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__6_n_0 ),
        .Q(\vcount_next_reg[3]_rep__6_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__7 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__7_n_0 ),
        .Q(\vcount_next_reg[3]_rep__7_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__8 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__8_n_0 ),
        .Q(\vcount_next_reg[3]_rep__8_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[3]_rep__9 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[3]_rep_i_1__9_n_0 ),
        .Q(\vcount_next_reg[3]_rep__9_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[4] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[4]),
        .Q(vcount[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[4]_rep 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[4]_rep_i_1_n_0 ),
        .Q(\vcount_next_reg[4]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[4]_rep__0 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[4]_rep_i_1__0_n_0 ),
        .Q(\vcount_next_reg[4]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[4]_rep__1 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[4]_rep_i_1__1_n_0 ),
        .Q(\vcount_next_reg[4]_rep__1_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[4]_rep__2 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[4]_rep_i_1__2_n_0 ),
        .Q(\vcount_next_reg[4]_rep__2_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[5] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[5]),
        .Q(vcount[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[5]_rep 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[5]_rep_i_1_n_0 ),
        .Q(\vcount_next_reg[5]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "vcount_next_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[5]_rep__0 
       (.C(clk),
        .CE(clear),
        .D(\vcount_next[5]_rep_i_1__0_n_0 ),
        .Q(\vcount_next_reg[5]_rep__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[6] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[6]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[7] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[7]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[8] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[8]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vcount_next_reg[9] 
       (.C(clk),
        .CE(clear),
        .D(p_2_in[9]),
        .Q(Q[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002228)) 
    vsync_out_i_1
       (.I0(\red[3]_i_3_n_0 ),
        .I1(vcount[2]),
        .I2(vcount[1]),
        .I3(vcount[0]),
        .I4(vsync_out_i_2_n_0),
        .O(vsync));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    vsync_out_i_2
       (.I0(Q[0]),
        .I1(vcount[3]),
        .I2(vcount[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\vcount_next_reg[5]_rep__0_0 ),
        .O(vsync_out_i_2_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
