INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'LWC_TB'
ERROR: [VRFC 10-4982] syntax error near 'protected' [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:137]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:140]
ERROR: [VRFC 10-4982] syntax error near 'protected' [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:141]
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:142]
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:143]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:159]
ERROR: [VRFC 10-874] illegal selected name prefix [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:165]
ERROR: [VRFC 10-3673] record name prefix type 'rand_state' is not a record type [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:165]
ERROR: [VRFC 10-874] illegal selected name prefix [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:169]
ERROR: [VRFC 10-3673] record name prefix type 'rand_state' is not a record type [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:169]
ERROR: [VRFC 10-2989] 'timing_mode' is not declared [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:234]
ERROR: [VRFC 10-2123] 0 definitions of operator "or" match here [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:234]
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:273]
ERROR: [VRFC 10-2989] 'clk_period' is not declared [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:274]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:274]
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:275]
ERROR: [VRFC 10-2989] 'clk_period' is not declared [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:276]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:276]
ERROR: [VRFC 10-2989] 'stop_clock' is not declared [/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd:272]
INFO: [#UNDEF] Sorry, too many errors..
