#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jan 14 10:23:52 2020
# Process ID: 15160
# Current directory: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12028 C:\Users\adam\Documents\Quantaser_RP_FPGA\FOG_kalmman2\project_tt.xpr
# Log file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/vivado.log
# Journal file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 803.047 ; gain = 71.836
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 14 10:27:25 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Tue Jan 14 10:27:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 14 10:50:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Tue Jan 14 10:50:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 14 12:24:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Tue Jan 14 12:24:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 14 13:03:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Tue Jan 14 13:03:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 14 13:52:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Tue Jan 14 13:52:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 14 13:58:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Tue Jan 14 13:58:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 14 14:11:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Tue Jan 14 14:11:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
open_bd_design {C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 938.680 ; gain = 16.742
open_bd_design {C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 11:01:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 11:01:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 11:46:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 11:46:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 11:59:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 11:59:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 12:09:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 12:09:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 12:23:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 12:23:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 12:24:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 12:24:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 13:05:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 13:05:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 13:14:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 13:14:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 13:35:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 13:35:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 13:48:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 13:48:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
set_property -dict [list CONFIG.dividend_and_quotient_width {64} CONFIG.divisor_width {32} CONFIG.fractional_width {32} CONFIG.latency {10}] [get_ips divider3]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider3/divider3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider3'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider3/divider3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider3/divider3.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.B_Width {64} CONFIG.Out_Width {64} CONFIG.Latency {1} CONFIG.B_Value {0000000000000000000000000000000000000000000000000000000000000000}] [get_ips adder3]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder3'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 14:34:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 14:34:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jan 17 14:51:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Fri Jan 17 14:51:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 12:13:01 2020...
