// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "07/15/2020 19:45:52"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Pipeline_SIMD (
	clk50,
	reset,
	go,
	clk_vga,
	InstrD,
	InstrDV,
	ALUResultEA,
	ALUResultM,
	ResultW,
	WriteDataM,
	V_SyncOut,
	H_SyncOut,
	and_enable,
	Stuck,
	vga_sync,
	RedOut,
	GreenOut,
	BlueOut,
	visible);
input 	clk50;
input 	reset;
input 	go;
input 	clk_vga;
output 	[25:0] InstrD;
output 	[25:0] InstrDV;
output 	[31:0] ALUResultEA;
output 	[31:0] ALUResultM;
output 	[31:0] ResultW;
output 	[31:0] WriteDataM;
output 	V_SyncOut;
output 	H_SyncOut;
output 	and_enable;
output 	Stuck;
output 	vga_sync;
output 	[7:0] RedOut;
output 	[7:0] GreenOut;
output 	[7:0] BlueOut;
output 	visible;

// Design Ports Information
// clk_vga	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[0]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[1]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[5]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[6]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[7]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[8]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[9]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[10]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[12]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[15]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[16]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[17]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[18]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[19]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[20]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[21]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[22]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[23]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[24]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrD[25]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[1]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[2]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[7]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[8]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[9]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[10]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[11]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[12]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[14]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[15]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[16]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[17]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[18]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[19]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[20]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[21]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[22]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[23]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[24]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrDV[25]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[1]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[2]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[3]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[6]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[7]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[8]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[9]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[10]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[11]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[12]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[13]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[14]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[15]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[16]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[17]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[18]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[19]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[20]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[21]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[22]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[23]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[24]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[25]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[26]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[27]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[28]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[29]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[30]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultEA[31]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[1]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[2]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[3]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[4]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[5]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[6]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[7]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[8]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[9]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[10]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[11]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[12]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[13]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[14]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[15]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[16]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[17]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[18]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[19]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[20]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[21]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[22]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[23]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[24]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[25]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[26]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[27]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[28]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[29]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[30]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[31]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[0]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[2]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[3]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[5]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[7]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[9]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[10]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[11]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[12]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[13]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[14]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[15]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[16]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[18]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[19]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[20]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[21]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[22]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[23]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[24]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[25]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[26]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[27]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[28]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[29]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[30]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[31]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[1]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[2]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[3]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[5]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[7]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[8]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[9]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[10]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[11]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[12]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[13]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[14]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[16]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[17]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[18]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[19]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[20]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[21]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[22]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[23]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[24]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[25]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[26]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[27]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[28]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[29]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[30]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[31]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_SyncOut	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_SyncOut	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// and_enable	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Stuck	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RedOut[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RedOut[1]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RedOut[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RedOut[3]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RedOut[4]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RedOut[5]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RedOut[6]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RedOut[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GreenOut[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GreenOut[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GreenOut[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GreenOut[3]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GreenOut[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GreenOut[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GreenOut[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GreenOut[7]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BlueOut[0]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BlueOut[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BlueOut[2]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BlueOut[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BlueOut[4]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BlueOut[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BlueOut[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BlueOut[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// visible	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// go	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult0~69 ;
wire \Mult0~70 ;
wire \Mult0~71 ;
wire \clk_vga~input_o ;
wire \go~input_o ;
wire \clk50~input_o ;
wire \clk~combout ;
wire \fetch|Add0~1_sumout ;
wire \reset~input_o ;
wire \fetch|MI|RAM~26_combout ;
wire \fetch|MI|RAM~27_combout ;
wire \fetch|MI|RAM~22_combout ;
wire \fetch|MI|RAM~23_combout ;
wire \fetch|MI|RAM~6_combout ;
wire \fetch|MI|RAM~7_combout ;
wire \fetch|MI|RAM~14_combout ;
wire \fetch|MI|RAM~15_combout ;
wire \hazard|Equal1~2_combout ;
wire \fetch|MI|RAM~4_combout ;
wire \fetch|MI|RAM~3_combout ;
wire \fetch|MI|RAM~5_combout ;
wire \fetch|MI|RAM~12_combout ;
wire \fetch|MI|RAM~13_combout ;
wire \hazard|Equal1~1_combout ;
wire \fetch|MI|RAM~9_combout ;
wire \fetch|MI|RAM~10_combout ;
wire \fetch|MI|RAM~11_combout ;
wire \hazard|Equal1~0_combout ;
wire \fetch|MI|RAM~19_combout ;
wire \fetch|MI|RAM~20_combout ;
wire \fetch|MI|RAM~18_combout ;
wire \fetch|MI|RAM~21_combout ;
wire \fetch|MI|RAM~16_combout ;
wire \fetch|MI|RAM~17_combout ;
wire \hazard|StallD~0_combout ;
wire \decode|regde|always0~0_combout ;
wire \decode|regde|MemtoRegE~q ;
wire \hazard|StallD~1_combout ;
wire \fetch|Add0~2 ;
wire \fetch|Add0~5_sumout ;
wire \fetch|Add0~6 ;
wire \fetch|Add0~9_sumout ;
wire \fetch|Add0~10 ;
wire \fetch|Add0~13_sumout ;
wire \fetch|Add0~14 ;
wire \fetch|Add0~17_sumout ;
wire \fetch|Add0~18 ;
wire \fetch|Add0~21_sumout ;
wire \fetch|Add0~22 ;
wire \fetch|Add0~25_sumout ;
wire \fetch|Add0~26 ;
wire \fetch|Add0~29_sumout ;
wire \fetch|MI|RAM~1_combout ;
wire \fetch|MI|RAM~0_combout ;
wire \fetch|MI|RAM~2_combout ;
wire \fetch|MI|RAM~8_combout ;
wire \fetch|MI|RAM~31_combout ;
wire \fetch|MI|RAM~30_combout ;
wire \fetch|MI|RAM~32_combout ;
wire \fetch|MI|RAM~24_combout ;
wire \fetch|MI|RAM~25_combout ;
wire \fetch|MI|RAM~28_combout ;
wire \fetch|MI|RAM~29_combout ;
wire \decode|mux_ra2|y[1]~1_combout ;
wire \fetch|regfd|instD[23]~DUPLICATE_q ;
wire \decode|mux_ra2|y[2]~2_combout ;
wire \decode|mux_ra2|y[0]~0_combout ;
wire \hazard|StallD~2_combout ;
wire \decode|regde|ALUControlE~0_combout ;
wire \decode|regde|ALUControlE~1_combout ;
wire \decode|regde|ALUControlE~2_combout ;
wire \execute|regem|MemtoRegM~q ;
wire \memory|regmw|MemtoRegW~DUPLICATE_q ;
wire \hazard|Equal5~0_combout ;
wire \hazard|Equal4~0_combout ;
wire \execute|regem|WA3M[0]~DUPLICATE_q ;
wire \memory|regmw|WA3W[0]~feeder_combout ;
wire \decode|controlUnit|RegSrcD[1]~0_combout ;
wire \decode|regde|RegWriteE~0_combout ;
wire \decode|regde|RegWriteE~q ;
wire \execute|regem|RegWriteM~q ;
wire \memory|regmw|RegWriteW~q ;
wire \hazard|ForwardBE[0]~1_combout ;
wire \hazard|ForwardBE[1]~0_combout ;
wire \hazard|ForwardBE[0]~2_combout ;
wire \decode|regde|MemWriteE~q ;
wire \execute|regem|MemWriteM~feeder_combout ;
wire \execute|regem|MemWriteM~q ;
wire \decode|regde|ALUSrcE~0_combout ;
wire \decode|regde|ALUSrcE~q ;
wire \memory|regmw|WA3W[1]~DUPLICATE_q ;
wire \hazard|ForwardAE[0]~0_combout ;
wire \execute|regem|WA3M[2]~DUPLICATE_q ;
wire \main|vgac|cd1|Add0~81_sumout ;
wire \main|vgac|cd1|Add0~82 ;
wire \main|vgac|cd1|Add0~9_sumout ;
wire \main|vgac|cd1|Add0~10 ;
wire \main|vgac|cd1|Add0~85_sumout ;
wire \main|vgac|cd1|Add0~86 ;
wire \main|vgac|cd1|Add0~69_sumout ;
wire \main|vgac|cd1|Add0~70 ;
wire \main|vgac|cd1|Add0~65_sumout ;
wire \main|vgac|cd1|Add0~66 ;
wire \main|vgac|cd1|Add0~105_sumout ;
wire \main|vgac|cd1|Add0~106 ;
wire \main|vgac|cd1|Add0~101_sumout ;
wire \main|vgac|cd1|Add0~102 ;
wire \main|vgac|cd1|Add0~5_sumout ;
wire \main|vgac|cd1|Add0~6 ;
wire \main|vgac|cd1|Add0~13_sumout ;
wire \main|vgac|cd1|Add0~14 ;
wire \main|vgac|cd1|Add0~17_sumout ;
wire \main|vgac|cd1|Add0~18 ;
wire \main|vgac|cd1|Add0~21_sumout ;
wire \main|vgac|cd1|Add0~22 ;
wire \main|vgac|cd1|Add0~25_sumout ;
wire \main|vgac|cd1|Add0~26 ;
wire \main|vgac|cd1|Add0~93_sumout ;
wire \main|vgac|cd1|Add0~94 ;
wire \main|vgac|cd1|Add0~97_sumout ;
wire \main|vgac|cd1|Add0~98 ;
wire \main|vgac|cd1|Add0~45_sumout ;
wire \main|vgac|cd1|Add0~46 ;
wire \main|vgac|cd1|Add0~53_sumout ;
wire \main|vgac|cd1|Add0~54 ;
wire \main|vgac|cd1|Add0~29_sumout ;
wire \main|vgac|cd1|Add0~30 ;
wire \main|vgac|cd1|Add0~61_sumout ;
wire \main|vgac|cd1|Add0~62 ;
wire \main|vgac|cd1|Add0~49_sumout ;
wire \main|vgac|cd1|Add0~50 ;
wire \main|vgac|cd1|Add0~41_sumout ;
wire \main|vgac|cd1|Add0~42 ;
wire \main|vgac|cd1|Add0~33_sumout ;
wire \main|vgac|cd1|Add0~34 ;
wire \main|vgac|cd1|Add0~37_sumout ;
wire \main|vgac|cd1|Add0~38 ;
wire \main|vgac|cd1|Add0~1_sumout ;
wire \main|vgac|cd1|LessThan1~0_combout ;
wire \main|vgac|cd1|Add0~2 ;
wire \main|vgac|cd1|Add0~89_sumout ;
wire \main|vgac|cd1|Add0~90 ;
wire \main|vgac|cd1|Add0~57_sumout ;
wire \main|vgac|cd1|Add0~58 ;
wire \main|vgac|cd1|Add0~77_sumout ;
wire \main|vgac|cd1|Add0~78 ;
wire \main|vgac|cd1|Add0~73_sumout ;
wire \main|vgac|cd1|Add0~74 ;
wire \main|vgac|cd1|Add0~109_sumout ;
wire \main|vgac|cd1|LessThan1~4_combout ;
wire \main|vgac|cd1|LessThan1~1_combout ;
wire \main|vgac|cd1|LessThan1~2_combout ;
wire \main|vgac|cd1|LessThan1~3_combout ;
wire \rtl~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ;
wire \Mult0~22 ;
wire \Mult0~21 ;
wire \Mult0~23 ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ;
wire \decode|BR|Equal1~0_combout ;
wire \fetch|Add0~30 ;
wire \fetch|Add0~33_sumout ;
wire \fetch|Add0~34 ;
wire \fetch|Add0~37_sumout ;
wire \fetch|Add0~38 ;
wire \fetch|Add0~41_sumout ;
wire \fetch|Add0~42 ;
wire \fetch|Add0~45_sumout ;
wire \fetch|Add0~46 ;
wire \fetch|Add0~49_sumout ;
wire \decode|BR|rf[6][8]~5_combout ;
wire \decode|BR|rf[6][14]~q ;
wire \decode|BR|rf[5][14]~feeder_combout ;
wire \decode|BR|rf[5][26]~4_combout ;
wire \decode|BR|rf[5][14]~q ;
wire \decode|BR|rf[7][14]~feeder_combout ;
wire \decode|BR|rf[7][4]~6_combout ;
wire \decode|BR|rf[7][14]~q ;
wire \decode|BR|rf[4][11]~3_combout ;
wire \decode|BR|rf[4][14]~q ;
wire \decode|regde|rdo2~45_combout ;
wire \decode|BR|rf[1][22]~1_combout ;
wire \decode|BR|rf[1][14]~q ;
wire \decode|BR|rf[0][14]~feeder_combout ;
wire \decode|BR|rf[0][23]~2_combout ;
wire \decode|BR|rf[0][14]~q ;
wire \decode|BR|rf[3][13]~0_combout ;
wire \decode|BR|rf[3][14]~q ;
wire \decode|regde|rdo2~44_combout ;
wire \decode|regde|rdo2~46_combout ;
wire \execute|mux_ra2E|y[14]~31_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ;
wire \decode|regde|rdo2[0]~2_combout ;
wire \decode|BR|rf[4][1]~feeder_combout ;
wire \decode|BR|rf[4][1]~q ;
wire \decode|BR|rf[5][1]~feeder_combout ;
wire \decode|BR|rf[5][1]~q ;
wire \decode|BR|rf[7][1]~q ;
wire \decode|BR|rf[6][1]~q ;
wire \decode|regde|rdo2~6_combout ;
wire \decode|regde|rdo2[0]~1_combout ;
wire \decode|BR|rf[1][1]~q ;
wire \decode|BR|rf[3][1]~q ;
wire \decode|regde|rdo2~5_combout ;
wire \decode|BR|rf[2][13]~7_combout ;
wire \decode|BR|rf[2][1]~q ;
wire \decode|regde|rdo2~7_combout ;
wire \execute|mux_ra2E|y[1]~3_combout ;
wire \execute|mux_ra2E|y[1]~4_combout ;
wire \decode|BR|rf[6][2]~q ;
wire \decode|BR|rf[4][2]~feeder_combout ;
wire \decode|BR|rf[4][2]~q ;
wire \decode|BR|rf[7][2]~q ;
wire \decode|BR|rf[5][2]~q ;
wire \decode|regde|rdo2~9_combout ;
wire \decode|BR|rf[2][2]~q ;
wire \decode|BR|rf[3][2]~q ;
wire \decode|BR|rf[1][2]~feeder_combout ;
wire \decode|BR|rf[1][2]~q ;
wire \decode|regde|rdo2~8_combout ;
wire \decode|regde|rdo2~10_combout ;
wire \execute|mux_ra2E|y[2]~5_combout ;
wire \execute|mux_ra2E|y[2]~6_combout ;
wire \memory|regmw|MemtoRegW~q ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ;
wire \decode|BR|rf[0][3]~q ;
wire \decode|BR|rf[3][3]~q ;
wire \decode|BR|rf[1][3]~q ;
wire \decode|regde|rdo2~11_combout ;
wire \decode|BR|rf[5][3]~feeder_combout ;
wire \decode|BR|rf[5][3]~q ;
wire \decode|BR|rf[4][3]~q ;
wire \decode|BR|rf[6][3]~q ;
wire \decode|BR|rf[7][3]~q ;
wire \decode|regde|rdo2~12_combout ;
wire \decode|regde|rdo2~13_combout ;
wire \execute|mux_ra2E|y[3]~8_combout ;
wire \execute|mux_ra2E|y[3]~7_combout ;
wire \execute|mux_ra2E|y[3]~9_combout ;
wire \decode|BR|rf[7][4]~q ;
wire \decode|BR|rf[4][4]~q ;
wire \decode|BR|rf[5][4]~feeder_combout ;
wire \decode|BR|rf[5][4]~q ;
wire \decode|BR|rf[6][4]~q ;
wire \decode|regde|rdo2~15_combout ;
wire \decode|BR|rf[0][4]~feeder_combout ;
wire \decode|BR|rf[0][4]~q ;
wire \decode|BR|rf[2][4]~feeder_combout ;
wire \decode|BR|rf[2][4]~q ;
wire \decode|BR|rf[3][4]~q ;
wire \decode|BR|rf[1][4]~feeder_combout ;
wire \decode|BR|rf[1][4]~q ;
wire \decode|regde|rdo2~14_combout ;
wire \decode|regde|rdo2~16_combout ;
wire \execute|mux_ra2E|y[4]~10_combout ;
wire \execute|mux_ra2E|y[4]~11_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ;
wire \decode|BR|rf[5][7]~feeder_combout ;
wire \decode|BR|rf[5][7]~q ;
wire \decode|BR|rf[7][7]~feeder_combout ;
wire \decode|BR|rf[7][7]~q ;
wire \decode|BR|rf[4][7]~q ;
wire \decode|BR|rf[6][7]~q ;
wire \decode|regde|rdo2~24_combout ;
wire \decode|BR|rf[0][7]~q ;
wire \decode|BR|rf[3][7]~q ;
wire \decode|BR|rf[2][7]~q ;
wire \decode|regde|rdo2~23_combout ;
wire \decode|regde|rdo2~25_combout ;
wire \execute|mux_ra2E|y[7]~16_combout ;
wire \execute|mux_ra2E|y[7]~17_combout ;
wire \decode|regde|exto~0_combout ;
wire \decode|BR|rf[2][8]~feeder_combout ;
wire \decode|BR|rf[2][8]~q ;
wire \decode|BR|rf[3][8]~q ;
wire \decode|BR|rf[1][8]~q ;
wire \decode|BR|rf[0][8]~q ;
wire \decode|regde|rdo2~26_combout ;
wire \decode|BR|rf[4][8]~q ;
wire \decode|BR|rf[5][8]~q ;
wire \decode|BR|rf[6][8]~q ;
wire \decode|BR|rf[7][8]~q ;
wire \decode|regde|rdo2~27_combout ;
wire \decode|regde|rdo2~28_combout ;
wire \execute|mux_ra2E|y[8]~19_combout ;
wire \execute|mux_ra2E|y[8]~18_combout ;
wire \execute|mux_ra2E|y[8]~20_combout ;
wire \decode|BR|rf[2][9]~q ;
wire \decode|BR|rf[0][9]~feeder_combout ;
wire \decode|BR|rf[0][9]~q ;
wire \decode|BR|rf[3][9]~q ;
wire \decode|BR|rf[1][9]~q ;
wire \decode|regde|rdo1~9_combout ;
wire \execute|mux_ra1E|y[9]~9_combout ;
wire \execute|alu|sumador|forloop[8].sumador|Cout~0_combout ;
wire \decode|BR|rf[2][6]~q ;
wire \decode|BR|rf[3][6]~q ;
wire \decode|BR|rf[0][6]~feeder_combout ;
wire \decode|BR|rf[0][6]~q ;
wire \decode|BR|rf[1][6]~q ;
wire \decode|regde|rdo1~6_combout ;
wire \execute|mux_ra1E|y[6]~6_combout ;
wire \execute|alu|temp_B[7]~5_combout ;
wire \execute|alu|temp_B[6]~4_combout ;
wire \execute|alu|sumador|forloop[8].sumador|Cout~1_combout ;
wire \decode|BR|rf[3][5]~q ;
wire \decode|BR|rf[2][5]~feeder_combout ;
wire \decode|BR|rf[2][5]~q ;
wire \decode|BR|rf[1][5]~q ;
wire \decode|regde|rdo1~5_combout ;
wire \execute|mux_ra1E|y[5]~5_combout ;
wire \execute|alu|temp_B[5]~3_combout ;
wire \execute|alu|sumador|forloop[3].sumador|Cout~0_combout ;
wire \execute|alu|temp_B[4]~2_combout ;
wire \execute|alu|temp_B[2]~1_combout ;
wire \execute|alu|temp_B[1]~0_combout ;
wire \execute|alu|sumador|forloop[3].sumador|Cout~1_combout ;
wire \decode|BR|rf[2][0]~q ;
wire \decode|BR|rf[5][0]~feeder_combout ;
wire \decode|BR|rf[5][0]~q ;
wire \decode|BR|rf[6][0]~q ;
wire \decode|BR|rf[7][0]~q ;
wire \decode|BR|rf[4][0]~q ;
wire \decode|regde|rdo2~3_combout ;
wire \decode|BR|rf[0][0]~feeder_combout ;
wire \decode|BR|rf[0][0]~q ;
wire \decode|BR|rf[1][0]~q ;
wire \decode|BR|rf[3][0]~q ;
wire \decode|regde|rdo2~0_combout ;
wire \decode|regde|rdo2~4_combout ;
wire \execute|mux_ra2E|y[0]~1_combout ;
wire \execute|mux_ra2E|y[0]~0_combout ;
wire \execute|alu|sumador|forloop[0].sumador|Cout~0_combout ;
wire \execute|alu|sumador|forloop[3].sumador|Cout~2_combout ;
wire \execute|alu|sumador|forloop[5].sumador|Cout~0_combout ;
wire \execute|alu|sumador|forloop[8].sumador|Cout~2_combout ;
wire \execute|alu|sumador|forloop[8].sumador|Cout~3_combout ;
wire \decode|regde|rdo2~29_combout ;
wire \decode|BR|rf[4][9]~q ;
wire \decode|BR|rf[5][9]~feeder_combout ;
wire \decode|BR|rf[5][9]~q ;
wire \decode|BR|rf[6][9]~q ;
wire \decode|BR|rf[7][9]~q ;
wire \decode|regde|rdo2~30_combout ;
wire \decode|regde|rdo2~31_combout ;
wire \execute|mux_ra2E|y[9]~21_combout ;
wire \execute|alu|temp_B[9]~6_combout ;
wire \execute|alu|sumador|forloop[9].sumador|Cout~0_combout ;
wire \decode|BR|rf[7][10]~q ;
wire \decode|BR|rf[4][10]~q ;
wire \decode|BR|rf[6][10]~q ;
wire \decode|BR|rf[5][10]~feeder_combout ;
wire \decode|BR|rf[5][10]~q ;
wire \decode|regde|rdo2~33_combout ;
wire \decode|BR|rf[0][10]~feeder_combout ;
wire \decode|BR|rf[0][10]~q ;
wire \decode|BR|rf[1][10]~q ;
wire \decode|BR|rf[3][10]~q ;
wire \decode|regde|rdo2~32_combout ;
wire \decode|regde|rdo2~34_combout ;
wire \execute|mux_ra2E|y[10]~23_combout ;
wire \execute|mux_ra2E|y[10]~24_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ;
wire \decode|BR|rf[4][11]~q ;
wire \decode|BR|rf[5][11]~feeder_combout ;
wire \decode|BR|rf[5][11]~q ;
wire \decode|BR|rf[6][11]~q ;
wire \decode|BR|rf[7][11]~feeder_combout ;
wire \decode|BR|rf[7][11]~q ;
wire \decode|regde|rdo2~36_combout ;
wire \decode|BR|rf[0][11]~q ;
wire \decode|BR|rf[1][11]~feeder_combout ;
wire \decode|BR|rf[1][11]~q ;
wire \decode|BR|rf[2][11]~q ;
wire \decode|regde|rdo2~35_combout ;
wire \decode|regde|rdo2~37_combout ;
wire \execute|mux_ra2E|y[11]~25_combout ;
wire \execute|mux_ra2E|y[11]~26_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ;
wire \~GND~combout ;
wire \Mult0~8_resulta ;
wire \Mult0~9 ;
wire \Mult0~10 ;
wire \Mult0~11 ;
wire \Mult0~12 ;
wire \Mult0~13 ;
wire \Mult0~14 ;
wire \Mult0~15 ;
wire \Mult0~16 ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \Mult0~20 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~2_combout ;
wire \mux_wb|y[12]~12_combout ;
wire \decode|BR|rf[5][12]~q ;
wire \decode|BR|rf[7][12]~feeder_combout ;
wire \decode|BR|rf[7][12]~q ;
wire \decode|BR|rf[6][12]~q ;
wire \decode|BR|rf[4][12]~feeder_combout ;
wire \decode|BR|rf[4][12]~q ;
wire \decode|regde|rdo2~39_combout ;
wire \decode|BR|rf[1][12]~q ;
wire \decode|BR|rf[0][12]~feeder_combout ;
wire \decode|BR|rf[0][12]~q ;
wire \decode|BR|rf[3][12]~q ;
wire \decode|BR|rf[2][12]~q ;
wire \decode|regde|rdo2~38_combout ;
wire \decode|regde|rdo2~40_combout ;
wire \execute|mux_ra2E|y[12]~27_combout ;
wire \execute|mux_ra2E|y[12]~28_combout ;
wire \decode|regde|rdo1~12_combout ;
wire \execute|mux_ra1E|y[12]~12_combout ;
wire \execute|alu|temp_B[10]~7_combout ;
wire \execute|alu|sumador|forloop[10].sumador|Cout~0_combout ;
wire \execute|alu|temp_B[11]~8_combout ;
wire \execute|alu|sumador|forloop[11].sumador|Cout~0_combout ;
wire \execute|alu|Result[12]~8_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~2_combout ;
wire \memory|regmw|ALUOutW[11]~feeder_combout ;
wire \mux_wb|y[11]~11_combout ;
wire \decode|BR|rf[3][11]~q ;
wire \decode|regde|rdo1~11_combout ;
wire \execute|mux_ra1E|y[11]~11_combout ;
wire \execute|alu|Result[11]~7_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~2_combout ;
wire \mux_wb|y[10]~10_combout ;
wire \decode|BR|rf[2][10]~q ;
wire \decode|regde|rdo1~10_combout ;
wire \execute|mux_ra1E|y[10]~10_combout ;
wire \execute|alu|Result[10]~6_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~2_combout ;
wire \mux_wb|y[9]~9_combout ;
wire \execute|mux_ra2E|y[9]~22_combout ;
wire \execute|alu|Result[9]~5_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout ;
wire \mux_wb|y[8]~8_combout ;
wire \decode|regde|rdo1~8_combout ;
wire \execute|mux_ra1E|y[8]~8_combout ;
wire \execute|alu|sumador|forloop[6].sumador|Cout~0_combout ;
wire \execute|alu|sumador|forloop[7].sumador|Cout~0_combout ;
wire \execute|alu|Result[8]~40_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ;
wire \mux_wb|y[7]~7_combout ;
wire \decode|BR|rf[1][7]~q ;
wire \decode|regde|rdo1~7_combout ;
wire \execute|mux_ra1E|y[7]~7_combout ;
wire \execute|alu|Result[7]~4_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ;
wire \mux_wb|y[6]~6_combout ;
wire \decode|BR|rf[6][6]~q ;
wire \decode|BR|rf[4][6]~q ;
wire \decode|BR|rf[5][6]~q ;
wire \decode|BR|rf[7][6]~q ;
wire \decode|regde|rdo2~21_combout ;
wire \decode|regde|rdo2~20_combout ;
wire \decode|regde|rdo2~22_combout ;
wire \execute|mux_ra2E|y[6]~14_combout ;
wire \execute|mux_ra2E|y[6]~15_combout ;
wire \execute|alu|Result[6]~3_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ;
wire \memory|regmw|ALUOutW[5]~feeder_combout ;
wire \mux_wb|y[5]~5_combout ;
wire \decode|BR|rf[0][5]~feeder_combout ;
wire \decode|BR|rf[0][5]~q ;
wire \decode|regde|rdo2~17_combout ;
wire \decode|BR|rf[4][5]~feeder_combout ;
wire \decode|BR|rf[4][5]~q ;
wire \decode|BR|rf[7][5]~feeder_combout ;
wire \decode|BR|rf[7][5]~q ;
wire \decode|BR|rf[6][5]~q ;
wire \decode|BR|rf[5][5]~feeder_combout ;
wire \decode|BR|rf[5][5]~q ;
wire \decode|regde|rdo2~18_combout ;
wire \decode|regde|rdo2~19_combout ;
wire \execute|mux_ra2E|y[5]~12_combout ;
wire \execute|mux_ra2E|y[5]~13_combout ;
wire \execute|alu|sumador|forloop[3].sumador|Cout~3_combout ;
wire \execute|alu|sumador|forloop[4].sumador|Cout~0_combout ;
wire \execute|alu|Result[5]~2_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ;
wire \mux_wb|y[4]~4_combout ;
wire \decode|regde|rdo1~4_combout ;
wire \execute|mux_ra1E|y[4]~4_combout ;
wire \execute|alu|Result[4]~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ;
wire \mux_wb|y[3]~3_combout ;
wire \decode|BR|rf[2][3]~q ;
wire \decode|regde|rdo1~3_combout ;
wire \execute|mux_ra1E|y[3]~3_combout ;
wire \execute|alu|sumador|forloop[1].sumador|Cout~0_combout ;
wire \execute|alu|sumador|forloop[2].sumador|Cout~0_combout ;
wire \execute|alu|Result[3]~44_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ;
wire \memory|regmw|ALUOutW[2]~feeder_combout ;
wire \mux_wb|y[2]~2_combout ;
wire \decode|BR|rf[0][2]~feeder_combout ;
wire \decode|BR|rf[0][2]~q ;
wire \decode|regde|rdo1~2_combout ;
wire \execute|mux_ra1E|y[2]~2_combout ;
wire \execute|alu|Result[2]~48_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ;
wire \mux_wb|y[1]~1_combout ;
wire \decode|BR|rf[0][1]~q ;
wire \decode|regde|rdo1~1_combout ;
wire \execute|mux_ra1E|y[1]~1_combout ;
wire \execute|alu|Result[1]~52_combout ;
wire \execute|regem|ALUResultM[1]~DUPLICATE_q ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~2_combout ;
wire \mux_wb|y[14]~14_combout ;
wire \decode|BR|rf[2][14]~q ;
wire \decode|regde|rdo1~14_combout ;
wire \execute|mux_ra1E|y[14]~14_combout ;
wire \decode|BR|rf[3][13]~q ;
wire \decode|BR|rf[2][13]~q ;
wire \decode|BR|rf[0][13]~feeder_combout ;
wire \decode|BR|rf[0][13]~q ;
wire \decode|BR|rf[1][13]~q ;
wire \decode|regde|rdo1~13_combout ;
wire \execute|mux_ra1E|y[13]~13_combout ;
wire \execute|alu|sumador|forloop[13].sumador|Cout~0_combout ;
wire \execute|alu|temp_B[12]~9_combout ;
wire \decode|BR|rf[7][13]~feeder_combout ;
wire \decode|BR|rf[7][13]~q ;
wire \decode|BR|rf[4][13]~feeder_combout ;
wire \decode|BR|rf[4][13]~q ;
wire \decode|BR|rf[6][13]~q ;
wire \decode|BR|rf[5][13]~feeder_combout ;
wire \decode|BR|rf[5][13]~q ;
wire \decode|regde|rdo2~42_combout ;
wire \decode|regde|rdo2~41_combout ;
wire \decode|regde|rdo2~43_combout ;
wire \execute|mux_ra2E|y[13]~29_combout ;
wire \execute|alu|sumador|forloop[13].sumador|Cout~1_combout ;
wire \execute|alu|sumador|forloop[13].sumador|Cout~2_combout ;
wire \execute|alu|sumador|forloop[13].sumador|Cout~3_combout ;
wire \execute|alu|Result[14]~10_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~2_combout ;
wire \mux_wb|y[13]~13_combout ;
wire \execute|mux_ra2E|y[13]~30_combout ;
wire \execute|alu|sumador|forloop[12].sumador|Cout~0_combout ;
wire \execute|alu|Result[13]~9_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~2_combout ;
wire \mux_wb|y[15]~15_combout ;
wire \fetch|Add0~50 ;
wire \fetch|Add0~53_sumout ;
wire \decode|BR|rf[0][15]~q ;
wire \decode|BR|rf[2][15]~q ;
wire \decode|BR|rf[3][15]~q ;
wire \decode|BR|rf[1][15]~feeder_combout ;
wire \decode|BR|rf[1][15]~q ;
wire \decode|regde|rdo2~47_combout ;
wire \decode|BR|rf[4][15]~q ;
wire \decode|BR|rf[5][15]~feeder_combout ;
wire \decode|BR|rf[5][15]~q ;
wire \decode|BR|rf[6][15]~q ;
wire \decode|BR|rf[7][15]~q ;
wire \decode|regde|rdo2~48_combout ;
wire \decode|regde|rdo2~49_combout ;
wire \execute|mux_ra2E|y[15]~32_combout ;
wire \decode|regde|rdo1~15_combout ;
wire \execute|mux_ra1E|y[15]~15_combout ;
wire \execute|alu|temp_B[14]~10_combout ;
wire \execute|alu|sumador|forloop[14].sumador|Cout~0_combout ;
wire \execute|alu|Result[15]~11_combout ;
wire \execute|mux_ra2E|y[0]~2_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ;
wire \mux_wb|y[0]~0_combout ;
wire \decode|regde|rdo1~0_combout ;
wire \execute|mux_ra1E|y[0]~0_combout ;
wire \execute|alu|Result[0]~0_combout ;
wire \memory|regmw|ALUOutW[16]~feeder_combout ;
wire \fetch|Add0~54 ;
wire \fetch|Add0~57_sumout ;
wire \decode|BR|rf[7][16]~q ;
wire \decode|BR|rf[4][16]~feeder_combout ;
wire \decode|BR|rf[4][16]~q ;
wire \decode|BR|rf[6][16]~q ;
wire \decode|BR|rf[5][16]~feeder_combout ;
wire \decode|BR|rf[5][16]~q ;
wire \decode|regde|rdo2~51_combout ;
wire \decode|BR|rf[1][16]~q ;
wire \decode|BR|rf[2][16]~q ;
wire \decode|BR|rf[0][16]~feeder_combout ;
wire \decode|BR|rf[0][16]~q ;
wire \decode|regde|rdo2~50_combout ;
wire \decode|regde|rdo2~52_combout ;
wire \execute|mux_ra2E|y[16]~33_combout ;
wire \execute|regem|WriteDataM[16]~feeder_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~2_combout ;
wire \mux_wb|y[16]~16_combout ;
wire \decode|BR|rf[3][16]~q ;
wire \decode|regde|rdo1~16_combout ;
wire \execute|mux_ra1E|y[16]~16_combout ;
wire \execute|alu|temp_B[15]~11_combout ;
wire \execute|alu|sumador|forloop[15].sumador|Cout~0_combout ;
wire \execute|alu|Result[16]~12_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~2_combout ;
wire \mux_wb|y[17]~17_combout ;
wire \decode|BR|rf[1][17]~feeder_combout ;
wire \decode|BR|rf[1][17]~q ;
wire \decode|BR|rf[0][17]~q ;
wire \decode|BR|rf[3][17]~q ;
wire \decode|BR|rf[2][17]~q ;
wire \decode|regde|rdo2~53_combout ;
wire \fetch|Add0~58 ;
wire \fetch|Add0~61_sumout ;
wire \decode|BR|rf[5][17]~feeder_combout ;
wire \decode|BR|rf[5][17]~q ;
wire \decode|BR|rf[7][17]~q ;
wire \decode|BR|rf[6][17]~q ;
wire \decode|BR|rf[4][17]~q ;
wire \decode|regde|rdo2~54_combout ;
wire \decode|regde|rdo2~55_combout ;
wire \execute|mux_ra2E|y[17]~34_combout ;
wire \decode|regde|rdo1~17_combout ;
wire \execute|mux_ra1E|y[17]~17_combout ;
wire \execute|alu|temp_B[16]~12_combout ;
wire \execute|alu|sumador|forloop[16].sumador|Cout~0_combout ;
wire \execute|alu|Result[17]~13_combout ;
wire \fetch|Add0~62 ;
wire \fetch|Add0~65_sumout ;
wire \decode|BR|rf[4][18]~q ;
wire \decode|BR|rf[7][18]~q ;
wire \decode|BR|rf[6][18]~q ;
wire \decode|BR|rf[5][18]~feeder_combout ;
wire \decode|BR|rf[5][18]~q ;
wire \decode|regde|rdo2~57_combout ;
wire \decode|BR|rf[2][18]~q ;
wire \decode|BR|rf[1][18]~feeder_combout ;
wire \decode|BR|rf[1][18]~q ;
wire \decode|BR|rf[3][18]~q ;
wire \decode|BR|rf[0][18]~q ;
wire \decode|regde|rdo2~56_combout ;
wire \decode|regde|rdo2~58_combout ;
wire \execute|mux_ra2E|y[18]~35_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~2_combout ;
wire \mux_wb|y[18]~18_combout ;
wire \decode|regde|rdo1~18_combout ;
wire \execute|mux_ra1E|y[18]~18_combout ;
wire \execute|alu|temp_B[17]~13_combout ;
wire \execute|alu|sumador|forloop[17].sumador|Cout~0_combout ;
wire \execute|alu|Result[18]~14_combout ;
wire \fetch|Add0~66 ;
wire \fetch|Add0~69_sumout ;
wire \decode|BR|rf[1][19]~q ;
wire \decode|BR|rf[0][19]~feeder_combout ;
wire \decode|BR|rf[0][19]~q ;
wire \decode|BR|rf[3][19]~q ;
wire \decode|regde|rdo2~59_combout ;
wire \decode|BR|rf[5][19]~feeder_combout ;
wire \decode|BR|rf[5][19]~q ;
wire \decode|BR|rf[4][19]~feeder_combout ;
wire \decode|BR|rf[4][19]~q ;
wire \decode|BR|rf[6][19]~q ;
wire \decode|BR|rf[7][19]~feeder_combout ;
wire \decode|BR|rf[7][19]~q ;
wire \decode|regde|rdo2~60_combout ;
wire \decode|regde|rdo2~61_combout ;
wire \execute|mux_ra2E|y[19]~36_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~2_combout ;
wire \mux_wb|y[19]~19_combout ;
wire \decode|BR|rf[2][19]~feeder_combout ;
wire \decode|BR|rf[2][19]~q ;
wire \decode|regde|rdo1~19_combout ;
wire \execute|mux_ra1E|y[19]~19_combout ;
wire \execute|mux_op2|y[19]~0_combout ;
wire \execute|alu|temp_B[18]~14_combout ;
wire \execute|alu|sumador|forloop[18].sumador|Cout~0_combout ;
wire \execute|alu|sumador|forloop[18].sumador|Cout~1_combout ;
wire \execute|alu|sumador|forloop[18].sumador|Cout~2_combout ;
wire \execute|alu|Result[19]~15_combout ;
wire \decode|BR|rf[7][20]~feeder_combout ;
wire \decode|BR|rf[7][20]~q ;
wire \decode|BR|rf[5][20]~q ;
wire \decode|BR|rf[6][20]~q ;
wire \decode|BR|rf[4][20]~feeder_combout ;
wire \decode|BR|rf[4][20]~q ;
wire \decode|regde|rdo2~63_combout ;
wire \fetch|Add0~70 ;
wire \fetch|Add0~73_sumout ;
wire \decode|BR|rf[1][20]~q ;
wire \decode|BR|rf[3][20]~q ;
wire \decode|BR|rf[2][20]~q ;
wire \decode|regde|rdo2~62_combout ;
wire \decode|regde|rdo2~64_combout ;
wire \execute|mux_ra2E|y[20]~37_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~2_combout ;
wire \mux_wb|y[20]~20_combout ;
wire \decode|BR|rf[0][20]~q ;
wire \decode|regde|rdo1~20_combout ;
wire \execute|mux_ra1E|y[20]~20_combout ;
wire \execute|alu|temp_B[19]~15_combout ;
wire \execute|alu|sumador|forloop[19].sumador|Cout~0_combout ;
wire \execute|alu|Result[20]~16_combout ;
wire \fetch|Add0~74 ;
wire \fetch|Add0~77_sumout ;
wire \decode|BR|rf[4][21]~feeder_combout ;
wire \decode|BR|rf[4][21]~q ;
wire \decode|BR|rf[7][21]~q ;
wire \decode|BR|rf[6][21]~q ;
wire \decode|BR|rf[5][21]~feeder_combout ;
wire \decode|BR|rf[5][21]~q ;
wire \decode|regde|rdo2~66_combout ;
wire \decode|BR|rf[1][21]~feeder_combout ;
wire \decode|BR|rf[1][21]~q ;
wire \decode|BR|rf[2][21]~feeder_combout ;
wire \decode|BR|rf[2][21]~q ;
wire \decode|BR|rf[3][21]~q ;
wire \decode|BR|rf[0][21]~feeder_combout ;
wire \decode|BR|rf[0][21]~q ;
wire \decode|regde|rdo2~65_combout ;
wire \decode|regde|rdo2~67_combout ;
wire \execute|mux_ra2E|y[21]~38_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~2_combout ;
wire \mux_wb|y[21]~21_combout ;
wire \decode|regde|rdo1~21_combout ;
wire \execute|mux_ra1E|y[21]~21_combout ;
wire \execute|alu|temp_B[20]~16_combout ;
wire \execute|alu|sumador|forloop[20].sumador|Cout~0_combout ;
wire \execute|alu|Result[21]~17_combout ;
wire \execute|alu|temp_B[21]~17_combout ;
wire \fetch|Add0~78 ;
wire \fetch|Add0~81_sumout ;
wire \decode|BR|rf[4][22]~feeder_combout ;
wire \decode|BR|rf[4][22]~q ;
wire \decode|BR|rf[7][22]~feeder_combout ;
wire \decode|BR|rf[7][22]~q ;
wire \decode|BR|rf[6][22]~q ;
wire \decode|BR|rf[5][22]~feeder_combout ;
wire \decode|BR|rf[5][22]~q ;
wire \decode|regde|rdo2~69_combout ;
wire \decode|BR|rf[0][22]~q ;
wire \decode|BR|rf[1][22]~q ;
wire \decode|BR|rf[2][22]~feeder_combout ;
wire \decode|BR|rf[2][22]~q ;
wire \decode|regde|rdo2~68_combout ;
wire \decode|regde|rdo2~70_combout ;
wire \execute|mux_ra2E|y[22]~39_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~2_combout ;
wire \memory|regmw|ALUOutW[22]~feeder_combout ;
wire \mux_wb|y[22]~22_combout ;
wire \decode|BR|rf[3][22]~q ;
wire \decode|regde|rdo1~22_combout ;
wire \decode|regde|rdo1[22]~feeder_combout ;
wire \execute|mux_ra1E|y[22]~22_combout ;
wire \execute|alu|Result[22]~18_combout ;
wire \execute|alu|temp_B[22]~18_combout ;
wire \execute|alu|Result[22]~36_combout ;
wire \execute|alu|sumador|forloop[22].sumador|Cout~0_combout ;
wire \decode|BR|rf[4][23]~feeder_combout ;
wire \decode|BR|rf[4][23]~q ;
wire \decode|BR|rf[5][23]~feeder_combout ;
wire \decode|BR|rf[5][23]~q ;
wire \decode|BR|rf[6][23]~q ;
wire \decode|BR|rf[7][23]~feeder_combout ;
wire \decode|BR|rf[7][23]~q ;
wire \decode|regde|rdo2~72_combout ;
wire \fetch|Add0~82 ;
wire \fetch|Add0~85_sumout ;
wire \decode|BR|rf[1][23]~feeder_combout ;
wire \decode|BR|rf[1][23]~q ;
wire \decode|BR|rf[3][23]~q ;
wire \decode|BR|rf[2][23]~feeder_combout ;
wire \decode|BR|rf[2][23]~q ;
wire \decode|BR|rf[0][23]~q ;
wire \decode|regde|rdo2~71_combout ;
wire \decode|regde|rdo2~73_combout ;
wire \execute|mux_ra2E|y[23]~40_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~2_combout ;
wire \mux_wb|y[23]~23_combout ;
wire \decode|regde|rdo1~23_combout ;
wire \execute|mux_ra1E|y[23]~23_combout ;
wire \execute|alu|Result[23]~19_combout ;
wire \fetch|Add0~86 ;
wire \fetch|Add0~89_sumout ;
wire \decode|BR|rf[5][24]~feeder_combout ;
wire \decode|BR|rf[5][24]~q ;
wire \decode|BR|rf[4][24]~feeder_combout ;
wire \decode|BR|rf[4][24]~q ;
wire \decode|BR|rf[6][24]~q ;
wire \decode|BR|rf[7][24]~q ;
wire \decode|regde|rdo2~75_combout ;
wire \decode|BR|rf[3][24]~q ;
wire \decode|BR|rf[2][24]~q ;
wire \decode|BR|rf[0][24]~q ;
wire \decode|regde|rdo2~74_combout ;
wire \decode|regde|rdo2~76_combout ;
wire \execute|mux_ra2E|y[24]~41_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~2_combout ;
wire \mux_wb|y[24]~24_combout ;
wire \decode|BR|rf[1][24]~feeder_combout ;
wire \decode|BR|rf[1][24]~q ;
wire \decode|regde|rdo1~24_combout ;
wire \execute|mux_ra1E|y[24]~24_combout ;
wire \execute|mux_op2|y[24]~1_combout ;
wire \execute|alu|temp_B[23]~19_combout ;
wire \execute|alu|sumador|forloop[23].sumador|Cout~1_combout ;
wire \execute|alu|sumador|forloop[23].sumador|Cout~2_combout ;
wire \execute|alu|sumador|forloop[23].sumador|Cout~0_combout ;
wire \execute|alu|Result[24]~20_combout ;
wire \fetch|Add0~90 ;
wire \fetch|Add0~93_sumout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~2_combout ;
wire \mux_wb|y[25]~25_combout ;
wire \decode|BR|rf[1][25]~feeder_combout ;
wire \decode|BR|rf[1][25]~q ;
wire \decode|BR|rf[0][25]~q ;
wire \decode|BR|rf[2][25]~feeder_combout ;
wire \decode|BR|rf[2][25]~q ;
wire \decode|BR|rf[3][25]~feeder_combout ;
wire \decode|BR|rf[3][25]~q ;
wire \decode|regde|rdo2~77_combout ;
wire \decode|BR|rf[7][25]~q ;
wire \decode|BR|rf[4][25]~q ;
wire \decode|BR|rf[6][25]~q ;
wire \decode|BR|rf[5][25]~q ;
wire \decode|regde|rdo2~78_combout ;
wire \decode|regde|rdo2~79_combout ;
wire \execute|mux_ra2E|y[25]~42_combout ;
wire \decode|regde|rdo1~25_combout ;
wire \execute|mux_ra1E|y[25]~25_combout ;
wire \execute|alu|Result[25]~27_combout ;
wire \execute|alu|temp_B[24]~20_combout ;
wire \execute|alu|Result[25]~21_combout ;
wire \decode|BR|rf[7][26]~feeder_combout ;
wire \decode|BR|rf[7][26]~q ;
wire \decode|BR|rf[4][26]~q ;
wire \decode|BR|rf[6][26]~q ;
wire \decode|BR|rf[5][26]~feeder_combout ;
wire \decode|BR|rf[5][26]~q ;
wire \decode|regde|rdo2~81_combout ;
wire \decode|BR|rf[0][26]~q ;
wire \decode|BR|rf[3][26]~q ;
wire \decode|BR|rf[1][26]~feeder_combout ;
wire \decode|BR|rf[1][26]~q ;
wire \decode|BR|rf[2][26]~q ;
wire \decode|regde|rdo2~80_combout ;
wire \fetch|Add0~94 ;
wire \fetch|Add0~97_sumout ;
wire \decode|regde|rdo2~82_combout ;
wire \execute|mux_ra2E|y[26]~43_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~2_combout ;
wire \mux_wb|y[26]~26_combout ;
wire \decode|regde|rdo1~26_combout ;
wire \execute|mux_ra1E|y[26]~26_combout ;
wire \execute|alu|temp_B[25]~21_combout ;
wire \execute|alu|sumador|forloop[25].sumador|Cout~0_combout ;
wire \execute|alu|Result[26]~22_combout ;
wire \execute|alu|temp_B[26]~22_combout ;
wire \fetch|Add0~98 ;
wire \fetch|Add0~101_sumout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~2_combout ;
wire \mux_wb|y[27]~27_combout ;
wire \decode|BR|rf[4][27]~feeder_combout ;
wire \decode|BR|rf[4][27]~q ;
wire \decode|BR|rf[7][27]~feeder_combout ;
wire \decode|BR|rf[7][27]~q ;
wire \decode|BR|rf[6][27]~q ;
wire \decode|BR|rf[5][27]~feeder_combout ;
wire \decode|BR|rf[5][27]~q ;
wire \decode|regde|rdo2~84_combout ;
wire \decode|BR|rf[0][27]~feeder_combout ;
wire \decode|BR|rf[0][27]~q ;
wire \decode|BR|rf[2][27]~q ;
wire \decode|BR|rf[3][27]~feeder_combout ;
wire \decode|BR|rf[3][27]~q ;
wire \decode|BR|rf[1][27]~feeder_combout ;
wire \decode|BR|rf[1][27]~q ;
wire \decode|regde|rdo2~83_combout ;
wire \decode|regde|rdo2~85_combout ;
wire \execute|mux_ra2E|y[27]~44_combout ;
wire \decode|regde|rdo1~27_combout ;
wire \execute|mux_ra1E|y[27]~27_combout ;
wire \execute|alu|Result[27]~23_combout ;
wire \execute|alu|temp_B[27]~23_combout ;
wire \execute|alu|Result[27]~32_combout ;
wire \fetch|Add0~102 ;
wire \fetch|Add0~105_sumout ;
wire \decode|BR|rf[6][28]~q ;
wire \decode|BR|rf[5][28]~q ;
wire \decode|BR|rf[7][28]~feeder_combout ;
wire \decode|BR|rf[7][28]~q ;
wire \decode|BR|rf[4][28]~feeder_combout ;
wire \decode|BR|rf[4][28]~q ;
wire \decode|regde|rdo2~87_combout ;
wire \decode|BR|rf[1][28]~q ;
wire \decode|BR|rf[3][28]~q ;
wire \decode|BR|rf[0][28]~q ;
wire \decode|BR|rf[2][28]~q ;
wire \decode|regde|rdo2~86_combout ;
wire \decode|regde|rdo2~88_combout ;
wire \execute|mux_ra2E|y[28]~45_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~2_combout ;
wire \mux_wb|y[28]~28_combout ;
wire \decode|regde|rdo1~28_combout ;
wire \execute|mux_ra1E|y[28]~28_combout ;
wire \execute|alu|sumador|forloop[27].sumador|Cout~0_combout ;
wire \execute|alu|Result[28]~24_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~2_combout ;
wire \mux_wb|y[29]~29_combout ;
wire \fetch|Add0~106 ;
wire \fetch|Add0~109_sumout ;
wire \decode|BR|rf[7][29]~feeder_combout ;
wire \decode|BR|rf[7][29]~q ;
wire \decode|BR|rf[4][29]~feeder_combout ;
wire \decode|BR|rf[4][29]~q ;
wire \decode|BR|rf[6][29]~q ;
wire \decode|BR|rf[5][29]~feeder_combout ;
wire \decode|BR|rf[5][29]~q ;
wire \decode|regde|rdo2~90_combout ;
wire \decode|BR|rf[1][29]~q ;
wire \decode|BR|rf[2][29]~q ;
wire \decode|BR|rf[3][29]~q ;
wire \decode|BR|rf[0][29]~feeder_combout ;
wire \decode|BR|rf[0][29]~q ;
wire \decode|regde|rdo2~89_combout ;
wire \decode|regde|rdo2~91_combout ;
wire \execute|mux_ra2E|y[29]~46_combout ;
wire \execute|alu|temp_B[29]~25_combout ;
wire \decode|regde|rdo1~29_combout ;
wire \execute|mux_ra1E|y[29]~29_combout ;
wire \execute|alu|Result[29]~25_combout ;
wire \execute|alu|temp_B[28]~24_combout ;
wire \execute|alu|Result[29]~28_combout ;
wire \decode|BR|rf[4][30]~q ;
wire \decode|BR|rf[6][30]~q ;
wire \decode|BR|rf[5][30]~feeder_combout ;
wire \decode|BR|rf[5][30]~q ;
wire \decode|BR|rf[7][30]~q ;
wire \decode|regde|rdo2~93_combout ;
wire \fetch|Add0~110 ;
wire \fetch|Add0~113_sumout ;
wire \decode|BR|rf[3][30]~q ;
wire \decode|BR|rf[2][30]~q ;
wire \decode|BR|rf[1][30]~q ;
wire \decode|BR|rf[0][30]~q ;
wire \decode|regde|rdo2~92_combout ;
wire \decode|regde|rdo2~94_combout ;
wire \execute|mux_ra2E|y[30]~47_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~2_combout ;
wire \mux_wb|y[30]~30_combout ;
wire \decode|regde|rdo1~30_combout ;
wire \execute|mux_ra1E|y[30]~30_combout ;
wire \execute|alu|sumador|forloop[29].sumador|Cout~0_combout ;
wire \execute|alu|Result[30]~26_combout ;
wire \fetch|Add0~114 ;
wire \fetch|Add0~117_sumout ;
wire \decode|BR|rf[7][31]~feeder_combout ;
wire \decode|BR|rf[7][31]~q ;
wire \decode|BR|rf[4][31]~feeder_combout ;
wire \decode|BR|rf[4][31]~q ;
wire \decode|BR|rf[6][31]~q ;
wire \decode|BR|rf[5][31]~feeder_combout ;
wire \decode|BR|rf[5][31]~q ;
wire \decode|regde|rdo2~96_combout ;
wire \decode|BR|rf[3][31]~q ;
wire \decode|BR|rf[0][31]~q ;
wire \decode|BR|rf[1][31]~feeder_combout ;
wire \decode|BR|rf[1][31]~q ;
wire \decode|regde|rdo2~95_combout ;
wire \decode|regde|rdo2~97_combout ;
wire \execute|mux_ra2E|y[31]~48_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~2_combout ;
wire \mux_wb|y[31]~31_combout ;
wire \decode|BR|rf[2][31]~q ;
wire \decode|regde|rdo1~31_combout ;
wire \execute|mux_ra1E|y[31]~31_combout ;
wire \execute|alu|sumador|forloop[31].sumador|S~0_combout ;
wire \execute|alu|Flags[3]~0_combout ;
wire \execute|alu|temp_B[30]~26_combout ;
wire \execute|alu|Flags[3]~1_combout ;
wire \main|vgac|hsg|nb1|count[0]~0_combout ;
wire \main|vgac|hsg|nb1|Add0~10 ;
wire \main|vgac|hsg|nb1|Add0~5_sumout ;
wire \main|vgac|hsg|nb1|Add0~6 ;
wire \main|vgac|hsg|nb1|Add0~1_sumout ;
wire \main|vgac|hsg|nb1|Add0~2 ;
wire \main|vgac|hsg|nb1|Add0~17_sumout ;
wire \main|vgac|hsg|nb1|Add0~18 ;
wire \main|vgac|hsg|nb1|Add0~13_sumout ;
wire \main|vgac|hsg|c2|forloop[7].i2|u5~0_combout ;
wire \main|vgac|hsg|c2|forloop[9].i1|u4~combout ;
wire \main|vgac|hsg|nb1|Add0~25_sumout ;
wire \main|vgac|hsg|nb1|Add0~26 ;
wire \main|vgac|hsg|nb1|Add0~21_sumout ;
wire \main|vgac|hsg|nb1|Add0~22 ;
wire \main|vgac|hsg|nb1|Add0~33_sumout ;
wire \main|vgac|hsg|nb1|Add0~34 ;
wire \main|vgac|hsg|nb1|Add0~29_sumout ;
wire \main|vgac|hsg|nb1|Add0~30 ;
wire \main|vgac|hsg|nb1|Add0~9_sumout ;
wire \main|vgac|hsg|c1|forloop[9].i1|u5~0_combout ;
wire \main|vgac|vsg|nb1|count[0]~0_combout ;
wire \main|vgac|vsg|nb1|Add0~1_sumout ;
wire \main|vgac|vsg|nb1|count[1]~DUPLICATE_q ;
wire \main|vgac|vsg|nb1|Add0~2 ;
wire \main|vgac|vsg|nb1|Add0~33_sumout ;
wire \main|vgac|vsg|nb1|Add0~34 ;
wire \main|vgac|vsg|nb1|Add0~29_sumout ;
wire \main|vgac|vsg|nb1|Add0~30 ;
wire \main|vgac|vsg|nb1|Add0~21_sumout ;
wire \main|vgac|vsg|nb1|Add0~22 ;
wire \main|vgac|vsg|nb1|Add0~25_sumout ;
wire \main|vgac|vsg|nb1|Add0~26 ;
wire \main|vgac|vsg|nb1|Add0~17_sumout ;
wire \main|vgac|vsg|nb1|Add0~18 ;
wire \main|vgac|vsg|nb1|Add0~13_sumout ;
wire \main|vgac|vsg|nb1|Add0~14 ;
wire \main|vgac|vsg|nb1|Add0~9_sumout ;
wire \main|vgac|vsg|nb1|Add0~10 ;
wire \main|vgac|vsg|nb1|Add0~5_sumout ;
wire \main|vgac|vsg|nb1|count[9]~DUPLICATE_q ;
wire \main|sc|and1~4_combout ;
wire \main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ;
wire \main|sc|and1~0_combout ;
wire \main|vgac|vsg|c1|forloop[9].i1|u5~0_combout ;
wire \main|vgac|vsg|c1|forloop[9].i1|u5~1_combout ;
wire \main|vgac|n1~combout ;
wire \main|sc|and1~1_combout ;
wire \main|sc|and1~3_combout ;
wire \main|sc|and1~2_combout ;
wire \main|sc|and1~combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \main|MUX|ExponenteS[16]~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ;
wire \main|MUX|ExponenteS[16]~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \main|MUX|ExponenteS[17]~2_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ;
wire \main|MUX|ExponenteS[17]~3_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \main|MUX|ExponenteS[18]~4_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ;
wire \main|MUX|ExponenteS[18]~5_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \main|MUX|and2[8]~0_combout ;
wire \main|MUX|and2[8]~1_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \main|MUX|and2[9]~2_combout ;
wire \main|MUX|and2[9]~3_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \main|MUX|and2[10]~4_combout ;
wire \main|MUX|and2[10]~5_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \main|MUX|and2[0]~6_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ;
wire \main|MUX|and2[0]~7_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \main|MUX|and2[1]~8_combout ;
wire \main|MUX|and2[1]~9_combout ;
wire [31:0] \decode|regde|exto ;
wire [2:0] \decode|regde|RA2E ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w ;
wire [2:0] \decode|regde|RA1E ;
wire [31:0] \decode|regde|rdo1 ;
wire [27:0] \main|vgac|cd1|counter ;
wire [31:0] \decode|regde|rdo2 ;
wire [2:0] \decode|regde|ao3 ;
wire [25:0] \fetch|regfd|instDV ;
wire [25:0] \fetch|regfd|instD ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w ;
wire [2:0] \decode|regde|ALUControlE ;
wire [2:0] \execute|regem|WA3M ;
wire [2:0] \memory|memdatos|altsyncram_component|auto_generated|address_reg_b ;
wire [2:0] \memory|regmw|WA3W ;
wire [31:0] \memory|regmw|ReadDataW ;
wire [31:0] \memory|regmw|ALUOutW ;
wire [31:0] \execute|regem|ALUResultM ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w ;
wire [1:0] \hazard|ForwardAE ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w ;
wire [1:0] \hazard|ForwardBE ;
wire [31:0] \execute|regem|WriteDataM ;
wire [9:0] \main|vgac|hsg|nb1|count ;
wire [9:0] \main|vgac|vsg|nb1|count ;
wire [2:0] \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w ;
wire [31:0] \fetch|PC|outPC ;
wire [2:0] \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w ;
wire [3:0] \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w ;

wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [63:0] \Mult0~8_RESULTA_bus ;

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \Mult0~8_resulta  = \Mult0~8_RESULTA_bus [0];
assign \Mult0~9  = \Mult0~8_RESULTA_bus [1];
assign \Mult0~10  = \Mult0~8_RESULTA_bus [2];
assign \Mult0~11  = \Mult0~8_RESULTA_bus [3];
assign \Mult0~12  = \Mult0~8_RESULTA_bus [4];
assign \Mult0~13  = \Mult0~8_RESULTA_bus [5];
assign \Mult0~14  = \Mult0~8_RESULTA_bus [6];
assign \Mult0~15  = \Mult0~8_RESULTA_bus [7];
assign \Mult0~16  = \Mult0~8_RESULTA_bus [8];
assign \Mult0~17  = \Mult0~8_RESULTA_bus [9];
assign \Mult0~18  = \Mult0~8_RESULTA_bus [10];
assign \Mult0~19  = \Mult0~8_RESULTA_bus [11];
assign \Mult0~20  = \Mult0~8_RESULTA_bus [12];
assign \Mult0~21  = \Mult0~8_RESULTA_bus [13];
assign \Mult0~22  = \Mult0~8_RESULTA_bus [14];
assign \Mult0~23  = \Mult0~8_RESULTA_bus [15];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [16];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [17];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [18];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [19];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [20];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [21];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [22];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [23];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [24];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [25];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [26];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [27];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [28];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [29];
assign \Mult0~38  = \Mult0~8_RESULTA_bus [30];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~56  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~57  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~58  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~59  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~60  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~61  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~62  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~63  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~64  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~65  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~66  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~67  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~68  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~69  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~70  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~71  = \Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \InstrD[0]~output (
	.i(\fetch|regfd|instDV [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[0]),
	.obar());
// synopsys translate_off
defparam \InstrD[0]~output .bus_hold = "false";
defparam \InstrD[0]~output .open_drain_output = "false";
defparam \InstrD[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \InstrD[1]~output (
	.i(\fetch|regfd|instDV [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[1]),
	.obar());
// synopsys translate_off
defparam \InstrD[1]~output .bus_hold = "false";
defparam \InstrD[1]~output .open_drain_output = "false";
defparam \InstrD[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \InstrD[2]~output (
	.i(\fetch|regfd|instDV [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[2]),
	.obar());
// synopsys translate_off
defparam \InstrD[2]~output .bus_hold = "false";
defparam \InstrD[2]~output .open_drain_output = "false";
defparam \InstrD[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \InstrD[3]~output (
	.i(\fetch|regfd|instDV [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[3]),
	.obar());
// synopsys translate_off
defparam \InstrD[3]~output .bus_hold = "false";
defparam \InstrD[3]~output .open_drain_output = "false";
defparam \InstrD[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \InstrD[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[4]),
	.obar());
// synopsys translate_off
defparam \InstrD[4]~output .bus_hold = "false";
defparam \InstrD[4]~output .open_drain_output = "false";
defparam \InstrD[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \InstrD[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[5]),
	.obar());
// synopsys translate_off
defparam \InstrD[5]~output .bus_hold = "false";
defparam \InstrD[5]~output .open_drain_output = "false";
defparam \InstrD[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \InstrD[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[6]),
	.obar());
// synopsys translate_off
defparam \InstrD[6]~output .bus_hold = "false";
defparam \InstrD[6]~output .open_drain_output = "false";
defparam \InstrD[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \InstrD[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[7]),
	.obar());
// synopsys translate_off
defparam \InstrD[7]~output .bus_hold = "false";
defparam \InstrD[7]~output .open_drain_output = "false";
defparam \InstrD[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \InstrD[8]~output (
	.i(\fetch|regfd|instDV [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[8]),
	.obar());
// synopsys translate_off
defparam \InstrD[8]~output .bus_hold = "false";
defparam \InstrD[8]~output .open_drain_output = "false";
defparam \InstrD[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \InstrD[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[9]),
	.obar());
// synopsys translate_off
defparam \InstrD[9]~output .bus_hold = "false";
defparam \InstrD[9]~output .open_drain_output = "false";
defparam \InstrD[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \InstrD[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[10]),
	.obar());
// synopsys translate_off
defparam \InstrD[10]~output .bus_hold = "false";
defparam \InstrD[10]~output .open_drain_output = "false";
defparam \InstrD[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \InstrD[11]~output (
	.i(\fetch|regfd|instDV [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[11]),
	.obar());
// synopsys translate_off
defparam \InstrD[11]~output .bus_hold = "false";
defparam \InstrD[11]~output .open_drain_output = "false";
defparam \InstrD[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \InstrD[12]~output (
	.i(\fetch|regfd|instDV [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[12]),
	.obar());
// synopsys translate_off
defparam \InstrD[12]~output .bus_hold = "false";
defparam \InstrD[12]~output .open_drain_output = "false";
defparam \InstrD[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \InstrD[13]~output (
	.i(\fetch|regfd|instDV [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[13]),
	.obar());
// synopsys translate_off
defparam \InstrD[13]~output .bus_hold = "false";
defparam \InstrD[13]~output .open_drain_output = "false";
defparam \InstrD[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \InstrD[14]~output (
	.i(\fetch|regfd|instDV [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[14]),
	.obar());
// synopsys translate_off
defparam \InstrD[14]~output .bus_hold = "false";
defparam \InstrD[14]~output .open_drain_output = "false";
defparam \InstrD[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \InstrD[15]~output (
	.i(\fetch|regfd|instDV [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[15]),
	.obar());
// synopsys translate_off
defparam \InstrD[15]~output .bus_hold = "false";
defparam \InstrD[15]~output .open_drain_output = "false";
defparam \InstrD[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \InstrD[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[16]),
	.obar());
// synopsys translate_off
defparam \InstrD[16]~output .bus_hold = "false";
defparam \InstrD[16]~output .open_drain_output = "false";
defparam \InstrD[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \InstrD[17]~output (
	.i(\fetch|regfd|instDV [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[17]),
	.obar());
// synopsys translate_off
defparam \InstrD[17]~output .bus_hold = "false";
defparam \InstrD[17]~output .open_drain_output = "false";
defparam \InstrD[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \InstrD[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[18]),
	.obar());
// synopsys translate_off
defparam \InstrD[18]~output .bus_hold = "false";
defparam \InstrD[18]~output .open_drain_output = "false";
defparam \InstrD[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \InstrD[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[19]),
	.obar());
// synopsys translate_off
defparam \InstrD[19]~output .bus_hold = "false";
defparam \InstrD[19]~output .open_drain_output = "false";
defparam \InstrD[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \InstrD[20]~output (
	.i(\fetch|regfd|instDV [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[20]),
	.obar());
// synopsys translate_off
defparam \InstrD[20]~output .bus_hold = "false";
defparam \InstrD[20]~output .open_drain_output = "false";
defparam \InstrD[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \InstrD[21]~output (
	.i(\fetch|regfd|instDV [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[21]),
	.obar());
// synopsys translate_off
defparam \InstrD[21]~output .bus_hold = "false";
defparam \InstrD[21]~output .open_drain_output = "false";
defparam \InstrD[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \InstrD[22]~output (
	.i(\fetch|regfd|instDV [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[22]),
	.obar());
// synopsys translate_off
defparam \InstrD[22]~output .bus_hold = "false";
defparam \InstrD[22]~output .open_drain_output = "false";
defparam \InstrD[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \InstrD[23]~output (
	.i(\fetch|regfd|instD [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[23]),
	.obar());
// synopsys translate_off
defparam \InstrD[23]~output .bus_hold = "false";
defparam \InstrD[23]~output .open_drain_output = "false";
defparam \InstrD[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \InstrD[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[24]),
	.obar());
// synopsys translate_off
defparam \InstrD[24]~output .bus_hold = "false";
defparam \InstrD[24]~output .open_drain_output = "false";
defparam \InstrD[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \InstrD[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrD[25]),
	.obar());
// synopsys translate_off
defparam \InstrD[25]~output .bus_hold = "false";
defparam \InstrD[25]~output .open_drain_output = "false";
defparam \InstrD[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \InstrDV[0]~output (
	.i(\fetch|regfd|instDV [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[0]),
	.obar());
// synopsys translate_off
defparam \InstrDV[0]~output .bus_hold = "false";
defparam \InstrDV[0]~output .open_drain_output = "false";
defparam \InstrDV[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \InstrDV[1]~output (
	.i(\fetch|regfd|instDV [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[1]),
	.obar());
// synopsys translate_off
defparam \InstrDV[1]~output .bus_hold = "false";
defparam \InstrDV[1]~output .open_drain_output = "false";
defparam \InstrDV[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \InstrDV[2]~output (
	.i(\fetch|regfd|instDV [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[2]),
	.obar());
// synopsys translate_off
defparam \InstrDV[2]~output .bus_hold = "false";
defparam \InstrDV[2]~output .open_drain_output = "false";
defparam \InstrDV[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \InstrDV[3]~output (
	.i(\fetch|regfd|instDV [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[3]),
	.obar());
// synopsys translate_off
defparam \InstrDV[3]~output .bus_hold = "false";
defparam \InstrDV[3]~output .open_drain_output = "false";
defparam \InstrDV[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \InstrDV[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[4]),
	.obar());
// synopsys translate_off
defparam \InstrDV[4]~output .bus_hold = "false";
defparam \InstrDV[4]~output .open_drain_output = "false";
defparam \InstrDV[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \InstrDV[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[5]),
	.obar());
// synopsys translate_off
defparam \InstrDV[5]~output .bus_hold = "false";
defparam \InstrDV[5]~output .open_drain_output = "false";
defparam \InstrDV[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \InstrDV[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[6]),
	.obar());
// synopsys translate_off
defparam \InstrDV[6]~output .bus_hold = "false";
defparam \InstrDV[6]~output .open_drain_output = "false";
defparam \InstrDV[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \InstrDV[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[7]),
	.obar());
// synopsys translate_off
defparam \InstrDV[7]~output .bus_hold = "false";
defparam \InstrDV[7]~output .open_drain_output = "false";
defparam \InstrDV[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \InstrDV[8]~output (
	.i(\fetch|regfd|instDV [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[8]),
	.obar());
// synopsys translate_off
defparam \InstrDV[8]~output .bus_hold = "false";
defparam \InstrDV[8]~output .open_drain_output = "false";
defparam \InstrDV[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N59
cyclonev_io_obuf \InstrDV[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[9]),
	.obar());
// synopsys translate_off
defparam \InstrDV[9]~output .bus_hold = "false";
defparam \InstrDV[9]~output .open_drain_output = "false";
defparam \InstrDV[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \InstrDV[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[10]),
	.obar());
// synopsys translate_off
defparam \InstrDV[10]~output .bus_hold = "false";
defparam \InstrDV[10]~output .open_drain_output = "false";
defparam \InstrDV[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \InstrDV[11]~output (
	.i(\fetch|regfd|instDV [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[11]),
	.obar());
// synopsys translate_off
defparam \InstrDV[11]~output .bus_hold = "false";
defparam \InstrDV[11]~output .open_drain_output = "false";
defparam \InstrDV[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \InstrDV[12]~output (
	.i(\fetch|regfd|instDV [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[12]),
	.obar());
// synopsys translate_off
defparam \InstrDV[12]~output .bus_hold = "false";
defparam \InstrDV[12]~output .open_drain_output = "false";
defparam \InstrDV[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \InstrDV[13]~output (
	.i(\fetch|regfd|instDV [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[13]),
	.obar());
// synopsys translate_off
defparam \InstrDV[13]~output .bus_hold = "false";
defparam \InstrDV[13]~output .open_drain_output = "false";
defparam \InstrDV[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \InstrDV[14]~output (
	.i(\fetch|regfd|instDV [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[14]),
	.obar());
// synopsys translate_off
defparam \InstrDV[14]~output .bus_hold = "false";
defparam \InstrDV[14]~output .open_drain_output = "false";
defparam \InstrDV[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \InstrDV[15]~output (
	.i(\fetch|regfd|instDV [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[15]),
	.obar());
// synopsys translate_off
defparam \InstrDV[15]~output .bus_hold = "false";
defparam \InstrDV[15]~output .open_drain_output = "false";
defparam \InstrDV[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \InstrDV[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[16]),
	.obar());
// synopsys translate_off
defparam \InstrDV[16]~output .bus_hold = "false";
defparam \InstrDV[16]~output .open_drain_output = "false";
defparam \InstrDV[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \InstrDV[17]~output (
	.i(\fetch|regfd|instDV [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[17]),
	.obar());
// synopsys translate_off
defparam \InstrDV[17]~output .bus_hold = "false";
defparam \InstrDV[17]~output .open_drain_output = "false";
defparam \InstrDV[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \InstrDV[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[18]),
	.obar());
// synopsys translate_off
defparam \InstrDV[18]~output .bus_hold = "false";
defparam \InstrDV[18]~output .open_drain_output = "false";
defparam \InstrDV[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \InstrDV[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[19]),
	.obar());
// synopsys translate_off
defparam \InstrDV[19]~output .bus_hold = "false";
defparam \InstrDV[19]~output .open_drain_output = "false";
defparam \InstrDV[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \InstrDV[20]~output (
	.i(\fetch|regfd|instDV [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[20]),
	.obar());
// synopsys translate_off
defparam \InstrDV[20]~output .bus_hold = "false";
defparam \InstrDV[20]~output .open_drain_output = "false";
defparam \InstrDV[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \InstrDV[21]~output (
	.i(\fetch|regfd|instDV [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[21]),
	.obar());
// synopsys translate_off
defparam \InstrDV[21]~output .bus_hold = "false";
defparam \InstrDV[21]~output .open_drain_output = "false";
defparam \InstrDV[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \InstrDV[22]~output (
	.i(\fetch|regfd|instDV [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[22]),
	.obar());
// synopsys translate_off
defparam \InstrDV[22]~output .bus_hold = "false";
defparam \InstrDV[22]~output .open_drain_output = "false";
defparam \InstrDV[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \InstrDV[23]~output (
	.i(\fetch|regfd|instDV [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[23]),
	.obar());
// synopsys translate_off
defparam \InstrDV[23]~output .bus_hold = "false";
defparam \InstrDV[23]~output .open_drain_output = "false";
defparam \InstrDV[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \InstrDV[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[24]),
	.obar());
// synopsys translate_off
defparam \InstrDV[24]~output .bus_hold = "false";
defparam \InstrDV[24]~output .open_drain_output = "false";
defparam \InstrDV[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \InstrDV[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InstrDV[25]),
	.obar());
// synopsys translate_off
defparam \InstrDV[25]~output .bus_hold = "false";
defparam \InstrDV[25]~output .open_drain_output = "false";
defparam \InstrDV[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \ALUResultEA[0]~output (
	.i(\execute|alu|Result[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[0]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[0]~output .bus_hold = "false";
defparam \ALUResultEA[0]~output .open_drain_output = "false";
defparam \ALUResultEA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \ALUResultEA[1]~output (
	.i(\execute|alu|Result[1]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[1]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[1]~output .bus_hold = "false";
defparam \ALUResultEA[1]~output .open_drain_output = "false";
defparam \ALUResultEA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \ALUResultEA[2]~output (
	.i(\execute|alu|Result[2]~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[2]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[2]~output .bus_hold = "false";
defparam \ALUResultEA[2]~output .open_drain_output = "false";
defparam \ALUResultEA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \ALUResultEA[3]~output (
	.i(\execute|alu|Result[3]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[3]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[3]~output .bus_hold = "false";
defparam \ALUResultEA[3]~output .open_drain_output = "false";
defparam \ALUResultEA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \ALUResultEA[4]~output (
	.i(\execute|alu|Result[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[4]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[4]~output .bus_hold = "false";
defparam \ALUResultEA[4]~output .open_drain_output = "false";
defparam \ALUResultEA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \ALUResultEA[5]~output (
	.i(\execute|alu|Result[5]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[5]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[5]~output .bus_hold = "false";
defparam \ALUResultEA[5]~output .open_drain_output = "false";
defparam \ALUResultEA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \ALUResultEA[6]~output (
	.i(\execute|alu|Result[6]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[6]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[6]~output .bus_hold = "false";
defparam \ALUResultEA[6]~output .open_drain_output = "false";
defparam \ALUResultEA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \ALUResultEA[7]~output (
	.i(\execute|alu|Result[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[7]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[7]~output .bus_hold = "false";
defparam \ALUResultEA[7]~output .open_drain_output = "false";
defparam \ALUResultEA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \ALUResultEA[8]~output (
	.i(\execute|alu|Result[8]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[8]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[8]~output .bus_hold = "false";
defparam \ALUResultEA[8]~output .open_drain_output = "false";
defparam \ALUResultEA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \ALUResultEA[9]~output (
	.i(\execute|alu|Result[9]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[9]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[9]~output .bus_hold = "false";
defparam \ALUResultEA[9]~output .open_drain_output = "false";
defparam \ALUResultEA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \ALUResultEA[10]~output (
	.i(\execute|alu|Result[10]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[10]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[10]~output .bus_hold = "false";
defparam \ALUResultEA[10]~output .open_drain_output = "false";
defparam \ALUResultEA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \ALUResultEA[11]~output (
	.i(\execute|alu|Result[11]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[11]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[11]~output .bus_hold = "false";
defparam \ALUResultEA[11]~output .open_drain_output = "false";
defparam \ALUResultEA[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \ALUResultEA[12]~output (
	.i(\execute|alu|Result[12]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[12]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[12]~output .bus_hold = "false";
defparam \ALUResultEA[12]~output .open_drain_output = "false";
defparam \ALUResultEA[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \ALUResultEA[13]~output (
	.i(\execute|alu|Result[13]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[13]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[13]~output .bus_hold = "false";
defparam \ALUResultEA[13]~output .open_drain_output = "false";
defparam \ALUResultEA[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \ALUResultEA[14]~output (
	.i(\execute|alu|Result[14]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[14]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[14]~output .bus_hold = "false";
defparam \ALUResultEA[14]~output .open_drain_output = "false";
defparam \ALUResultEA[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \ALUResultEA[15]~output (
	.i(\execute|alu|Result[15]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[15]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[15]~output .bus_hold = "false";
defparam \ALUResultEA[15]~output .open_drain_output = "false";
defparam \ALUResultEA[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \ALUResultEA[16]~output (
	.i(\execute|alu|Result[16]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[16]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[16]~output .bus_hold = "false";
defparam \ALUResultEA[16]~output .open_drain_output = "false";
defparam \ALUResultEA[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \ALUResultEA[17]~output (
	.i(\execute|alu|Result[17]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[17]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[17]~output .bus_hold = "false";
defparam \ALUResultEA[17]~output .open_drain_output = "false";
defparam \ALUResultEA[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \ALUResultEA[18]~output (
	.i(\execute|alu|Result[18]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[18]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[18]~output .bus_hold = "false";
defparam \ALUResultEA[18]~output .open_drain_output = "false";
defparam \ALUResultEA[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \ALUResultEA[19]~output (
	.i(\execute|alu|Result[19]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[19]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[19]~output .bus_hold = "false";
defparam \ALUResultEA[19]~output .open_drain_output = "false";
defparam \ALUResultEA[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \ALUResultEA[20]~output (
	.i(\execute|alu|Result[20]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[20]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[20]~output .bus_hold = "false";
defparam \ALUResultEA[20]~output .open_drain_output = "false";
defparam \ALUResultEA[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \ALUResultEA[21]~output (
	.i(\execute|alu|Result[21]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[21]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[21]~output .bus_hold = "false";
defparam \ALUResultEA[21]~output .open_drain_output = "false";
defparam \ALUResultEA[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \ALUResultEA[22]~output (
	.i(\execute|alu|Result[22]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[22]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[22]~output .bus_hold = "false";
defparam \ALUResultEA[22]~output .open_drain_output = "false";
defparam \ALUResultEA[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \ALUResultEA[23]~output (
	.i(\execute|alu|Result[23]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[23]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[23]~output .bus_hold = "false";
defparam \ALUResultEA[23]~output .open_drain_output = "false";
defparam \ALUResultEA[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \ALUResultEA[24]~output (
	.i(\execute|alu|Result[24]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[24]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[24]~output .bus_hold = "false";
defparam \ALUResultEA[24]~output .open_drain_output = "false";
defparam \ALUResultEA[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \ALUResultEA[25]~output (
	.i(\execute|alu|Result[25]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[25]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[25]~output .bus_hold = "false";
defparam \ALUResultEA[25]~output .open_drain_output = "false";
defparam \ALUResultEA[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \ALUResultEA[26]~output (
	.i(\execute|alu|Result[26]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[26]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[26]~output .bus_hold = "false";
defparam \ALUResultEA[26]~output .open_drain_output = "false";
defparam \ALUResultEA[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \ALUResultEA[27]~output (
	.i(\execute|alu|Result[27]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[27]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[27]~output .bus_hold = "false";
defparam \ALUResultEA[27]~output .open_drain_output = "false";
defparam \ALUResultEA[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \ALUResultEA[28]~output (
	.i(\execute|alu|Result[28]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[28]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[28]~output .bus_hold = "false";
defparam \ALUResultEA[28]~output .open_drain_output = "false";
defparam \ALUResultEA[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \ALUResultEA[29]~output (
	.i(\execute|alu|Result[29]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[29]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[29]~output .bus_hold = "false";
defparam \ALUResultEA[29]~output .open_drain_output = "false";
defparam \ALUResultEA[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \ALUResultEA[30]~output (
	.i(\execute|alu|Result[30]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[30]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[30]~output .bus_hold = "false";
defparam \ALUResultEA[30]~output .open_drain_output = "false";
defparam \ALUResultEA[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \ALUResultEA[31]~output (
	.i(\execute|alu|Flags[3]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultEA[31]),
	.obar());
// synopsys translate_off
defparam \ALUResultEA[31]~output .bus_hold = "false";
defparam \ALUResultEA[31]~output .open_drain_output = "false";
defparam \ALUResultEA[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \ALUResultM[0]~output (
	.i(\execute|regem|ALUResultM [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[0]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[0]~output .bus_hold = "false";
defparam \ALUResultM[0]~output .open_drain_output = "false";
defparam \ALUResultM[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \ALUResultM[1]~output (
	.i(\execute|regem|ALUResultM[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[1]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[1]~output .bus_hold = "false";
defparam \ALUResultM[1]~output .open_drain_output = "false";
defparam \ALUResultM[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \ALUResultM[2]~output (
	.i(\execute|regem|ALUResultM [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[2]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[2]~output .bus_hold = "false";
defparam \ALUResultM[2]~output .open_drain_output = "false";
defparam \ALUResultM[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \ALUResultM[3]~output (
	.i(\execute|regem|ALUResultM [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[3]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[3]~output .bus_hold = "false";
defparam \ALUResultM[3]~output .open_drain_output = "false";
defparam \ALUResultM[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \ALUResultM[4]~output (
	.i(\execute|regem|ALUResultM [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[4]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[4]~output .bus_hold = "false";
defparam \ALUResultM[4]~output .open_drain_output = "false";
defparam \ALUResultM[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \ALUResultM[5]~output (
	.i(\execute|regem|ALUResultM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[5]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[5]~output .bus_hold = "false";
defparam \ALUResultM[5]~output .open_drain_output = "false";
defparam \ALUResultM[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \ALUResultM[6]~output (
	.i(\execute|regem|ALUResultM [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[6]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[6]~output .bus_hold = "false";
defparam \ALUResultM[6]~output .open_drain_output = "false";
defparam \ALUResultM[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \ALUResultM[7]~output (
	.i(\execute|regem|ALUResultM [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[7]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[7]~output .bus_hold = "false";
defparam \ALUResultM[7]~output .open_drain_output = "false";
defparam \ALUResultM[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \ALUResultM[8]~output (
	.i(\execute|regem|ALUResultM [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[8]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[8]~output .bus_hold = "false";
defparam \ALUResultM[8]~output .open_drain_output = "false";
defparam \ALUResultM[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \ALUResultM[9]~output (
	.i(\execute|regem|ALUResultM [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[9]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[9]~output .bus_hold = "false";
defparam \ALUResultM[9]~output .open_drain_output = "false";
defparam \ALUResultM[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \ALUResultM[10]~output (
	.i(\execute|regem|ALUResultM [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[10]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[10]~output .bus_hold = "false";
defparam \ALUResultM[10]~output .open_drain_output = "false";
defparam \ALUResultM[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \ALUResultM[11]~output (
	.i(\execute|regem|ALUResultM [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[11]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[11]~output .bus_hold = "false";
defparam \ALUResultM[11]~output .open_drain_output = "false";
defparam \ALUResultM[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \ALUResultM[12]~output (
	.i(\execute|regem|ALUResultM [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[12]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[12]~output .bus_hold = "false";
defparam \ALUResultM[12]~output .open_drain_output = "false";
defparam \ALUResultM[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \ALUResultM[13]~output (
	.i(\execute|regem|ALUResultM [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[13]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[13]~output .bus_hold = "false";
defparam \ALUResultM[13]~output .open_drain_output = "false";
defparam \ALUResultM[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \ALUResultM[14]~output (
	.i(\execute|regem|ALUResultM [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[14]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[14]~output .bus_hold = "false";
defparam \ALUResultM[14]~output .open_drain_output = "false";
defparam \ALUResultM[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \ALUResultM[15]~output (
	.i(\execute|regem|ALUResultM [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[15]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[15]~output .bus_hold = "false";
defparam \ALUResultM[15]~output .open_drain_output = "false";
defparam \ALUResultM[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \ALUResultM[16]~output (
	.i(\execute|regem|ALUResultM [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[16]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[16]~output .bus_hold = "false";
defparam \ALUResultM[16]~output .open_drain_output = "false";
defparam \ALUResultM[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \ALUResultM[17]~output (
	.i(\execute|regem|ALUResultM [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[17]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[17]~output .bus_hold = "false";
defparam \ALUResultM[17]~output .open_drain_output = "false";
defparam \ALUResultM[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \ALUResultM[18]~output (
	.i(\execute|regem|ALUResultM [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[18]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[18]~output .bus_hold = "false";
defparam \ALUResultM[18]~output .open_drain_output = "false";
defparam \ALUResultM[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \ALUResultM[19]~output (
	.i(\execute|regem|ALUResultM [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[19]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[19]~output .bus_hold = "false";
defparam \ALUResultM[19]~output .open_drain_output = "false";
defparam \ALUResultM[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \ALUResultM[20]~output (
	.i(\execute|regem|ALUResultM [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[20]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[20]~output .bus_hold = "false";
defparam \ALUResultM[20]~output .open_drain_output = "false";
defparam \ALUResultM[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \ALUResultM[21]~output (
	.i(\execute|regem|ALUResultM [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[21]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[21]~output .bus_hold = "false";
defparam \ALUResultM[21]~output .open_drain_output = "false";
defparam \ALUResultM[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \ALUResultM[22]~output (
	.i(\execute|regem|ALUResultM [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[22]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[22]~output .bus_hold = "false";
defparam \ALUResultM[22]~output .open_drain_output = "false";
defparam \ALUResultM[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \ALUResultM[23]~output (
	.i(\execute|regem|ALUResultM [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[23]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[23]~output .bus_hold = "false";
defparam \ALUResultM[23]~output .open_drain_output = "false";
defparam \ALUResultM[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \ALUResultM[24]~output (
	.i(\execute|regem|ALUResultM [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[24]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[24]~output .bus_hold = "false";
defparam \ALUResultM[24]~output .open_drain_output = "false";
defparam \ALUResultM[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \ALUResultM[25]~output (
	.i(\execute|regem|ALUResultM [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[25]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[25]~output .bus_hold = "false";
defparam \ALUResultM[25]~output .open_drain_output = "false";
defparam \ALUResultM[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \ALUResultM[26]~output (
	.i(\execute|regem|ALUResultM [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[26]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[26]~output .bus_hold = "false";
defparam \ALUResultM[26]~output .open_drain_output = "false";
defparam \ALUResultM[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \ALUResultM[27]~output (
	.i(\execute|regem|ALUResultM [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[27]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[27]~output .bus_hold = "false";
defparam \ALUResultM[27]~output .open_drain_output = "false";
defparam \ALUResultM[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \ALUResultM[28]~output (
	.i(\execute|regem|ALUResultM [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[28]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[28]~output .bus_hold = "false";
defparam \ALUResultM[28]~output .open_drain_output = "false";
defparam \ALUResultM[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \ALUResultM[29]~output (
	.i(\execute|regem|ALUResultM [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[29]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[29]~output .bus_hold = "false";
defparam \ALUResultM[29]~output .open_drain_output = "false";
defparam \ALUResultM[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \ALUResultM[30]~output (
	.i(\execute|regem|ALUResultM [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[30]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[30]~output .bus_hold = "false";
defparam \ALUResultM[30]~output .open_drain_output = "false";
defparam \ALUResultM[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \ALUResultM[31]~output (
	.i(\execute|regem|ALUResultM [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[31]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[31]~output .bus_hold = "false";
defparam \ALUResultM[31]~output .open_drain_output = "false";
defparam \ALUResultM[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \ResultW[0]~output (
	.i(\mux_wb|y[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[0]),
	.obar());
// synopsys translate_off
defparam \ResultW[0]~output .bus_hold = "false";
defparam \ResultW[0]~output .open_drain_output = "false";
defparam \ResultW[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \ResultW[1]~output (
	.i(\mux_wb|y[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[1]),
	.obar());
// synopsys translate_off
defparam \ResultW[1]~output .bus_hold = "false";
defparam \ResultW[1]~output .open_drain_output = "false";
defparam \ResultW[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \ResultW[2]~output (
	.i(\mux_wb|y[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[2]),
	.obar());
// synopsys translate_off
defparam \ResultW[2]~output .bus_hold = "false";
defparam \ResultW[2]~output .open_drain_output = "false";
defparam \ResultW[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \ResultW[3]~output (
	.i(\mux_wb|y[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[3]),
	.obar());
// synopsys translate_off
defparam \ResultW[3]~output .bus_hold = "false";
defparam \ResultW[3]~output .open_drain_output = "false";
defparam \ResultW[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \ResultW[4]~output (
	.i(\mux_wb|y[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[4]),
	.obar());
// synopsys translate_off
defparam \ResultW[4]~output .bus_hold = "false";
defparam \ResultW[4]~output .open_drain_output = "false";
defparam \ResultW[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \ResultW[5]~output (
	.i(\mux_wb|y[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[5]),
	.obar());
// synopsys translate_off
defparam \ResultW[5]~output .bus_hold = "false";
defparam \ResultW[5]~output .open_drain_output = "false";
defparam \ResultW[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \ResultW[6]~output (
	.i(\mux_wb|y[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[6]),
	.obar());
// synopsys translate_off
defparam \ResultW[6]~output .bus_hold = "false";
defparam \ResultW[6]~output .open_drain_output = "false";
defparam \ResultW[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \ResultW[7]~output (
	.i(\mux_wb|y[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[7]),
	.obar());
// synopsys translate_off
defparam \ResultW[7]~output .bus_hold = "false";
defparam \ResultW[7]~output .open_drain_output = "false";
defparam \ResultW[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \ResultW[8]~output (
	.i(\mux_wb|y[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[8]),
	.obar());
// synopsys translate_off
defparam \ResultW[8]~output .bus_hold = "false";
defparam \ResultW[8]~output .open_drain_output = "false";
defparam \ResultW[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \ResultW[9]~output (
	.i(\mux_wb|y[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[9]),
	.obar());
// synopsys translate_off
defparam \ResultW[9]~output .bus_hold = "false";
defparam \ResultW[9]~output .open_drain_output = "false";
defparam \ResultW[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \ResultW[10]~output (
	.i(\mux_wb|y[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[10]),
	.obar());
// synopsys translate_off
defparam \ResultW[10]~output .bus_hold = "false";
defparam \ResultW[10]~output .open_drain_output = "false";
defparam \ResultW[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \ResultW[11]~output (
	.i(\mux_wb|y[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[11]),
	.obar());
// synopsys translate_off
defparam \ResultW[11]~output .bus_hold = "false";
defparam \ResultW[11]~output .open_drain_output = "false";
defparam \ResultW[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \ResultW[12]~output (
	.i(\mux_wb|y[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[12]),
	.obar());
// synopsys translate_off
defparam \ResultW[12]~output .bus_hold = "false";
defparam \ResultW[12]~output .open_drain_output = "false";
defparam \ResultW[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \ResultW[13]~output (
	.i(\mux_wb|y[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[13]),
	.obar());
// synopsys translate_off
defparam \ResultW[13]~output .bus_hold = "false";
defparam \ResultW[13]~output .open_drain_output = "false";
defparam \ResultW[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \ResultW[14]~output (
	.i(\mux_wb|y[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[14]),
	.obar());
// synopsys translate_off
defparam \ResultW[14]~output .bus_hold = "false";
defparam \ResultW[14]~output .open_drain_output = "false";
defparam \ResultW[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \ResultW[15]~output (
	.i(\mux_wb|y[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[15]),
	.obar());
// synopsys translate_off
defparam \ResultW[15]~output .bus_hold = "false";
defparam \ResultW[15]~output .open_drain_output = "false";
defparam \ResultW[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \ResultW[16]~output (
	.i(\mux_wb|y[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[16]),
	.obar());
// synopsys translate_off
defparam \ResultW[16]~output .bus_hold = "false";
defparam \ResultW[16]~output .open_drain_output = "false";
defparam \ResultW[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \ResultW[17]~output (
	.i(\mux_wb|y[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[17]),
	.obar());
// synopsys translate_off
defparam \ResultW[17]~output .bus_hold = "false";
defparam \ResultW[17]~output .open_drain_output = "false";
defparam \ResultW[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \ResultW[18]~output (
	.i(\mux_wb|y[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[18]),
	.obar());
// synopsys translate_off
defparam \ResultW[18]~output .bus_hold = "false";
defparam \ResultW[18]~output .open_drain_output = "false";
defparam \ResultW[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \ResultW[19]~output (
	.i(\mux_wb|y[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[19]),
	.obar());
// synopsys translate_off
defparam \ResultW[19]~output .bus_hold = "false";
defparam \ResultW[19]~output .open_drain_output = "false";
defparam \ResultW[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \ResultW[20]~output (
	.i(\mux_wb|y[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[20]),
	.obar());
// synopsys translate_off
defparam \ResultW[20]~output .bus_hold = "false";
defparam \ResultW[20]~output .open_drain_output = "false";
defparam \ResultW[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \ResultW[21]~output (
	.i(\mux_wb|y[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[21]),
	.obar());
// synopsys translate_off
defparam \ResultW[21]~output .bus_hold = "false";
defparam \ResultW[21]~output .open_drain_output = "false";
defparam \ResultW[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \ResultW[22]~output (
	.i(\mux_wb|y[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[22]),
	.obar());
// synopsys translate_off
defparam \ResultW[22]~output .bus_hold = "false";
defparam \ResultW[22]~output .open_drain_output = "false";
defparam \ResultW[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \ResultW[23]~output (
	.i(\mux_wb|y[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[23]),
	.obar());
// synopsys translate_off
defparam \ResultW[23]~output .bus_hold = "false";
defparam \ResultW[23]~output .open_drain_output = "false";
defparam \ResultW[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \ResultW[24]~output (
	.i(\mux_wb|y[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[24]),
	.obar());
// synopsys translate_off
defparam \ResultW[24]~output .bus_hold = "false";
defparam \ResultW[24]~output .open_drain_output = "false";
defparam \ResultW[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \ResultW[25]~output (
	.i(\mux_wb|y[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[25]),
	.obar());
// synopsys translate_off
defparam \ResultW[25]~output .bus_hold = "false";
defparam \ResultW[25]~output .open_drain_output = "false";
defparam \ResultW[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \ResultW[26]~output (
	.i(\mux_wb|y[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[26]),
	.obar());
// synopsys translate_off
defparam \ResultW[26]~output .bus_hold = "false";
defparam \ResultW[26]~output .open_drain_output = "false";
defparam \ResultW[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \ResultW[27]~output (
	.i(\mux_wb|y[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[27]),
	.obar());
// synopsys translate_off
defparam \ResultW[27]~output .bus_hold = "false";
defparam \ResultW[27]~output .open_drain_output = "false";
defparam \ResultW[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \ResultW[28]~output (
	.i(\mux_wb|y[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[28]),
	.obar());
// synopsys translate_off
defparam \ResultW[28]~output .bus_hold = "false";
defparam \ResultW[28]~output .open_drain_output = "false";
defparam \ResultW[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \ResultW[29]~output (
	.i(\mux_wb|y[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[29]),
	.obar());
// synopsys translate_off
defparam \ResultW[29]~output .bus_hold = "false";
defparam \ResultW[29]~output .open_drain_output = "false";
defparam \ResultW[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \ResultW[30]~output (
	.i(\mux_wb|y[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[30]),
	.obar());
// synopsys translate_off
defparam \ResultW[30]~output .bus_hold = "false";
defparam \ResultW[30]~output .open_drain_output = "false";
defparam \ResultW[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \ResultW[31]~output (
	.i(\mux_wb|y[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResultW[31]),
	.obar());
// synopsys translate_off
defparam \ResultW[31]~output .bus_hold = "false";
defparam \ResultW[31]~output .open_drain_output = "false";
defparam \ResultW[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \WriteDataM[0]~output (
	.i(\execute|regem|WriteDataM [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[0]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[0]~output .bus_hold = "false";
defparam \WriteDataM[0]~output .open_drain_output = "false";
defparam \WriteDataM[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \WriteDataM[1]~output (
	.i(\execute|regem|WriteDataM [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[1]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[1]~output .bus_hold = "false";
defparam \WriteDataM[1]~output .open_drain_output = "false";
defparam \WriteDataM[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \WriteDataM[2]~output (
	.i(\execute|regem|WriteDataM [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[2]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[2]~output .bus_hold = "false";
defparam \WriteDataM[2]~output .open_drain_output = "false";
defparam \WriteDataM[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \WriteDataM[3]~output (
	.i(\execute|regem|WriteDataM [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[3]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[3]~output .bus_hold = "false";
defparam \WriteDataM[3]~output .open_drain_output = "false";
defparam \WriteDataM[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \WriteDataM[4]~output (
	.i(\execute|regem|WriteDataM [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[4]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[4]~output .bus_hold = "false";
defparam \WriteDataM[4]~output .open_drain_output = "false";
defparam \WriteDataM[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \WriteDataM[5]~output (
	.i(\execute|regem|WriteDataM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[5]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[5]~output .bus_hold = "false";
defparam \WriteDataM[5]~output .open_drain_output = "false";
defparam \WriteDataM[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \WriteDataM[6]~output (
	.i(\execute|regem|WriteDataM [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[6]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[6]~output .bus_hold = "false";
defparam \WriteDataM[6]~output .open_drain_output = "false";
defparam \WriteDataM[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \WriteDataM[7]~output (
	.i(\execute|regem|WriteDataM [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[7]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[7]~output .bus_hold = "false";
defparam \WriteDataM[7]~output .open_drain_output = "false";
defparam \WriteDataM[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \WriteDataM[8]~output (
	.i(\execute|regem|WriteDataM [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[8]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[8]~output .bus_hold = "false";
defparam \WriteDataM[8]~output .open_drain_output = "false";
defparam \WriteDataM[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \WriteDataM[9]~output (
	.i(\execute|regem|WriteDataM [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[9]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[9]~output .bus_hold = "false";
defparam \WriteDataM[9]~output .open_drain_output = "false";
defparam \WriteDataM[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \WriteDataM[10]~output (
	.i(\execute|regem|WriteDataM [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[10]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[10]~output .bus_hold = "false";
defparam \WriteDataM[10]~output .open_drain_output = "false";
defparam \WriteDataM[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \WriteDataM[11]~output (
	.i(\execute|regem|WriteDataM [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[11]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[11]~output .bus_hold = "false";
defparam \WriteDataM[11]~output .open_drain_output = "false";
defparam \WriteDataM[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \WriteDataM[12]~output (
	.i(\execute|regem|WriteDataM [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[12]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[12]~output .bus_hold = "false";
defparam \WriteDataM[12]~output .open_drain_output = "false";
defparam \WriteDataM[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \WriteDataM[13]~output (
	.i(\execute|regem|WriteDataM [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[13]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[13]~output .bus_hold = "false";
defparam \WriteDataM[13]~output .open_drain_output = "false";
defparam \WriteDataM[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \WriteDataM[14]~output (
	.i(\execute|regem|WriteDataM [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[14]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[14]~output .bus_hold = "false";
defparam \WriteDataM[14]~output .open_drain_output = "false";
defparam \WriteDataM[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \WriteDataM[15]~output (
	.i(\execute|regem|WriteDataM [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[15]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[15]~output .bus_hold = "false";
defparam \WriteDataM[15]~output .open_drain_output = "false";
defparam \WriteDataM[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \WriteDataM[16]~output (
	.i(\execute|regem|WriteDataM [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[16]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[16]~output .bus_hold = "false";
defparam \WriteDataM[16]~output .open_drain_output = "false";
defparam \WriteDataM[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \WriteDataM[17]~output (
	.i(\execute|regem|WriteDataM [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[17]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[17]~output .bus_hold = "false";
defparam \WriteDataM[17]~output .open_drain_output = "false";
defparam \WriteDataM[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \WriteDataM[18]~output (
	.i(\execute|regem|WriteDataM [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[18]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[18]~output .bus_hold = "false";
defparam \WriteDataM[18]~output .open_drain_output = "false";
defparam \WriteDataM[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \WriteDataM[19]~output (
	.i(\execute|regem|WriteDataM [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[19]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[19]~output .bus_hold = "false";
defparam \WriteDataM[19]~output .open_drain_output = "false";
defparam \WriteDataM[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \WriteDataM[20]~output (
	.i(\execute|regem|WriteDataM [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[20]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[20]~output .bus_hold = "false";
defparam \WriteDataM[20]~output .open_drain_output = "false";
defparam \WriteDataM[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \WriteDataM[21]~output (
	.i(\execute|regem|WriteDataM [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[21]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[21]~output .bus_hold = "false";
defparam \WriteDataM[21]~output .open_drain_output = "false";
defparam \WriteDataM[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \WriteDataM[22]~output (
	.i(\execute|regem|WriteDataM [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[22]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[22]~output .bus_hold = "false";
defparam \WriteDataM[22]~output .open_drain_output = "false";
defparam \WriteDataM[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \WriteDataM[23]~output (
	.i(\execute|regem|WriteDataM [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[23]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[23]~output .bus_hold = "false";
defparam \WriteDataM[23]~output .open_drain_output = "false";
defparam \WriteDataM[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \WriteDataM[24]~output (
	.i(\execute|regem|WriteDataM [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[24]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[24]~output .bus_hold = "false";
defparam \WriteDataM[24]~output .open_drain_output = "false";
defparam \WriteDataM[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \WriteDataM[25]~output (
	.i(\execute|regem|WriteDataM [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[25]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[25]~output .bus_hold = "false";
defparam \WriteDataM[25]~output .open_drain_output = "false";
defparam \WriteDataM[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \WriteDataM[26]~output (
	.i(\execute|regem|WriteDataM [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[26]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[26]~output .bus_hold = "false";
defparam \WriteDataM[26]~output .open_drain_output = "false";
defparam \WriteDataM[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \WriteDataM[27]~output (
	.i(\execute|regem|WriteDataM [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[27]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[27]~output .bus_hold = "false";
defparam \WriteDataM[27]~output .open_drain_output = "false";
defparam \WriteDataM[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \WriteDataM[28]~output (
	.i(\execute|regem|WriteDataM [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[28]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[28]~output .bus_hold = "false";
defparam \WriteDataM[28]~output .open_drain_output = "false";
defparam \WriteDataM[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \WriteDataM[29]~output (
	.i(\execute|regem|WriteDataM [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[29]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[29]~output .bus_hold = "false";
defparam \WriteDataM[29]~output .open_drain_output = "false";
defparam \WriteDataM[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \WriteDataM[30]~output (
	.i(\execute|regem|WriteDataM [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[30]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[30]~output .bus_hold = "false";
defparam \WriteDataM[30]~output .open_drain_output = "false";
defparam \WriteDataM[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \WriteDataM[31]~output (
	.i(\execute|regem|WriteDataM [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[31]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[31]~output .bus_hold = "false";
defparam \WriteDataM[31]~output .open_drain_output = "false";
defparam \WriteDataM[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \V_SyncOut~output (
	.i(\main|vgac|hsg|c1|forloop[9].i1|u5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_SyncOut),
	.obar());
// synopsys translate_off
defparam \V_SyncOut~output .bus_hold = "false";
defparam \V_SyncOut~output .open_drain_output = "false";
defparam \V_SyncOut~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \H_SyncOut~output (
	.i(\main|vgac|vsg|c1|forloop[9].i1|u5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_SyncOut),
	.obar());
// synopsys translate_off
defparam \H_SyncOut~output .bus_hold = "false";
defparam \H_SyncOut~output .open_drain_output = "false";
defparam \H_SyncOut~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \and_enable~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(and_enable),
	.obar());
// synopsys translate_off
defparam \and_enable~output .bus_hold = "false";
defparam \and_enable~output .open_drain_output = "false";
defparam \and_enable~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \Stuck~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Stuck),
	.obar());
// synopsys translate_off
defparam \Stuck~output .bus_hold = "false";
defparam \Stuck~output .open_drain_output = "false";
defparam \Stuck~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \vga_sync~output (
	.i(\main|vgac|n1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
defparam \vga_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \RedOut[0]~output (
	.i(\main|MUX|ExponenteS[16]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RedOut[0]),
	.obar());
// synopsys translate_off
defparam \RedOut[0]~output .bus_hold = "false";
defparam \RedOut[0]~output .open_drain_output = "false";
defparam \RedOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \RedOut[1]~output (
	.i(\main|MUX|ExponenteS[17]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RedOut[1]),
	.obar());
// synopsys translate_off
defparam \RedOut[1]~output .bus_hold = "false";
defparam \RedOut[1]~output .open_drain_output = "false";
defparam \RedOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \RedOut[2]~output (
	.i(\main|MUX|ExponenteS[18]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RedOut[2]),
	.obar());
// synopsys translate_off
defparam \RedOut[2]~output .bus_hold = "false";
defparam \RedOut[2]~output .open_drain_output = "false";
defparam \RedOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \RedOut[3]~output (
	.i(!\main|sc|and1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RedOut[3]),
	.obar());
// synopsys translate_off
defparam \RedOut[3]~output .bus_hold = "false";
defparam \RedOut[3]~output .open_drain_output = "false";
defparam \RedOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \RedOut[4]~output (
	.i(!\main|sc|and1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RedOut[4]),
	.obar());
// synopsys translate_off
defparam \RedOut[4]~output .bus_hold = "false";
defparam \RedOut[4]~output .open_drain_output = "false";
defparam \RedOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \RedOut[5]~output (
	.i(!\main|sc|and1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RedOut[5]),
	.obar());
// synopsys translate_off
defparam \RedOut[5]~output .bus_hold = "false";
defparam \RedOut[5]~output .open_drain_output = "false";
defparam \RedOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \RedOut[6]~output (
	.i(!\main|sc|and1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RedOut[6]),
	.obar());
// synopsys translate_off
defparam \RedOut[6]~output .bus_hold = "false";
defparam \RedOut[6]~output .open_drain_output = "false";
defparam \RedOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \RedOut[7]~output (
	.i(!\main|sc|and1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RedOut[7]),
	.obar());
// synopsys translate_off
defparam \RedOut[7]~output .bus_hold = "false";
defparam \RedOut[7]~output .open_drain_output = "false";
defparam \RedOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GreenOut[0]~output (
	.i(\main|MUX|and2[8]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GreenOut[0]),
	.obar());
// synopsys translate_off
defparam \GreenOut[0]~output .bus_hold = "false";
defparam \GreenOut[0]~output .open_drain_output = "false";
defparam \GreenOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \GreenOut[1]~output (
	.i(\main|MUX|and2[9]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GreenOut[1]),
	.obar());
// synopsys translate_off
defparam \GreenOut[1]~output .bus_hold = "false";
defparam \GreenOut[1]~output .open_drain_output = "false";
defparam \GreenOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \GreenOut[2]~output (
	.i(\main|MUX|and2[10]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GreenOut[2]),
	.obar());
// synopsys translate_off
defparam \GreenOut[2]~output .bus_hold = "false";
defparam \GreenOut[2]~output .open_drain_output = "false";
defparam \GreenOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GreenOut[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GreenOut[3]),
	.obar());
// synopsys translate_off
defparam \GreenOut[3]~output .bus_hold = "false";
defparam \GreenOut[3]~output .open_drain_output = "false";
defparam \GreenOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GreenOut[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GreenOut[4]),
	.obar());
// synopsys translate_off
defparam \GreenOut[4]~output .bus_hold = "false";
defparam \GreenOut[4]~output .open_drain_output = "false";
defparam \GreenOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \GreenOut[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GreenOut[5]),
	.obar());
// synopsys translate_off
defparam \GreenOut[5]~output .bus_hold = "false";
defparam \GreenOut[5]~output .open_drain_output = "false";
defparam \GreenOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \GreenOut[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GreenOut[6]),
	.obar());
// synopsys translate_off
defparam \GreenOut[6]~output .bus_hold = "false";
defparam \GreenOut[6]~output .open_drain_output = "false";
defparam \GreenOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \GreenOut[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GreenOut[7]),
	.obar());
// synopsys translate_off
defparam \GreenOut[7]~output .bus_hold = "false";
defparam \GreenOut[7]~output .open_drain_output = "false";
defparam \GreenOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \BlueOut[0]~output (
	.i(\main|MUX|and2[0]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BlueOut[0]),
	.obar());
// synopsys translate_off
defparam \BlueOut[0]~output .bus_hold = "false";
defparam \BlueOut[0]~output .open_drain_output = "false";
defparam \BlueOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \BlueOut[1]~output (
	.i(\main|MUX|and2[1]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BlueOut[1]),
	.obar());
// synopsys translate_off
defparam \BlueOut[1]~output .bus_hold = "false";
defparam \BlueOut[1]~output .open_drain_output = "false";
defparam \BlueOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \BlueOut[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BlueOut[2]),
	.obar());
// synopsys translate_off
defparam \BlueOut[2]~output .bus_hold = "false";
defparam \BlueOut[2]~output .open_drain_output = "false";
defparam \BlueOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \BlueOut[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BlueOut[3]),
	.obar());
// synopsys translate_off
defparam \BlueOut[3]~output .bus_hold = "false";
defparam \BlueOut[3]~output .open_drain_output = "false";
defparam \BlueOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \BlueOut[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BlueOut[4]),
	.obar());
// synopsys translate_off
defparam \BlueOut[4]~output .bus_hold = "false";
defparam \BlueOut[4]~output .open_drain_output = "false";
defparam \BlueOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \BlueOut[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BlueOut[5]),
	.obar());
// synopsys translate_off
defparam \BlueOut[5]~output .bus_hold = "false";
defparam \BlueOut[5]~output .open_drain_output = "false";
defparam \BlueOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \BlueOut[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BlueOut[6]),
	.obar());
// synopsys translate_off
defparam \BlueOut[6]~output .bus_hold = "false";
defparam \BlueOut[6]~output .open_drain_output = "false";
defparam \BlueOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N42
cyclonev_io_obuf \BlueOut[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BlueOut[7]),
	.obar());
// synopsys translate_off
defparam \BlueOut[7]~output .bus_hold = "false";
defparam \BlueOut[7]~output .open_drain_output = "false";
defparam \BlueOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \visible~output (
	.i(\main|sc|and1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(visible),
	.obar());
// synopsys translate_off
defparam \visible~output .bus_hold = "false";
defparam \visible~output .open_drain_output = "false";
defparam \visible~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk50~input (
	.i(clk50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk50~input_o ));
// synopsys translate_off
defparam \clk50~input .bus_hold = "false";
defparam \clk50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N21
cyclonev_lcell_comb clk(
// Equation(s):
// \clk~combout  = LCELL(( \clk50~input_o  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk50~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam clk.extended_lut = "off";
defparam clk.lut_mask = 64'h00000000FFFFFFFF;
defparam clk.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N0
cyclonev_lcell_comb \fetch|Add0~1 (
// Equation(s):
// \fetch|Add0~1_sumout  = SUM(( \fetch|PC|outPC [2] ) + ( VCC ) + ( !VCC ))
// \fetch|Add0~2  = CARRY(( \fetch|PC|outPC [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~1_sumout ),
	.cout(\fetch|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~1 .extended_lut = "off";
defparam \fetch|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \fetch|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N18
cyclonev_lcell_comb \fetch|MI|RAM~26 (
// Equation(s):
// \fetch|MI|RAM~26_combout  = ( \fetch|PC|outPC [7] & ( \fetch|PC|outPC [3] & ( ((!\fetch|PC|outPC [4] & ((!\fetch|PC|outPC [2]) # (\fetch|PC|outPC [5])))) # (\fetch|PC|outPC [6]) ) ) ) # ( !\fetch|PC|outPC [7] & ( \fetch|PC|outPC [3] & ( (!\fetch|PC|outPC 
// [6] & (\fetch|PC|outPC [5] & (!\fetch|PC|outPC [4] $ (!\fetch|PC|outPC [2])))) # (\fetch|PC|outPC [6] & (\fetch|PC|outPC [4] & ((\fetch|PC|outPC [2])))) ) ) ) # ( \fetch|PC|outPC [7] & ( !\fetch|PC|outPC [3] & ( (!\fetch|PC|outPC [4] & ((!\fetch|PC|outPC 
// [5] & (\fetch|PC|outPC [6] & \fetch|PC|outPC [2])) # (\fetch|PC|outPC [5] & ((\fetch|PC|outPC [2]) # (\fetch|PC|outPC [6]))))) # (\fetch|PC|outPC [4] & (((\fetch|PC|outPC [6])))) ) ) ) # ( !\fetch|PC|outPC [7] & ( !\fetch|PC|outPC [3] & ( 
// (!\fetch|PC|outPC [2] & (!\fetch|PC|outPC [4] $ (((\fetch|PC|outPC [6]))))) # (\fetch|PC|outPC [2] & (!\fetch|PC|outPC [5] & ((!\fetch|PC|outPC [4]) # (!\fetch|PC|outPC [6])))) ) ) )

	.dataa(!\fetch|PC|outPC [4]),
	.datab(!\fetch|PC|outPC [5]),
	.datac(!\fetch|PC|outPC [6]),
	.datad(!\fetch|PC|outPC [2]),
	.datae(!\fetch|PC|outPC [7]),
	.dataf(!\fetch|PC|outPC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~26 .extended_lut = "off";
defparam \fetch|MI|RAM~26 .lut_mask = 64'hA5C8072F1025AF2F;
defparam \fetch|MI|RAM~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N48
cyclonev_lcell_comb \fetch|MI|RAM~27 (
// Equation(s):
// \fetch|MI|RAM~27_combout  = ( \fetch|MI|RAM~1_combout  & ( !\fetch|MI|RAM~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|MI|RAM~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|MI|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~27 .extended_lut = "off";
defparam \fetch|MI|RAM~27 .lut_mask = 64'h00000000F0F0F0F0;
defparam \fetch|MI|RAM~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N29
dffeas \fetch|regfd|instD[23] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|MI|RAM~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instD[23] .is_wysiwyg = "true";
defparam \fetch|regfd|instD[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N51
cyclonev_lcell_comb \fetch|MI|RAM~22 (
// Equation(s):
// \fetch|MI|RAM~22_combout  = ( \fetch|PC|outPC [3] & ( \fetch|PC|outPC [4] & ( !\fetch|PC|outPC [6] ) ) ) # ( !\fetch|PC|outPC [3] & ( \fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [5] & !\fetch|PC|outPC [6]) ) ) ) # ( \fetch|PC|outPC [3] & ( !\fetch|PC|outPC 
// [4] & ( (!\fetch|PC|outPC [5] & (\fetch|PC|outPC [2] & !\fetch|PC|outPC [6])) ) ) ) # ( !\fetch|PC|outPC [3] & ( !\fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [2] & (!\fetch|PC|outPC [5] $ (!\fetch|PC|outPC [6]))) ) ) )

	.dataa(!\fetch|PC|outPC [5]),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [6]),
	.datad(gnd),
	.datae(!\fetch|PC|outPC [3]),
	.dataf(!\fetch|PC|outPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~22 .extended_lut = "off";
defparam \fetch|MI|RAM~22 .lut_mask = 64'h48482020A0A0F0F0;
defparam \fetch|MI|RAM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N54
cyclonev_lcell_comb \fetch|MI|RAM~23 (
// Equation(s):
// \fetch|MI|RAM~23_combout  = (\fetch|MI|RAM~1_combout  & (\fetch|PC|outPC [7] & \fetch|MI|RAM~22_combout ))

	.dataa(!\fetch|MI|RAM~1_combout ),
	.datab(!\fetch|PC|outPC [7]),
	.datac(!\fetch|MI|RAM~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~23 .extended_lut = "off";
defparam \fetch|MI|RAM~23 .lut_mask = 64'h0101010101010101;
defparam \fetch|MI|RAM~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N55
dffeas \fetch|regfd|instDV[17] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[17] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N0
cyclonev_lcell_comb \fetch|MI|RAM~6 (
// Equation(s):
// \fetch|MI|RAM~6_combout  = ( \fetch|PC|outPC [3] & ( \fetch|PC|outPC [2] & ( (!\fetch|PC|outPC [4] & (\fetch|PC|outPC [6] & !\fetch|PC|outPC [5])) # (\fetch|PC|outPC [4] & (!\fetch|PC|outPC [6] & \fetch|PC|outPC [5])) ) ) ) # ( !\fetch|PC|outPC [3] & ( 
// \fetch|PC|outPC [2] & ( (\fetch|PC|outPC [6] & (!\fetch|PC|outPC [4] $ (!\fetch|PC|outPC [5]))) ) ) ) # ( \fetch|PC|outPC [3] & ( !\fetch|PC|outPC [2] & ( (\fetch|PC|outPC [6] & !\fetch|PC|outPC [5]) ) ) ) # ( !\fetch|PC|outPC [3] & ( !\fetch|PC|outPC [2] 
// & ( (!\fetch|PC|outPC [4] & \fetch|PC|outPC [6]) ) ) )

	.dataa(!\fetch|PC|outPC [4]),
	.datab(!\fetch|PC|outPC [6]),
	.datac(!\fetch|PC|outPC [5]),
	.datad(gnd),
	.datae(!\fetch|PC|outPC [3]),
	.dataf(!\fetch|PC|outPC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~6 .extended_lut = "off";
defparam \fetch|MI|RAM~6 .lut_mask = 64'h2222303012122424;
defparam \fetch|MI|RAM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N9
cyclonev_lcell_comb \fetch|MI|RAM~7 (
// Equation(s):
// \fetch|MI|RAM~7_combout  = ( \fetch|MI|RAM~6_combout  & ( \fetch|MI|RAM~1_combout  & ( !\fetch|PC|outPC [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [7]),
	.datad(gnd),
	.datae(!\fetch|MI|RAM~6_combout ),
	.dataf(!\fetch|MI|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~7 .extended_lut = "off";
defparam \fetch|MI|RAM~7 .lut_mask = 64'h000000000000F0F0;
defparam \fetch|MI|RAM~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N11
dffeas \fetch|regfd|instDV[2] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[2] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N36
cyclonev_lcell_comb \fetch|MI|RAM~14 (
// Equation(s):
// \fetch|MI|RAM~14_combout  = ( \fetch|PC|outPC [2] & ( \fetch|PC|outPC [4] & ( (\fetch|PC|outPC [5] & (!\fetch|PC|outPC [6] & \fetch|PC|outPC [3])) ) ) ) # ( !\fetch|PC|outPC [2] & ( \fetch|PC|outPC [4] & ( (\fetch|PC|outPC [5] & (!\fetch|PC|outPC [6] & 
// \fetch|PC|outPC [3])) ) ) ) # ( !\fetch|PC|outPC [2] & ( !\fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [5] & (\fetch|PC|outPC [6] & !\fetch|PC|outPC [3])) ) ) )

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [5]),
	.datac(!\fetch|PC|outPC [6]),
	.datad(!\fetch|PC|outPC [3]),
	.datae(!\fetch|PC|outPC [2]),
	.dataf(!\fetch|PC|outPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~14 .extended_lut = "off";
defparam \fetch|MI|RAM~14 .lut_mask = 64'h0C00000000300030;
defparam \fetch|MI|RAM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N36
cyclonev_lcell_comb \fetch|MI|RAM~15 (
// Equation(s):
// \fetch|MI|RAM~15_combout  = ( \fetch|MI|RAM~14_combout  & ( (\fetch|PC|outPC [7] & \fetch|MI|RAM~1_combout ) ) )

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [7]),
	.datac(!\fetch|MI|RAM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|MI|RAM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~15 .extended_lut = "off";
defparam \fetch|MI|RAM~15 .lut_mask = 64'h0000000003030303;
defparam \fetch|MI|RAM~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N37
dffeas \fetch|regfd|instDV[13] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[13] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y13_N59
dffeas \decode|regde|ao3[2] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|ao3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|ao3[2] .is_wysiwyg = "true";
defparam \decode|regde|ao3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N36
cyclonev_lcell_comb \hazard|Equal1~2 (
// Equation(s):
// \hazard|Equal1~2_combout  = ( \fetch|regfd|instDV [13] & ( !\decode|regde|ao3 [2] $ (((!\fetch|regfd|instDV [2] & ((!\fetch|regfd|instD [23]) # (\fetch|regfd|instDV [17]))))) ) ) # ( !\fetch|regfd|instDV [13] & ( !\decode|regde|ao3 [2] $ 
// (((!\fetch|regfd|instDV [2]) # ((\fetch|regfd|instD [23] & !\fetch|regfd|instDV [17])))) ) )

	.dataa(!\fetch|regfd|instD [23]),
	.datab(!\fetch|regfd|instDV [17]),
	.datac(!\fetch|regfd|instDV [2]),
	.datad(!\decode|regde|ao3 [2]),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|Equal1~2 .extended_lut = "off";
defparam \hazard|Equal1~2 .lut_mask = 64'h0BF40BF44FB04FB0;
defparam \hazard|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N33
cyclonev_lcell_comb \fetch|MI|RAM~4 (
// Equation(s):
// \fetch|MI|RAM~4_combout  = ( \fetch|PC|outPC [5] & ( (!\fetch|PC|outPC [7] & (!\fetch|PC|outPC [3] & !\fetch|PC|outPC [4])) ) ) # ( !\fetch|PC|outPC [5] & ( (!\fetch|PC|outPC [7] & (\fetch|PC|outPC [4] & (!\fetch|PC|outPC [2] $ (!\fetch|PC|outPC [3])))) # 
// (\fetch|PC|outPC [7] & (!\fetch|PC|outPC [2] & (!\fetch|PC|outPC [3] & !\fetch|PC|outPC [4]))) ) )

	.dataa(!\fetch|PC|outPC [7]),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [3]),
	.datad(!\fetch|PC|outPC [4]),
	.datae(gnd),
	.dataf(!\fetch|PC|outPC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~4 .extended_lut = "off";
defparam \fetch|MI|RAM~4 .lut_mask = 64'h40284028A000A000;
defparam \fetch|MI|RAM~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N30
cyclonev_lcell_comb \fetch|MI|RAM~3 (
// Equation(s):
// \fetch|MI|RAM~3_combout  = ( \fetch|PC|outPC [3] & ( (!\fetch|PC|outPC [7] & ((\fetch|PC|outPC [4]) # (\fetch|PC|outPC [2]))) ) ) # ( !\fetch|PC|outPC [3] & ( (!\fetch|PC|outPC [2] & !\fetch|PC|outPC [4]) ) )

	.dataa(!\fetch|PC|outPC [7]),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|PC|outPC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~3 .extended_lut = "off";
defparam \fetch|MI|RAM~3 .lut_mask = 64'hC0C0C0C02A2A2A2A;
defparam \fetch|MI|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N39
cyclonev_lcell_comb \fetch|MI|RAM~5 (
// Equation(s):
// \fetch|MI|RAM~5_combout  = ( \fetch|PC|outPC [6] & ( (\fetch|MI|RAM~4_combout  & \fetch|MI|RAM~1_combout ) ) ) # ( !\fetch|PC|outPC [6] & ( (\fetch|PC|outPC [5] & (!\fetch|MI|RAM~3_combout  & \fetch|MI|RAM~1_combout )) ) )

	.dataa(!\fetch|MI|RAM~4_combout ),
	.datab(!\fetch|PC|outPC [5]),
	.datac(!\fetch|MI|RAM~3_combout ),
	.datad(!\fetch|MI|RAM~1_combout ),
	.datae(gnd),
	.dataf(!\fetch|PC|outPC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~5 .extended_lut = "off";
defparam \fetch|MI|RAM~5 .lut_mask = 64'h0030003000550055;
defparam \fetch|MI|RAM~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N40
dffeas \fetch|regfd|instDV[1] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[1] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N30
cyclonev_lcell_comb \fetch|MI|RAM~12 (
// Equation(s):
// \fetch|MI|RAM~12_combout  = ( \fetch|PC|outPC [4] & ( \fetch|PC|outPC [5] ) ) # ( !\fetch|PC|outPC [4] & ( (\fetch|PC|outPC [5] & ((\fetch|PC|outPC [2]) # (\fetch|PC|outPC [3]))) ) )

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [3]),
	.datac(!\fetch|PC|outPC [2]),
	.datad(!\fetch|PC|outPC [5]),
	.datae(gnd),
	.dataf(!\fetch|PC|outPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~12 .extended_lut = "off";
defparam \fetch|MI|RAM~12 .lut_mask = 64'h003F003F00FF00FF;
defparam \fetch|MI|RAM~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N12
cyclonev_lcell_comb \fetch|MI|RAM~13 (
// Equation(s):
// \fetch|MI|RAM~13_combout  = ( \fetch|PC|outPC [7] & ( \fetch|MI|RAM~1_combout  & ( (!\fetch|MI|RAM~12_combout  & !\fetch|PC|outPC [6]) ) ) ) # ( !\fetch|PC|outPC [7] & ( \fetch|MI|RAM~1_combout  ) )

	.dataa(gnd),
	.datab(!\fetch|MI|RAM~12_combout ),
	.datac(!\fetch|PC|outPC [6]),
	.datad(gnd),
	.datae(!\fetch|PC|outPC [7]),
	.dataf(!\fetch|MI|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~13 .extended_lut = "off";
defparam \fetch|MI|RAM~13 .lut_mask = 64'h00000000FFFFC0C0;
defparam \fetch|MI|RAM~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y17_N14
dffeas \fetch|regfd|instDV[12] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[12] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y13_N2
dffeas \decode|regde|ao3[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|ao3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|ao3[1] .is_wysiwyg = "true";
defparam \decode|regde|ao3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N39
cyclonev_lcell_comb \hazard|Equal1~1 (
// Equation(s):
// \hazard|Equal1~1_combout  = ( \fetch|regfd|instDV [12] & ( !\decode|regde|ao3 [1] $ (((!\fetch|regfd|instDV [1] & ((!\fetch|regfd|instD [23]) # (\fetch|regfd|instDV [17]))))) ) ) # ( !\fetch|regfd|instDV [12] & ( !\decode|regde|ao3 [1] $ 
// (((!\fetch|regfd|instDV [1]) # ((\fetch|regfd|instD [23] & !\fetch|regfd|instDV [17])))) ) )

	.dataa(!\fetch|regfd|instD [23]),
	.datab(!\fetch|regfd|instDV [17]),
	.datac(!\fetch|regfd|instDV [1]),
	.datad(!\decode|regde|ao3 [1]),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|Equal1~1 .extended_lut = "off";
defparam \hazard|Equal1~1 .lut_mask = 64'h0BF40BF44FB04FB0;
defparam \hazard|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N33
cyclonev_lcell_comb \fetch|MI|RAM~9 (
// Equation(s):
// \fetch|MI|RAM~9_combout  = ( \fetch|PC|outPC [3] & ( \fetch|PC|outPC [2] & ( !\fetch|PC|outPC [4] ) ) ) # ( !\fetch|PC|outPC [3] & ( \fetch|PC|outPC [2] & ( !\fetch|PC|outPC [5] ) ) ) # ( \fetch|PC|outPC [3] & ( !\fetch|PC|outPC [2] & ( (!\fetch|PC|outPC 
// [4] & !\fetch|PC|outPC [5]) ) ) ) # ( !\fetch|PC|outPC [3] & ( !\fetch|PC|outPC [2] & ( !\fetch|PC|outPC [5] ) ) )

	.dataa(!\fetch|PC|outPC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|PC|outPC [5]),
	.datae(!\fetch|PC|outPC [3]),
	.dataf(!\fetch|PC|outPC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~9 .extended_lut = "off";
defparam \fetch|MI|RAM~9 .lut_mask = 64'hFF00AA00FF00AAAA;
defparam \fetch|MI|RAM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N36
cyclonev_lcell_comb \fetch|MI|RAM~10 (
// Equation(s):
// \fetch|MI|RAM~10_combout  = ( \fetch|PC|outPC [3] & ( \fetch|PC|outPC [5] & ( (!\fetch|PC|outPC [4]) # (\fetch|PC|outPC [2]) ) ) )

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [4]),
	.datad(gnd),
	.datae(!\fetch|PC|outPC [3]),
	.dataf(!\fetch|PC|outPC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~10 .extended_lut = "off";
defparam \fetch|MI|RAM~10 .lut_mask = 64'h000000000000F3F3;
defparam \fetch|MI|RAM~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N57
cyclonev_lcell_comb \fetch|MI|RAM~11 (
// Equation(s):
// \fetch|MI|RAM~11_combout  = ( \fetch|PC|outPC [7] & ( \fetch|MI|RAM~1_combout  & ( (!\fetch|PC|outPC [6] & \fetch|MI|RAM~9_combout ) ) ) ) # ( !\fetch|PC|outPC [7] & ( \fetch|MI|RAM~1_combout  & ( (\fetch|PC|outPC [6] & \fetch|MI|RAM~10_combout ) ) ) )

	.dataa(!\fetch|PC|outPC [6]),
	.datab(gnd),
	.datac(!\fetch|MI|RAM~9_combout ),
	.datad(!\fetch|MI|RAM~10_combout ),
	.datae(!\fetch|PC|outPC [7]),
	.dataf(!\fetch|MI|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~11 .extended_lut = "off";
defparam \fetch|MI|RAM~11 .lut_mask = 64'h0000000000550A0A;
defparam \fetch|MI|RAM~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N7
dffeas \fetch|regfd|instDV[11] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|MI|RAM~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[11] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y13_N53
dffeas \decode|regde|ao3[0] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|ao3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|ao3[0] .is_wysiwyg = "true";
defparam \decode|regde|ao3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N30
cyclonev_lcell_comb \hazard|Equal1~0 (
// Equation(s):
// \hazard|Equal1~0_combout  = ( \fetch|regfd|instDV [0] & ( !\decode|regde|ao3 [0] $ (((\fetch|regfd|instD [23] & (!\fetch|regfd|instDV [17] & !\fetch|regfd|instDV [11])))) ) ) # ( !\fetch|regfd|instDV [0] & ( !\decode|regde|ao3 [0] $ (((!\fetch|regfd|instD 
// [23]) # ((!\fetch|regfd|instDV [11]) # (\fetch|regfd|instDV [17])))) ) )

	.dataa(!\fetch|regfd|instD [23]),
	.datab(!\fetch|regfd|instDV [17]),
	.datac(!\decode|regde|ao3 [0]),
	.datad(!\fetch|regfd|instDV [11]),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|Equal1~0 .extended_lut = "off";
defparam \hazard|Equal1~0 .lut_mask = 64'h0F4B0F4BB4F0B4F0;
defparam \hazard|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N18
cyclonev_lcell_comb \fetch|MI|RAM~19 (
// Equation(s):
// \fetch|MI|RAM~19_combout  = ( \fetch|PC|outPC [3] & ( !\fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [2]) # (\fetch|PC|outPC [5]) ) ) ) # ( !\fetch|PC|outPC [3] & ( !\fetch|PC|outPC [4] & ( (\fetch|PC|outPC [2] & \fetch|PC|outPC [5]) ) ) )

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [5]),
	.datad(gnd),
	.datae(!\fetch|PC|outPC [3]),
	.dataf(!\fetch|PC|outPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~19 .extended_lut = "off";
defparam \fetch|MI|RAM~19 .lut_mask = 64'h0303CFCF00000000;
defparam \fetch|MI|RAM~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N24
cyclonev_lcell_comb \fetch|MI|RAM~20 (
// Equation(s):
// \fetch|MI|RAM~20_combout  = ( \fetch|PC|outPC [3] & ( (\fetch|PC|outPC [5] & (!\fetch|PC|outPC [2] $ (!\fetch|PC|outPC [4]))) ) ) # ( !\fetch|PC|outPC [3] & ( (!\fetch|PC|outPC [2] & ((!\fetch|PC|outPC [4]))) # (\fetch|PC|outPC [2] & (!\fetch|PC|outPC 
// [5])) ) )

	.dataa(!\fetch|PC|outPC [5]),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|PC|outPC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~20 .extended_lut = "off";
defparam \fetch|MI|RAM~20 .lut_mask = 64'hE2E2E2E214141414;
defparam \fetch|MI|RAM~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N27
cyclonev_lcell_comb \fetch|MI|RAM~18 (
// Equation(s):
// \fetch|MI|RAM~18_combout  = ( \fetch|PC|outPC [3] & ( (\fetch|PC|outPC [2] & \fetch|PC|outPC [4]) ) ) # ( !\fetch|PC|outPC [3] & ( (!\fetch|PC|outPC [2] & ((\fetch|PC|outPC [4]))) # (\fetch|PC|outPC [2] & (!\fetch|PC|outPC [5] & !\fetch|PC|outPC [4])) ) )

	.dataa(!\fetch|PC|outPC [5]),
	.datab(!\fetch|PC|outPC [2]),
	.datac(gnd),
	.datad(!\fetch|PC|outPC [4]),
	.datae(gnd),
	.dataf(!\fetch|PC|outPC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~18 .extended_lut = "off";
defparam \fetch|MI|RAM~18 .lut_mask = 64'h22CC22CC00330033;
defparam \fetch|MI|RAM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N24
cyclonev_lcell_comb \fetch|MI|RAM~21 (
// Equation(s):
// \fetch|MI|RAM~21_combout  = ( \fetch|MI|RAM~18_combout  & ( \fetch|PC|outPC [6] & ( (\fetch|MI|RAM~1_combout  & !\fetch|PC|outPC [7]) ) ) ) # ( \fetch|MI|RAM~18_combout  & ( !\fetch|PC|outPC [6] & ( (\fetch|MI|RAM~1_combout  & ((!\fetch|PC|outPC [7] & 
// ((\fetch|MI|RAM~20_combout ))) # (\fetch|PC|outPC [7] & (\fetch|MI|RAM~19_combout )))) ) ) ) # ( !\fetch|MI|RAM~18_combout  & ( !\fetch|PC|outPC [6] & ( (\fetch|MI|RAM~1_combout  & ((!\fetch|PC|outPC [7] & ((\fetch|MI|RAM~20_combout ))) # (\fetch|PC|outPC 
// [7] & (\fetch|MI|RAM~19_combout )))) ) ) )

	.dataa(!\fetch|MI|RAM~1_combout ),
	.datab(!\fetch|MI|RAM~19_combout ),
	.datac(!\fetch|MI|RAM~20_combout ),
	.datad(!\fetch|PC|outPC [7]),
	.datae(!\fetch|MI|RAM~18_combout ),
	.dataf(!\fetch|PC|outPC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~21 .extended_lut = "off";
defparam \fetch|MI|RAM~21 .lut_mask = 64'h0511051100005500;
defparam \fetch|MI|RAM~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N25
dffeas \fetch|regfd|instDV[15] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[15] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N21
cyclonev_lcell_comb \fetch|MI|RAM~16 (
// Equation(s):
// \fetch|MI|RAM~16_combout  = ( \fetch|PC|outPC [4] & ( (\fetch|PC|outPC [6] & (!\fetch|PC|outPC [7] & \fetch|PC|outPC [2])) ) ) # ( !\fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [6] & (\fetch|PC|outPC [7] & !\fetch|PC|outPC [2])) ) )

	.dataa(!\fetch|PC|outPC [6]),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [7]),
	.datad(!\fetch|PC|outPC [2]),
	.datae(gnd),
	.dataf(!\fetch|PC|outPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~16 .extended_lut = "off";
defparam \fetch|MI|RAM~16 .lut_mask = 64'h0A000A0000500050;
defparam \fetch|MI|RAM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N18
cyclonev_lcell_comb \fetch|MI|RAM~17 (
// Equation(s):
// \fetch|MI|RAM~17_combout  = ( \fetch|MI|RAM~1_combout  & ( (\fetch|PC|outPC [3] & (\fetch|MI|RAM~16_combout  & (!\fetch|PC|outPC [6] $ (\fetch|PC|outPC [5])))) ) )

	.dataa(!\fetch|PC|outPC [6]),
	.datab(!\fetch|PC|outPC [3]),
	.datac(!\fetch|MI|RAM~16_combout ),
	.datad(!\fetch|PC|outPC [5]),
	.datae(gnd),
	.dataf(!\fetch|MI|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~17 .extended_lut = "off";
defparam \fetch|MI|RAM~17 .lut_mask = 64'h0000000002010201;
defparam \fetch|MI|RAM~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N19
dffeas \fetch|regfd|instDV[14] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[14] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N42
cyclonev_lcell_comb \hazard|StallD~0 (
// Equation(s):
// \hazard|StallD~0_combout  = ( \fetch|regfd|instDV [14] & ( (!\decode|regde|ao3 [2] & (\decode|regde|ao3 [0] & (!\decode|regde|ao3 [1] $ (\fetch|regfd|instDV [15])))) ) ) # ( !\fetch|regfd|instDV [14] & ( (!\decode|regde|ao3 [2] & (!\decode|regde|ao3 [0] & 
// (!\decode|regde|ao3 [1] $ (\fetch|regfd|instDV [15])))) ) )

	.dataa(!\decode|regde|ao3 [1]),
	.datab(!\decode|regde|ao3 [2]),
	.datac(!\decode|regde|ao3 [0]),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|StallD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|StallD~0 .extended_lut = "off";
defparam \hazard|StallD~0 .lut_mask = 64'h8040804008040804;
defparam \hazard|StallD~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N9
cyclonev_lcell_comb \decode|regde|always0~0 (
// Equation(s):
// \decode|regde|always0~0_combout  = ( \reset~input_o  & ( \decode|regde|MemtoRegE~q  ) ) # ( !\reset~input_o  & ( \decode|regde|MemtoRegE~q  & ( ((!\hazard|Equal1~2_combout  & (!\hazard|Equal1~1_combout  & !\hazard|Equal1~0_combout ))) # 
// (\hazard|StallD~0_combout ) ) ) ) # ( \reset~input_o  & ( !\decode|regde|MemtoRegE~q  ) )

	.dataa(!\hazard|Equal1~2_combout ),
	.datab(!\hazard|Equal1~1_combout ),
	.datac(!\hazard|Equal1~0_combout ),
	.datad(!\hazard|StallD~0_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\decode|regde|MemtoRegE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|always0~0 .extended_lut = "off";
defparam \decode|regde|always0~0 .lut_mask = 64'h0000FFFF80FFFFFF;
defparam \decode|regde|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N8
dffeas \decode|regde|MemtoRegE (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instD [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|MemtoRegE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|MemtoRegE .is_wysiwyg = "true";
defparam \decode|regde|MemtoRegE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N21
cyclonev_lcell_comb \hazard|StallD~1 (
// Equation(s):
// \hazard|StallD~1_combout  = ( \hazard|Equal1~0_combout  & ( (!\decode|regde|MemtoRegE~q ) # (!\hazard|StallD~0_combout ) ) ) # ( !\hazard|Equal1~0_combout  & ( (!\decode|regde|MemtoRegE~q ) # ((!\hazard|StallD~0_combout  & ((\hazard|Equal1~2_combout ) # 
// (\hazard|Equal1~1_combout )))) ) )

	.dataa(!\decode|regde|MemtoRegE~q ),
	.datab(!\hazard|StallD~0_combout ),
	.datac(!\hazard|Equal1~1_combout ),
	.datad(!\hazard|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\hazard|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|StallD~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|StallD~1 .extended_lut = "off";
defparam \hazard|StallD~1 .lut_mask = 64'hAEEEAEEEEEEEEEEE;
defparam \hazard|StallD~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N2
dffeas \fetch|PC|outPC[2] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[2] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N3
cyclonev_lcell_comb \fetch|Add0~5 (
// Equation(s):
// \fetch|Add0~5_sumout  = SUM(( \fetch|PC|outPC [3] ) + ( GND ) + ( \fetch|Add0~2  ))
// \fetch|Add0~6  = CARRY(( \fetch|PC|outPC [3] ) + ( GND ) + ( \fetch|Add0~2  ))

	.dataa(!\fetch|PC|outPC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~5_sumout ),
	.cout(\fetch|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~5 .extended_lut = "off";
defparam \fetch|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N5
dffeas \fetch|PC|outPC[3] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[3] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N6
cyclonev_lcell_comb \fetch|Add0~9 (
// Equation(s):
// \fetch|Add0~9_sumout  = SUM(( \fetch|PC|outPC [4] ) + ( GND ) + ( \fetch|Add0~6  ))
// \fetch|Add0~10  = CARRY(( \fetch|PC|outPC [4] ) + ( GND ) + ( \fetch|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~9_sumout ),
	.cout(\fetch|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~9 .extended_lut = "off";
defparam \fetch|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fetch|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N8
dffeas \fetch|PC|outPC[4] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[4] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N9
cyclonev_lcell_comb \fetch|Add0~13 (
// Equation(s):
// \fetch|Add0~13_sumout  = SUM(( \fetch|PC|outPC [5] ) + ( GND ) + ( \fetch|Add0~10  ))
// \fetch|Add0~14  = CARRY(( \fetch|PC|outPC [5] ) + ( GND ) + ( \fetch|Add0~10  ))

	.dataa(!\fetch|PC|outPC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~13_sumout ),
	.cout(\fetch|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~13 .extended_lut = "off";
defparam \fetch|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N11
dffeas \fetch|PC|outPC[5] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[5] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N12
cyclonev_lcell_comb \fetch|Add0~17 (
// Equation(s):
// \fetch|Add0~17_sumout  = SUM(( \fetch|PC|outPC [6] ) + ( GND ) + ( \fetch|Add0~14  ))
// \fetch|Add0~18  = CARRY(( \fetch|PC|outPC [6] ) + ( GND ) + ( \fetch|Add0~14  ))

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~17_sumout ),
	.cout(\fetch|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~17 .extended_lut = "off";
defparam \fetch|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \fetch|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N14
dffeas \fetch|PC|outPC[6] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[6] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N15
cyclonev_lcell_comb \fetch|Add0~21 (
// Equation(s):
// \fetch|Add0~21_sumout  = SUM(( \fetch|PC|outPC [7] ) + ( GND ) + ( \fetch|Add0~18  ))
// \fetch|Add0~22  = CARRY(( \fetch|PC|outPC [7] ) + ( GND ) + ( \fetch|Add0~18  ))

	.dataa(!\fetch|PC|outPC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~21_sumout ),
	.cout(\fetch|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~21 .extended_lut = "off";
defparam \fetch|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N17
dffeas \fetch|PC|outPC[7] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[7] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N18
cyclonev_lcell_comb \fetch|Add0~25 (
// Equation(s):
// \fetch|Add0~25_sumout  = SUM(( \fetch|PC|outPC [8] ) + ( GND ) + ( \fetch|Add0~22  ))
// \fetch|Add0~26  = CARRY(( \fetch|PC|outPC [8] ) + ( GND ) + ( \fetch|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|PC|outPC [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~25_sumout ),
	.cout(\fetch|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~25 .extended_lut = "off";
defparam \fetch|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \fetch|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N20
dffeas \fetch|PC|outPC[8] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[8] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N21
cyclonev_lcell_comb \fetch|Add0~29 (
// Equation(s):
// \fetch|Add0~29_sumout  = SUM(( \fetch|PC|outPC [9] ) + ( GND ) + ( \fetch|Add0~26  ))
// \fetch|Add0~30  = CARRY(( \fetch|PC|outPC [9] ) + ( GND ) + ( \fetch|Add0~26  ))

	.dataa(!\fetch|PC|outPC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~29_sumout ),
	.cout(\fetch|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~29 .extended_lut = "off";
defparam \fetch|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N23
dffeas \fetch|PC|outPC[9] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[9] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N36
cyclonev_lcell_comb \fetch|MI|RAM~1 (
// Equation(s):
// \fetch|MI|RAM~1_combout  = ( !\fetch|PC|outPC [9] & ( !\fetch|PC|outPC [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fetch|PC|outPC [9]),
	.dataf(!\fetch|PC|outPC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~1 .extended_lut = "off";
defparam \fetch|MI|RAM~1 .lut_mask = 64'hFFFF000000000000;
defparam \fetch|MI|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N15
cyclonev_lcell_comb \fetch|MI|RAM~0 (
// Equation(s):
// \fetch|MI|RAM~0_combout  = ( \fetch|PC|outPC [5] & ( \fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [6] & (((!\fetch|PC|outPC [3]) # (!\fetch|PC|outPC [2])) # (\fetch|PC|outPC [7]))) # (\fetch|PC|outPC [6] & (!\fetch|PC|outPC [7] & (!\fetch|PC|outPC [3] $ 
// (\fetch|PC|outPC [2])))) ) ) ) # ( !\fetch|PC|outPC [5] & ( \fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [6] & (((!\fetch|PC|outPC [7] & \fetch|PC|outPC [2])) # (\fetch|PC|outPC [3]))) # (\fetch|PC|outPC [6] & (!\fetch|PC|outPC [7] & (!\fetch|PC|outPC [3] $ 
// (\fetch|PC|outPC [2])))) ) ) ) # ( \fetch|PC|outPC [5] & ( !\fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [7] & (!\fetch|PC|outPC [3] $ (((!\fetch|PC|outPC [6] & \fetch|PC|outPC [2]))))) # (\fetch|PC|outPC [7] & (!\fetch|PC|outPC [6])) ) ) ) # ( 
// !\fetch|PC|outPC [5] & ( !\fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [6] & (!\fetch|PC|outPC [7] & (!\fetch|PC|outPC [3] & \fetch|PC|outPC [2]))) # (\fetch|PC|outPC [6] & (!\fetch|PC|outPC [7] $ (((!\fetch|PC|outPC [3] & !\fetch|PC|outPC [2]))))) ) ) )

	.dataa(!\fetch|PC|outPC [6]),
	.datab(!\fetch|PC|outPC [7]),
	.datac(!\fetch|PC|outPC [3]),
	.datad(!\fetch|PC|outPC [2]),
	.datae(!\fetch|PC|outPC [5]),
	.dataf(!\fetch|PC|outPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~0 .extended_lut = "off";
defparam \fetch|MI|RAM~0 .lut_mask = 64'h14C4E26A4A8EEAA6;
defparam \fetch|MI|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N57
cyclonev_lcell_comb \fetch|MI|RAM~2 (
// Equation(s):
// \fetch|MI|RAM~2_combout  = ( \fetch|MI|RAM~0_combout  & ( \fetch|MI|RAM~1_combout  ) )

	.dataa(!\fetch|MI|RAM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|MI|RAM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~2 .extended_lut = "off";
defparam \fetch|MI|RAM~2 .lut_mask = 64'h0000000055555555;
defparam \fetch|MI|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N58
dffeas \fetch|regfd|instDV[0] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[0] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N51
cyclonev_lcell_comb \fetch|MI|RAM~8 (
// Equation(s):
// \fetch|MI|RAM~8_combout  = ( \fetch|PC|outPC [5] & ( !\fetch|PC|outPC [4] & ( (\fetch|PC|outPC [6] & (\fetch|PC|outPC [3] & (!\fetch|PC|outPC [7] & \fetch|MI|RAM~1_combout ))) ) ) ) # ( !\fetch|PC|outPC [5] & ( !\fetch|PC|outPC [4] & ( (!\fetch|PC|outPC 
// [6] & (!\fetch|PC|outPC [3] & (\fetch|PC|outPC [7] & \fetch|MI|RAM~1_combout ))) ) ) )

	.dataa(!\fetch|PC|outPC [6]),
	.datab(!\fetch|PC|outPC [3]),
	.datac(!\fetch|PC|outPC [7]),
	.datad(!\fetch|MI|RAM~1_combout ),
	.datae(!\fetch|PC|outPC [5]),
	.dataf(!\fetch|PC|outPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~8 .extended_lut = "off";
defparam \fetch|MI|RAM~8 .lut_mask = 64'h0008001000000000;
defparam \fetch|MI|RAM~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N53
dffeas \fetch|regfd|instDV[3] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[3] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N0
cyclonev_lcell_comb \fetch|MI|RAM~31 (
// Equation(s):
// \fetch|MI|RAM~31_combout  = ( \fetch|PC|outPC [5] & ( \fetch|PC|outPC [3] & ( (\fetch|MI|RAM~1_combout  & (!\fetch|PC|outPC [7] & (!\fetch|PC|outPC [2] $ (!\fetch|PC|outPC [6])))) ) ) ) # ( !\fetch|PC|outPC [5] & ( \fetch|PC|outPC [3] & ( 
// (\fetch|MI|RAM~1_combout  & (!\fetch|PC|outPC [7] & ((!\fetch|PC|outPC [2]) # (!\fetch|PC|outPC [6])))) ) ) ) # ( \fetch|PC|outPC [5] & ( !\fetch|PC|outPC [3] & ( (\fetch|MI|RAM~1_combout  & (!\fetch|PC|outPC [7] & ((!\fetch|PC|outPC [6]) # 
// (\fetch|PC|outPC [2])))) ) ) ) # ( !\fetch|PC|outPC [5] & ( !\fetch|PC|outPC [3] & ( (\fetch|MI|RAM~1_combout  & (!\fetch|PC|outPC [7] & (!\fetch|PC|outPC [2] $ (\fetch|PC|outPC [6])))) ) ) )

	.dataa(!\fetch|MI|RAM~1_combout ),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [6]),
	.datad(!\fetch|PC|outPC [7]),
	.datae(!\fetch|PC|outPC [5]),
	.dataf(!\fetch|PC|outPC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~31 .extended_lut = "off";
defparam \fetch|MI|RAM~31 .lut_mask = 64'h4100510054001400;
defparam \fetch|MI|RAM~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N57
cyclonev_lcell_comb \fetch|MI|RAM~30 (
// Equation(s):
// \fetch|MI|RAM~30_combout  = ( \fetch|PC|outPC [5] & ( \fetch|PC|outPC [2] & ( (\fetch|MI|RAM~1_combout  & (!\fetch|PC|outPC [7] & ((!\fetch|PC|outPC [3]) # (\fetch|PC|outPC [6])))) ) ) ) # ( !\fetch|PC|outPC [5] & ( \fetch|PC|outPC [2] & ( 
// (\fetch|MI|RAM~1_combout  & ((!\fetch|PC|outPC [7] & (\fetch|PC|outPC [3])) # (\fetch|PC|outPC [7] & (!\fetch|PC|outPC [3] & !\fetch|PC|outPC [6])))) ) ) ) # ( \fetch|PC|outPC [5] & ( !\fetch|PC|outPC [2] & ( (\fetch|MI|RAM~1_combout  & (!\fetch|PC|outPC 
// [7] & ((\fetch|PC|outPC [6]) # (\fetch|PC|outPC [3])))) ) ) ) # ( !\fetch|PC|outPC [5] & ( !\fetch|PC|outPC [2] & ( (\fetch|MI|RAM~1_combout  & (!\fetch|PC|outPC [7] $ (((!\fetch|PC|outPC [3] & !\fetch|PC|outPC [6]))))) ) ) )

	.dataa(!\fetch|MI|RAM~1_combout ),
	.datab(!\fetch|PC|outPC [7]),
	.datac(!\fetch|PC|outPC [3]),
	.datad(!\fetch|PC|outPC [6]),
	.datae(!\fetch|PC|outPC [5]),
	.dataf(!\fetch|PC|outPC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~30 .extended_lut = "off";
defparam \fetch|MI|RAM~30 .lut_mask = 64'h1444044414044044;
defparam \fetch|MI|RAM~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N42
cyclonev_lcell_comb \fetch|MI|RAM~32 (
// Equation(s):
// \fetch|MI|RAM~32_combout  = ( \fetch|MI|RAM~31_combout  & ( \fetch|MI|RAM~30_combout  ) ) # ( !\fetch|MI|RAM~31_combout  & ( \fetch|MI|RAM~30_combout  & ( !\fetch|PC|outPC [4] ) ) ) # ( \fetch|MI|RAM~31_combout  & ( !\fetch|MI|RAM~30_combout  & ( 
// \fetch|PC|outPC [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [4]),
	.datad(gnd),
	.datae(!\fetch|MI|RAM~31_combout ),
	.dataf(!\fetch|MI|RAM~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~32 .extended_lut = "off";
defparam \fetch|MI|RAM~32 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \fetch|MI|RAM~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N43
dffeas \fetch|regfd|instDV[8] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[8] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N54
cyclonev_lcell_comb \fetch|MI|RAM~24 (
// Equation(s):
// \fetch|MI|RAM~24_combout  = ( !\fetch|PC|outPC [3] & ( !\fetch|PC|outPC [4] & ( (!\fetch|PC|outPC [2] & !\fetch|PC|outPC [5]) ) ) )

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [5]),
	.datad(gnd),
	.datae(!\fetch|PC|outPC [3]),
	.dataf(!\fetch|PC|outPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~24 .extended_lut = "off";
defparam \fetch|MI|RAM~24 .lut_mask = 64'hC0C0000000000000;
defparam \fetch|MI|RAM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N6
cyclonev_lcell_comb \fetch|MI|RAM~25 (
// Equation(s):
// \fetch|MI|RAM~25_combout  = ( \fetch|MI|RAM~24_combout  & ( \fetch|MI|RAM~1_combout  ) ) # ( !\fetch|MI|RAM~24_combout  & ( (\fetch|MI|RAM~1_combout  & ((!\fetch|PC|outPC [6]) # (!\fetch|PC|outPC [7]))) ) )

	.dataa(!\fetch|PC|outPC [6]),
	.datab(!\fetch|PC|outPC [7]),
	.datac(!\fetch|MI|RAM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|MI|RAM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~25 .extended_lut = "off";
defparam \fetch|MI|RAM~25 .lut_mask = 64'h0E0E0E0E0F0F0F0F;
defparam \fetch|MI|RAM~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N8
dffeas \fetch|regfd|instDV[20] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[20] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y13_N47
dffeas \fetch|regfd|instDV[21] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|MI|RAM~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[21] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N51
cyclonev_lcell_comb \fetch|MI|RAM~28 (
// Equation(s):
// \fetch|MI|RAM~28_combout  = ( \fetch|PC|outPC [7] & ( (!\fetch|PC|outPC [4] & (!\fetch|PC|outPC [2] & (\fetch|PC|outPC [3] & !\fetch|PC|outPC [5]))) ) )

	.dataa(!\fetch|PC|outPC [4]),
	.datab(!\fetch|PC|outPC [2]),
	.datac(!\fetch|PC|outPC [3]),
	.datad(!\fetch|PC|outPC [5]),
	.datae(gnd),
	.dataf(!\fetch|PC|outPC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~28 .extended_lut = "off";
defparam \fetch|MI|RAM~28 .lut_mask = 64'h0000000008000800;
defparam \fetch|MI|RAM~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N12
cyclonev_lcell_comb \fetch|MI|RAM~29 (
// Equation(s):
// \fetch|MI|RAM~29_combout  = ( \fetch|PC|outPC [6] & ( \fetch|MI|RAM~28_combout  & ( (!\fetch|PC|outPC [7] & (\fetch|MI|RAM~1_combout  & \fetch|MI|RAM~18_combout )) ) ) ) # ( !\fetch|PC|outPC [6] & ( \fetch|MI|RAM~28_combout  & ( \fetch|MI|RAM~1_combout  ) 
// ) ) # ( \fetch|PC|outPC [6] & ( !\fetch|MI|RAM~28_combout  & ( (!\fetch|PC|outPC [7] & (\fetch|MI|RAM~1_combout  & \fetch|MI|RAM~18_combout )) ) ) ) # ( !\fetch|PC|outPC [6] & ( !\fetch|MI|RAM~28_combout  & ( (\fetch|MI|RAM~20_combout  & (!\fetch|PC|outPC 
// [7] & \fetch|MI|RAM~1_combout )) ) ) )

	.dataa(!\fetch|MI|RAM~20_combout ),
	.datab(!\fetch|PC|outPC [7]),
	.datac(!\fetch|MI|RAM~1_combout ),
	.datad(!\fetch|MI|RAM~18_combout ),
	.datae(!\fetch|PC|outPC [6]),
	.dataf(!\fetch|MI|RAM~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fetch|MI|RAM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|MI|RAM~29 .extended_lut = "off";
defparam \fetch|MI|RAM~29 .lut_mask = 64'h0404000C0F0F000C;
defparam \fetch|MI|RAM~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N13
dffeas \fetch|regfd|instDV[22] (
	.clk(\clk~combout ),
	.d(\fetch|MI|RAM~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[22] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N58
dffeas \fetch|regfd|instDV[23] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|MI|RAM~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instDV [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instDV[23] .is_wysiwyg = "true";
defparam \fetch|regfd|instDV[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N38
dffeas \decode|regde|exto[0] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|exto [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|exto[0] .is_wysiwyg = "true";
defparam \decode|regde|exto[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N33
cyclonev_lcell_comb \decode|mux_ra2|y[1]~1 (
// Equation(s):
// \decode|mux_ra2|y[1]~1_combout  = ( \fetch|regfd|instDV [1] & ( (!\fetch|regfd|instD [23]) # ((\fetch|regfd|instDV [12]) # (\fetch|regfd|instDV [17])) ) ) # ( !\fetch|regfd|instDV [1] & ( (\fetch|regfd|instD [23] & (!\fetch|regfd|instDV [17] & 
// \fetch|regfd|instDV [12])) ) )

	.dataa(!\fetch|regfd|instD [23]),
	.datab(gnd),
	.datac(!\fetch|regfd|instDV [17]),
	.datad(!\fetch|regfd|instDV [12]),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|mux_ra2|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|mux_ra2|y[1]~1 .extended_lut = "off";
defparam \decode|mux_ra2|y[1]~1 .lut_mask = 64'h00500050AFFFAFFF;
defparam \decode|mux_ra2|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N28
dffeas \fetch|regfd|instD[23]~DUPLICATE (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|MI|RAM~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|regfd|instD[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|regfd|instD[23]~DUPLICATE .is_wysiwyg = "true";
defparam \fetch|regfd|instD[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N12
cyclonev_lcell_comb \decode|mux_ra2|y[2]~2 (
// Equation(s):
// \decode|mux_ra2|y[2]~2_combout  = ( \fetch|regfd|instDV [17] & ( \fetch|regfd|instDV [2] ) ) # ( !\fetch|regfd|instDV [17] & ( (!\fetch|regfd|instD[23]~DUPLICATE_q  & (\fetch|regfd|instDV [2])) # (\fetch|regfd|instD[23]~DUPLICATE_q  & 
// ((\fetch|regfd|instDV [13]))) ) )

	.dataa(gnd),
	.datab(!\fetch|regfd|instD[23]~DUPLICATE_q ),
	.datac(!\fetch|regfd|instDV [2]),
	.datad(!\fetch|regfd|instDV [13]),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|mux_ra2|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|mux_ra2|y[2]~2 .extended_lut = "off";
defparam \decode|mux_ra2|y[2]~2 .lut_mask = 64'h0C3F0C3F0F0F0F0F;
defparam \decode|mux_ra2|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N6
cyclonev_lcell_comb \decode|mux_ra2|y[0]~0 (
// Equation(s):
// \decode|mux_ra2|y[0]~0_combout  = ( \fetch|regfd|instDV [17] & ( \fetch|regfd|instDV [0] ) ) # ( !\fetch|regfd|instDV [17] & ( (!\fetch|regfd|instD[23]~DUPLICATE_q  & (\fetch|regfd|instDV [0])) # (\fetch|regfd|instD[23]~DUPLICATE_q  & 
// ((\fetch|regfd|instDV [11]))) ) )

	.dataa(!\fetch|regfd|instDV [0]),
	.datab(gnd),
	.datac(!\fetch|regfd|instDV [11]),
	.datad(!\fetch|regfd|instD[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|mux_ra2|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|mux_ra2|y[0]~0 .extended_lut = "off";
defparam \decode|mux_ra2|y[0]~0 .lut_mask = 64'h550F550F55555555;
defparam \decode|mux_ra2|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N48
cyclonev_lcell_comb \hazard|StallD~2 (
// Equation(s):
// \hazard|StallD~2_combout  = ( \decode|mux_ra2|y[2]~2_combout  & ( \decode|mux_ra2|y[0]~0_combout  & ( (\decode|regde|ao3 [0] & (\decode|regde|ao3 [2] & (!\decode|regde|ao3 [1] $ (\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( 
// !\decode|mux_ra2|y[2]~2_combout  & ( \decode|mux_ra2|y[0]~0_combout  & ( (\decode|regde|ao3 [0] & (!\decode|regde|ao3 [2] & (!\decode|regde|ao3 [1] $ (\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( \decode|mux_ra2|y[2]~2_combout  & ( 
// !\decode|mux_ra2|y[0]~0_combout  & ( (!\decode|regde|ao3 [0] & (\decode|regde|ao3 [2] & (!\decode|regde|ao3 [1] $ (\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|mux_ra2|y[2]~2_combout  & ( !\decode|mux_ra2|y[0]~0_combout  & ( (!\decode|regde|ao3 
// [0] & (!\decode|regde|ao3 [2] & (!\decode|regde|ao3 [1] $ (\decode|mux_ra2|y[1]~1_combout )))) ) ) )

	.dataa(!\decode|regde|ao3 [1]),
	.datab(!\decode|regde|ao3 [0]),
	.datac(!\decode|regde|ao3 [2]),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|mux_ra2|y[2]~2_combout ),
	.dataf(!\decode|mux_ra2|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|StallD~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|StallD~2 .extended_lut = "off";
defparam \hazard|StallD~2 .lut_mask = 64'h8040080420100201;
defparam \hazard|StallD~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N45
cyclonev_lcell_comb \decode|regde|ALUControlE~0 (
// Equation(s):
// \decode|regde|ALUControlE~0_combout  = ( \fetch|regfd|instDV [20] & ( !\fetch|regfd|instDV [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|regfd|instDV [21]),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|ALUControlE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|ALUControlE~0 .extended_lut = "off";
defparam \decode|regde|ALUControlE~0 .lut_mask = 64'h00000000FF00FF00;
defparam \decode|regde|ALUControlE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N54
cyclonev_lcell_comb \decode|regde|ALUControlE~1 (
// Equation(s):
// \decode|regde|ALUControlE~1_combout  = ( !\reset~input_o  & ( \hazard|StallD~0_combout  & ( (!\decode|regde|MemtoRegE~q  & (!\fetch|regfd|instD [23] & !\decode|regde|ALUControlE~0_combout )) ) ) ) # ( !\reset~input_o  & ( !\hazard|StallD~0_combout  & ( 
// (!\fetch|regfd|instD [23] & (!\decode|regde|ALUControlE~0_combout  & ((!\decode|regde|MemtoRegE~q ) # (!\hazard|StallD~2_combout )))) ) ) )

	.dataa(!\decode|regde|MemtoRegE~q ),
	.datab(!\fetch|regfd|instD [23]),
	.datac(!\hazard|StallD~2_combout ),
	.datad(!\decode|regde|ALUControlE~0_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\hazard|StallD~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|ALUControlE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|ALUControlE~1 .extended_lut = "off";
defparam \decode|regde|ALUControlE~1 .lut_mask = 64'hC800000088000000;
defparam \decode|regde|ALUControlE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N56
dffeas \decode|regde|ALUControlE[1] (
	.clk(\clk~combout ),
	.d(\decode|regde|ALUControlE~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|ALUControlE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|ALUControlE[1] .is_wysiwyg = "true";
defparam \decode|regde|ALUControlE[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N6
cyclonev_lcell_comb \decode|regde|ALUControlE~2 (
// Equation(s):
// \decode|regde|ALUControlE~2_combout  = ( \hazard|StallD~2_combout  & ( \hazard|StallD~0_combout  & ( (!\fetch|regfd|instD [23] & (!\reset~input_o  & (!\decode|regde|MemtoRegE~q  & \fetch|regfd|instDV [21]))) ) ) ) # ( !\hazard|StallD~2_combout  & ( 
// \hazard|StallD~0_combout  & ( (!\fetch|regfd|instD [23] & (!\reset~input_o  & (!\decode|regde|MemtoRegE~q  & \fetch|regfd|instDV [21]))) ) ) ) # ( \hazard|StallD~2_combout  & ( !\hazard|StallD~0_combout  & ( (!\fetch|regfd|instD [23] & (!\reset~input_o  & 
// (!\decode|regde|MemtoRegE~q  & \fetch|regfd|instDV [21]))) ) ) ) # ( !\hazard|StallD~2_combout  & ( !\hazard|StallD~0_combout  & ( (!\fetch|regfd|instD [23] & (!\reset~input_o  & \fetch|regfd|instDV [21])) ) ) )

	.dataa(!\fetch|regfd|instD [23]),
	.datab(!\reset~input_o ),
	.datac(!\decode|regde|MemtoRegE~q ),
	.datad(!\fetch|regfd|instDV [21]),
	.datae(!\hazard|StallD~2_combout ),
	.dataf(!\hazard|StallD~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|ALUControlE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|ALUControlE~2 .extended_lut = "off";
defparam \decode|regde|ALUControlE~2 .lut_mask = 64'h0088008000800080;
defparam \decode|regde|ALUControlE~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N8
dffeas \decode|regde|ALUControlE[0] (
	.clk(\clk~combout ),
	.d(\decode|regde|ALUControlE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|ALUControlE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|ALUControlE[0] .is_wysiwyg = "true";
defparam \decode|regde|ALUControlE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N14
dffeas \execute|regem|ALUResultM[0] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[0] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N58
dffeas \execute|regem|MemtoRegM (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|MemtoRegE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|MemtoRegM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|MemtoRegM .is_wysiwyg = "true";
defparam \execute|regem|MemtoRegM .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N10
dffeas \memory|regmw|MemtoRegW~DUPLICATE (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|MemtoRegM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|MemtoRegW~DUPLICATE .is_wysiwyg = "true";
defparam \memory|regmw|MemtoRegW~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y17_N14
dffeas \memory|regmw|ALUOutW[0] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[0] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N20
dffeas \execute|regem|WA3M[2] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|ao3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WA3M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WA3M[2] .is_wysiwyg = "true";
defparam \execute|regem|WA3M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N17
dffeas \memory|regmw|WA3W[2] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|WA3M [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|WA3W [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|WA3W[2] .is_wysiwyg = "true";
defparam \memory|regmw|WA3W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N56
dffeas \decode|regde|RA2E[2] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|mux_ra2|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|RA2E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|RA2E[2] .is_wysiwyg = "true";
defparam \decode|regde|RA2E[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N36
cyclonev_lcell_comb \hazard|Equal5~0 (
// Equation(s):
// \hazard|Equal5~0_combout  = ( \decode|regde|RA2E [2] & ( !\memory|regmw|WA3W [2] ) ) # ( !\decode|regde|RA2E [2] & ( \memory|regmw|WA3W [2] ) )

	.dataa(gnd),
	.datab(!\memory|regmw|WA3W [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|regde|RA2E [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|Equal5~0 .extended_lut = "off";
defparam \hazard|Equal5~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \hazard|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N12
cyclonev_lcell_comb \hazard|Equal4~0 (
// Equation(s):
// \hazard|Equal4~0_combout  = ( \execute|regem|WA3M [2] & ( !\decode|regde|RA2E [2] ) ) # ( !\execute|regem|WA3M [2] & ( \decode|regde|RA2E [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|RA2E [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|WA3M [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|Equal4~0 .extended_lut = "off";
defparam \hazard|Equal4~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \hazard|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N53
dffeas \decode|regde|RA2E[0] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|mux_ra2|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|RA2E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|RA2E[0] .is_wysiwyg = "true";
defparam \decode|regde|RA2E[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N8
dffeas \decode|regde|RA2E[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|mux_ra2|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|RA2E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|RA2E[1] .is_wysiwyg = "true";
defparam \decode|regde|RA2E[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N23
dffeas \execute|regem|WA3M[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|ao3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WA3M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WA3M[1] .is_wysiwyg = "true";
defparam \execute|regem|WA3M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N28
dffeas \memory|regmw|WA3W[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|WA3M [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|WA3W [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|WA3W[1] .is_wysiwyg = "true";
defparam \memory|regmw|WA3W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N34
dffeas \execute|regem|WA3M[0]~DUPLICATE (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|ao3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WA3M[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WA3M[0]~DUPLICATE .is_wysiwyg = "true";
defparam \execute|regem|WA3M[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N42
cyclonev_lcell_comb \memory|regmw|WA3W[0]~feeder (
// Equation(s):
// \memory|regmw|WA3W[0]~feeder_combout  = \execute|regem|WA3M[0]~DUPLICATE_q 

	.dataa(!\execute|regem|WA3M[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|regmw|WA3W[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|regmw|WA3W[0]~feeder .extended_lut = "off";
defparam \memory|regmw|WA3W[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \memory|regmw|WA3W[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N44
dffeas \memory|regmw|WA3W[0] (
	.clk(\clk~combout ),
	.d(\memory|regmw|WA3W[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|WA3W [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|WA3W[0] .is_wysiwyg = "true";
defparam \memory|regmw|WA3W[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N15
cyclonev_lcell_comb \decode|controlUnit|RegSrcD[1]~0 (
// Equation(s):
// \decode|controlUnit|RegSrcD[1]~0_combout  = ( !\fetch|regfd|instDV [17] & ( \fetch|regfd|instD [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|regfd|instD [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fetch|regfd|instDV [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|controlUnit|RegSrcD[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|controlUnit|RegSrcD[1]~0 .extended_lut = "off";
defparam \decode|controlUnit|RegSrcD[1]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \decode|controlUnit|RegSrcD[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N18
cyclonev_lcell_comb \decode|regde|RegWriteE~0 (
// Equation(s):
// \decode|regde|RegWriteE~0_combout  = ( !\decode|controlUnit|RegSrcD[1]~0_combout  & ( (!\reset~input_o  & ((!\decode|regde|MemtoRegE~q ) # ((!\hazard|StallD~0_combout  & !\hazard|StallD~2_combout )))) ) )

	.dataa(!\decode|regde|MemtoRegE~q ),
	.datab(!\hazard|StallD~0_combout ),
	.datac(!\hazard|StallD~2_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\decode|controlUnit|RegSrcD[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|RegWriteE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|RegWriteE~0 .extended_lut = "off";
defparam \decode|regde|RegWriteE~0 .lut_mask = 64'hEA00EA0000000000;
defparam \decode|regde|RegWriteE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N19
dffeas \decode|regde|RegWriteE (
	.clk(\clk~combout ),
	.d(\decode|regde|RegWriteE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|RegWriteE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|RegWriteE .is_wysiwyg = "true";
defparam \decode|regde|RegWriteE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N32
dffeas \execute|regem|RegWriteM (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|RegWriteE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|RegWriteM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|RegWriteM .is_wysiwyg = "true";
defparam \execute|regem|RegWriteM .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N50
dffeas \memory|regmw|RegWriteW (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|RegWriteM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|RegWriteW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|RegWriteW .is_wysiwyg = "true";
defparam \memory|regmw|RegWriteW .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N3
cyclonev_lcell_comb \hazard|ForwardBE[0]~1 (
// Equation(s):
// \hazard|ForwardBE[0]~1_combout  = ( \memory|regmw|RegWriteW~q  & ( (!\decode|regde|RA2E [0] & (!\memory|regmw|WA3W [0] & (!\decode|regde|RA2E [1] $ (\memory|regmw|WA3W [1])))) # (\decode|regde|RA2E [0] & (\memory|regmw|WA3W [0] & (!\decode|regde|RA2E [1] 
// $ (\memory|regmw|WA3W [1])))) ) )

	.dataa(!\decode|regde|RA2E [0]),
	.datab(!\decode|regde|RA2E [1]),
	.datac(!\memory|regmw|WA3W [1]),
	.datad(!\memory|regmw|WA3W [0]),
	.datae(gnd),
	.dataf(!\memory|regmw|RegWriteW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|ForwardBE[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|ForwardBE[0]~1 .extended_lut = "off";
defparam \hazard|ForwardBE[0]~1 .lut_mask = 64'h0000000082418241;
defparam \hazard|ForwardBE[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N35
dffeas \execute|regem|WA3M[0] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|ao3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WA3M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WA3M[0] .is_wysiwyg = "true";
defparam \execute|regem|WA3M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N0
cyclonev_lcell_comb \hazard|ForwardBE[1]~0 (
// Equation(s):
// \hazard|ForwardBE[1]~0_combout  = ( \execute|regem|RegWriteM~q  & ( (!\decode|regde|RA2E [0] & (!\execute|regem|WA3M [0] & (!\decode|regde|RA2E [1] $ (\execute|regem|WA3M [1])))) # (\decode|regde|RA2E [0] & (\execute|regem|WA3M [0] & (!\decode|regde|RA2E 
// [1] $ (\execute|regem|WA3M [1])))) ) )

	.dataa(!\decode|regde|RA2E [0]),
	.datab(!\decode|regde|RA2E [1]),
	.datac(!\execute|regem|WA3M [0]),
	.datad(!\execute|regem|WA3M [1]),
	.datae(gnd),
	.dataf(!\execute|regem|RegWriteM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|ForwardBE[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|ForwardBE[1]~0 .extended_lut = "off";
defparam \hazard|ForwardBE[1]~0 .lut_mask = 64'h0000000084218421;
defparam \hazard|ForwardBE[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N57
cyclonev_lcell_comb \hazard|ForwardBE[0]~2 (
// Equation(s):
// \hazard|ForwardBE[0]~2_combout  = (!\hazard|Equal5~0_combout  & (\hazard|ForwardBE[0]~1_combout  & ((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout ))))

	.dataa(!\hazard|Equal5~0_combout ),
	.datab(!\hazard|Equal4~0_combout ),
	.datac(!\hazard|ForwardBE[0]~1_combout ),
	.datad(!\hazard|ForwardBE[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|ForwardBE[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|ForwardBE[0]~2 .extended_lut = "off";
defparam \hazard|ForwardBE[0]~2 .lut_mask = 64'h0A020A020A020A02;
defparam \hazard|ForwardBE[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N16
dffeas \decode|regde|MemWriteE (
	.clk(\clk~combout ),
	.d(\decode|controlUnit|RegSrcD[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|MemWriteE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|MemWriteE .is_wysiwyg = "true";
defparam \decode|regde|MemWriteE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \execute|regem|MemWriteM~feeder (
// Equation(s):
// \execute|regem|MemWriteM~feeder_combout  = ( \decode|regde|MemWriteE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|regde|MemWriteE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|regem|MemWriteM~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|regem|MemWriteM~feeder .extended_lut = "off";
defparam \execute|regem|MemWriteM~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \execute|regem|MemWriteM~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N26
dffeas \execute|regem|MemWriteM (
	.clk(\clk~combout ),
	.d(\execute|regem|MemWriteM~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|MemWriteM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|MemWriteM .is_wysiwyg = "true";
defparam \execute|regem|MemWriteM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N54
cyclonev_lcell_comb \decode|regde|ALUSrcE~0 (
// Equation(s):
// \decode|regde|ALUSrcE~0_combout  = ( !\hazard|StallD~2_combout  & ( \decode|regde|MemtoRegE~q  & ( (!\hazard|StallD~0_combout  & (!\reset~input_o  & ((\fetch|regfd|instD [23]) # (\fetch|regfd|instDV [22])))) ) ) ) # ( \hazard|StallD~2_combout  & ( 
// !\decode|regde|MemtoRegE~q  & ( (!\reset~input_o  & ((\fetch|regfd|instD [23]) # (\fetch|regfd|instDV [22]))) ) ) ) # ( !\hazard|StallD~2_combout  & ( !\decode|regde|MemtoRegE~q  & ( (!\reset~input_o  & ((\fetch|regfd|instD [23]) # (\fetch|regfd|instDV 
// [22]))) ) ) )

	.dataa(!\hazard|StallD~0_combout ),
	.datab(!\fetch|regfd|instDV [22]),
	.datac(!\fetch|regfd|instD [23]),
	.datad(!\reset~input_o ),
	.datae(!\hazard|StallD~2_combout ),
	.dataf(!\decode|regde|MemtoRegE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|ALUSrcE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|ALUSrcE~0 .extended_lut = "off";
defparam \decode|regde|ALUSrcE~0 .lut_mask = 64'h3F003F002A000000;
defparam \decode|regde|ALUSrcE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N56
dffeas \decode|regde|ALUSrcE (
	.clk(\clk~combout ),
	.d(\decode|regde|ALUSrcE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|ALUSrcE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|ALUSrcE .is_wysiwyg = "true";
defparam \decode|regde|ALUSrcE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N29
dffeas \decode|regde|RA1E[0] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|RA1E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|RA1E[0] .is_wysiwyg = "true";
defparam \decode|regde|RA1E[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N29
dffeas \memory|regmw|WA3W[1]~DUPLICATE (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|WA3M [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|WA3W[1]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|regmw|WA3W[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N29
dffeas \decode|regde|RA1E[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|RA1E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|RA1E[1] .is_wysiwyg = "true";
defparam \decode|regde|RA1E[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N18
cyclonev_lcell_comb \hazard|ForwardAE[0]~0 (
// Equation(s):
// \hazard|ForwardAE[0]~0_combout  = ( \decode|regde|RA1E [1] & ( \memory|regmw|RegWriteW~q  & ( (!\memory|regmw|WA3W [2] & (\memory|regmw|WA3W[1]~DUPLICATE_q  & (!\memory|regmw|WA3W [0] $ (\decode|regde|RA1E [0])))) ) ) ) # ( !\decode|regde|RA1E [1] & ( 
// \memory|regmw|RegWriteW~q  & ( (!\memory|regmw|WA3W [2] & (!\memory|regmw|WA3W[1]~DUPLICATE_q  & (!\memory|regmw|WA3W [0] $ (\decode|regde|RA1E [0])))) ) ) )

	.dataa(!\memory|regmw|WA3W [2]),
	.datab(!\memory|regmw|WA3W [0]),
	.datac(!\decode|regde|RA1E [0]),
	.datad(!\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.datae(!\decode|regde|RA1E [1]),
	.dataf(!\memory|regmw|RegWriteW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|ForwardAE[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|ForwardAE[0]~0 .extended_lut = "off";
defparam \hazard|ForwardAE[0]~0 .lut_mask = 64'h0000000082000082;
defparam \hazard|ForwardAE[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N19
dffeas \execute|regem|WA3M[2]~DUPLICATE (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|ao3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WA3M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WA3M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \execute|regem|WA3M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N15
cyclonev_lcell_comb \hazard|ForwardAE[1] (
// Equation(s):
// \hazard|ForwardAE [1] = ( \decode|regde|RA1E [1] & ( \execute|regem|RegWriteM~q  & ( (\execute|regem|WA3M [1] & (!\execute|regem|WA3M[2]~DUPLICATE_q  & (!\execute|regem|WA3M[0]~DUPLICATE_q  $ (\decode|regde|RA1E [0])))) ) ) ) # ( !\decode|regde|RA1E [1] & 
// ( \execute|regem|RegWriteM~q  & ( (!\execute|regem|WA3M [1] & (!\execute|regem|WA3M[2]~DUPLICATE_q  & (!\execute|regem|WA3M[0]~DUPLICATE_q  $ (\decode|regde|RA1E [0])))) ) ) )

	.dataa(!\execute|regem|WA3M [1]),
	.datab(!\execute|regem|WA3M[2]~DUPLICATE_q ),
	.datac(!\execute|regem|WA3M[0]~DUPLICATE_q ),
	.datad(!\decode|regde|RA1E [0]),
	.datae(!\decode|regde|RA1E [1]),
	.dataf(!\execute|regem|RegWriteM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|ForwardAE [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|ForwardAE[1] .extended_lut = "off";
defparam \hazard|ForwardAE[1] .lut_mask = 64'h0000000080084004;
defparam \hazard|ForwardAE[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N30
cyclonev_lcell_comb \main|vgac|cd1|Add0~81 (
// Equation(s):
// \main|vgac|cd1|Add0~81_sumout  = SUM(( \main|vgac|cd1|counter [0] ) + ( VCC ) + ( !VCC ))
// \main|vgac|cd1|Add0~82  = CARRY(( \main|vgac|cd1|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|cd1|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~81_sumout ),
	.cout(\main|vgac|cd1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~81 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \main|vgac|cd1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N23
dffeas \main|vgac|cd1|counter[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|cd1|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[0] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N33
cyclonev_lcell_comb \main|vgac|cd1|Add0~9 (
// Equation(s):
// \main|vgac|cd1|Add0~9_sumout  = SUM(( \main|vgac|cd1|counter [1] ) + ( GND ) + ( \main|vgac|cd1|Add0~82  ))
// \main|vgac|cd1|Add0~10  = CARRY(( \main|vgac|cd1|counter [1] ) + ( GND ) + ( \main|vgac|cd1|Add0~82  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~9_sumout ),
	.cout(\main|vgac|cd1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~9 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N35
dffeas \main|vgac|cd1|counter[1] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[1] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N36
cyclonev_lcell_comb \main|vgac|cd1|Add0~85 (
// Equation(s):
// \main|vgac|cd1|Add0~85_sumout  = SUM(( \main|vgac|cd1|counter [2] ) + ( GND ) + ( \main|vgac|cd1|Add0~10  ))
// \main|vgac|cd1|Add0~86  = CARRY(( \main|vgac|cd1|counter [2] ) + ( GND ) + ( \main|vgac|cd1|Add0~10  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~85_sumout ),
	.cout(\main|vgac|cd1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~85 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N38
dffeas \main|vgac|cd1|counter[2] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[2] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N39
cyclonev_lcell_comb \main|vgac|cd1|Add0~69 (
// Equation(s):
// \main|vgac|cd1|Add0~69_sumout  = SUM(( \main|vgac|cd1|counter [3] ) + ( GND ) + ( \main|vgac|cd1|Add0~86  ))
// \main|vgac|cd1|Add0~70  = CARRY(( \main|vgac|cd1|counter [3] ) + ( GND ) + ( \main|vgac|cd1|Add0~86  ))

	.dataa(!\main|vgac|cd1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~69_sumout ),
	.cout(\main|vgac|cd1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~69 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N41
dffeas \main|vgac|cd1|counter[3] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[3] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N42
cyclonev_lcell_comb \main|vgac|cd1|Add0~65 (
// Equation(s):
// \main|vgac|cd1|Add0~65_sumout  = SUM(( \main|vgac|cd1|counter [4] ) + ( GND ) + ( \main|vgac|cd1|Add0~70  ))
// \main|vgac|cd1|Add0~66  = CARRY(( \main|vgac|cd1|counter [4] ) + ( GND ) + ( \main|vgac|cd1|Add0~70  ))

	.dataa(!\main|vgac|cd1|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~65_sumout ),
	.cout(\main|vgac|cd1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~65 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N44
dffeas \main|vgac|cd1|counter[4] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[4] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N45
cyclonev_lcell_comb \main|vgac|cd1|Add0~105 (
// Equation(s):
// \main|vgac|cd1|Add0~105_sumout  = SUM(( \main|vgac|cd1|counter [5] ) + ( GND ) + ( \main|vgac|cd1|Add0~66  ))
// \main|vgac|cd1|Add0~106  = CARRY(( \main|vgac|cd1|counter [5] ) + ( GND ) + ( \main|vgac|cd1|Add0~66  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~105_sumout ),
	.cout(\main|vgac|cd1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~105 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N47
dffeas \main|vgac|cd1|counter[5] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[5] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N48
cyclonev_lcell_comb \main|vgac|cd1|Add0~101 (
// Equation(s):
// \main|vgac|cd1|Add0~101_sumout  = SUM(( \main|vgac|cd1|counter [6] ) + ( GND ) + ( \main|vgac|cd1|Add0~106  ))
// \main|vgac|cd1|Add0~102  = CARRY(( \main|vgac|cd1|counter [6] ) + ( GND ) + ( \main|vgac|cd1|Add0~106  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~101_sumout ),
	.cout(\main|vgac|cd1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~101 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N50
dffeas \main|vgac|cd1|counter[6] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[6] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N51
cyclonev_lcell_comb \main|vgac|cd1|Add0~5 (
// Equation(s):
// \main|vgac|cd1|Add0~5_sumout  = SUM(( \main|vgac|cd1|counter [7] ) + ( GND ) + ( \main|vgac|cd1|Add0~102  ))
// \main|vgac|cd1|Add0~6  = CARRY(( \main|vgac|cd1|counter [7] ) + ( GND ) + ( \main|vgac|cd1|Add0~102  ))

	.dataa(!\main|vgac|cd1|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~5_sumout ),
	.cout(\main|vgac|cd1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~5 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N53
dffeas \main|vgac|cd1|counter[7] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[7] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N54
cyclonev_lcell_comb \main|vgac|cd1|Add0~13 (
// Equation(s):
// \main|vgac|cd1|Add0~13_sumout  = SUM(( \main|vgac|cd1|counter [8] ) + ( GND ) + ( \main|vgac|cd1|Add0~6  ))
// \main|vgac|cd1|Add0~14  = CARRY(( \main|vgac|cd1|counter [8] ) + ( GND ) + ( \main|vgac|cd1|Add0~6  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~13_sumout ),
	.cout(\main|vgac|cd1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~13 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N56
dffeas \main|vgac|cd1|counter[8] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[8] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N57
cyclonev_lcell_comb \main|vgac|cd1|Add0~17 (
// Equation(s):
// \main|vgac|cd1|Add0~17_sumout  = SUM(( \main|vgac|cd1|counter [9] ) + ( GND ) + ( \main|vgac|cd1|Add0~14  ))
// \main|vgac|cd1|Add0~18  = CARRY(( \main|vgac|cd1|counter [9] ) + ( GND ) + ( \main|vgac|cd1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main|vgac|cd1|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~17_sumout ),
	.cout(\main|vgac|cd1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~17 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \main|vgac|cd1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N59
dffeas \main|vgac|cd1|counter[9] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[9] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N0
cyclonev_lcell_comb \main|vgac|cd1|Add0~21 (
// Equation(s):
// \main|vgac|cd1|Add0~21_sumout  = SUM(( \main|vgac|cd1|counter [10] ) + ( GND ) + ( \main|vgac|cd1|Add0~18  ))
// \main|vgac|cd1|Add0~22  = CARRY(( \main|vgac|cd1|counter [10] ) + ( GND ) + ( \main|vgac|cd1|Add0~18  ))

	.dataa(!\main|vgac|cd1|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~21_sumout ),
	.cout(\main|vgac|cd1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~21 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N2
dffeas \main|vgac|cd1|counter[10] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[10] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N3
cyclonev_lcell_comb \main|vgac|cd1|Add0~25 (
// Equation(s):
// \main|vgac|cd1|Add0~25_sumout  = SUM(( \main|vgac|cd1|counter [11] ) + ( GND ) + ( \main|vgac|cd1|Add0~22  ))
// \main|vgac|cd1|Add0~26  = CARRY(( \main|vgac|cd1|counter [11] ) + ( GND ) + ( \main|vgac|cd1|Add0~22  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~25_sumout ),
	.cout(\main|vgac|cd1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~25 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N5
dffeas \main|vgac|cd1|counter[11] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[11] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N6
cyclonev_lcell_comb \main|vgac|cd1|Add0~93 (
// Equation(s):
// \main|vgac|cd1|Add0~93_sumout  = SUM(( \main|vgac|cd1|counter [12] ) + ( GND ) + ( \main|vgac|cd1|Add0~26  ))
// \main|vgac|cd1|Add0~94  = CARRY(( \main|vgac|cd1|counter [12] ) + ( GND ) + ( \main|vgac|cd1|Add0~26  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~93_sumout ),
	.cout(\main|vgac|cd1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~93 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N8
dffeas \main|vgac|cd1|counter[12] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[12] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N9
cyclonev_lcell_comb \main|vgac|cd1|Add0~97 (
// Equation(s):
// \main|vgac|cd1|Add0~97_sumout  = SUM(( \main|vgac|cd1|counter [13] ) + ( GND ) + ( \main|vgac|cd1|Add0~94  ))
// \main|vgac|cd1|Add0~98  = CARRY(( \main|vgac|cd1|counter [13] ) + ( GND ) + ( \main|vgac|cd1|Add0~94  ))

	.dataa(!\main|vgac|cd1|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~97_sumout ),
	.cout(\main|vgac|cd1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~97 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N11
dffeas \main|vgac|cd1|counter[13] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[13] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N12
cyclonev_lcell_comb \main|vgac|cd1|Add0~45 (
// Equation(s):
// \main|vgac|cd1|Add0~45_sumout  = SUM(( \main|vgac|cd1|counter [14] ) + ( GND ) + ( \main|vgac|cd1|Add0~98  ))
// \main|vgac|cd1|Add0~46  = CARRY(( \main|vgac|cd1|counter [14] ) + ( GND ) + ( \main|vgac|cd1|Add0~98  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~45_sumout ),
	.cout(\main|vgac|cd1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~45 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N14
dffeas \main|vgac|cd1|counter[14] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[14] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N15
cyclonev_lcell_comb \main|vgac|cd1|Add0~53 (
// Equation(s):
// \main|vgac|cd1|Add0~53_sumout  = SUM(( \main|vgac|cd1|counter [15] ) + ( GND ) + ( \main|vgac|cd1|Add0~46  ))
// \main|vgac|cd1|Add0~54  = CARRY(( \main|vgac|cd1|counter [15] ) + ( GND ) + ( \main|vgac|cd1|Add0~46  ))

	.dataa(!\main|vgac|cd1|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~53_sumout ),
	.cout(\main|vgac|cd1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~53 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N17
dffeas \main|vgac|cd1|counter[15] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[15] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N18
cyclonev_lcell_comb \main|vgac|cd1|Add0~29 (
// Equation(s):
// \main|vgac|cd1|Add0~29_sumout  = SUM(( \main|vgac|cd1|counter [16] ) + ( GND ) + ( \main|vgac|cd1|Add0~54  ))
// \main|vgac|cd1|Add0~30  = CARRY(( \main|vgac|cd1|counter [16] ) + ( GND ) + ( \main|vgac|cd1|Add0~54  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~29_sumout ),
	.cout(\main|vgac|cd1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~29 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N20
dffeas \main|vgac|cd1|counter[16] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[16] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N21
cyclonev_lcell_comb \main|vgac|cd1|Add0~61 (
// Equation(s):
// \main|vgac|cd1|Add0~61_sumout  = SUM(( \main|vgac|cd1|counter [17] ) + ( GND ) + ( \main|vgac|cd1|Add0~30  ))
// \main|vgac|cd1|Add0~62  = CARRY(( \main|vgac|cd1|counter [17] ) + ( GND ) + ( \main|vgac|cd1|Add0~30  ))

	.dataa(!\main|vgac|cd1|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~61_sumout ),
	.cout(\main|vgac|cd1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~61 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N23
dffeas \main|vgac|cd1|counter[17] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[17] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N24
cyclonev_lcell_comb \main|vgac|cd1|Add0~49 (
// Equation(s):
// \main|vgac|cd1|Add0~49_sumout  = SUM(( \main|vgac|cd1|counter [18] ) + ( GND ) + ( \main|vgac|cd1|Add0~62  ))
// \main|vgac|cd1|Add0~50  = CARRY(( \main|vgac|cd1|counter [18] ) + ( GND ) + ( \main|vgac|cd1|Add0~62  ))

	.dataa(!\main|vgac|cd1|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~49_sumout ),
	.cout(\main|vgac|cd1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~49 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N26
dffeas \main|vgac|cd1|counter[18] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[18] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N27
cyclonev_lcell_comb \main|vgac|cd1|Add0~41 (
// Equation(s):
// \main|vgac|cd1|Add0~41_sumout  = SUM(( \main|vgac|cd1|counter [19] ) + ( GND ) + ( \main|vgac|cd1|Add0~50  ))
// \main|vgac|cd1|Add0~42  = CARRY(( \main|vgac|cd1|counter [19] ) + ( GND ) + ( \main|vgac|cd1|Add0~50  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~41_sumout ),
	.cout(\main|vgac|cd1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~41 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N29
dffeas \main|vgac|cd1|counter[19] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[19] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N30
cyclonev_lcell_comb \main|vgac|cd1|Add0~33 (
// Equation(s):
// \main|vgac|cd1|Add0~33_sumout  = SUM(( \main|vgac|cd1|counter [20] ) + ( GND ) + ( \main|vgac|cd1|Add0~42  ))
// \main|vgac|cd1|Add0~34  = CARRY(( \main|vgac|cd1|counter [20] ) + ( GND ) + ( \main|vgac|cd1|Add0~42  ))

	.dataa(!\main|vgac|cd1|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~33_sumout ),
	.cout(\main|vgac|cd1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~33 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N32
dffeas \main|vgac|cd1|counter[20] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[20] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N33
cyclonev_lcell_comb \main|vgac|cd1|Add0~37 (
// Equation(s):
// \main|vgac|cd1|Add0~37_sumout  = SUM(( \main|vgac|cd1|counter [21] ) + ( GND ) + ( \main|vgac|cd1|Add0~34  ))
// \main|vgac|cd1|Add0~38  = CARRY(( \main|vgac|cd1|counter [21] ) + ( GND ) + ( \main|vgac|cd1|Add0~34  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~37_sumout ),
	.cout(\main|vgac|cd1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~37 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N35
dffeas \main|vgac|cd1|counter[21] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[21] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N36
cyclonev_lcell_comb \main|vgac|cd1|Add0~1 (
// Equation(s):
// \main|vgac|cd1|Add0~1_sumout  = SUM(( \main|vgac|cd1|counter [22] ) + ( GND ) + ( \main|vgac|cd1|Add0~38  ))
// \main|vgac|cd1|Add0~2  = CARRY(( \main|vgac|cd1|counter [22] ) + ( GND ) + ( \main|vgac|cd1|Add0~38  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~1_sumout ),
	.cout(\main|vgac|cd1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~1 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N38
dffeas \main|vgac|cd1|counter[22] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[22] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N24
cyclonev_lcell_comb \main|vgac|cd1|LessThan1~0 (
// Equation(s):
// \main|vgac|cd1|LessThan1~0_combout  = ( !\main|vgac|cd1|counter [22] & ( (!\main|vgac|cd1|counter [1] & (!\main|vgac|cd1|counter [7] & !\main|vgac|cd1|counter [8])) ) )

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [1]),
	.datac(!\main|vgac|cd1|counter [7]),
	.datad(!\main|vgac|cd1|counter [8]),
	.datae(gnd),
	.dataf(!\main|vgac|cd1|counter [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|cd1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|LessThan1~0 .extended_lut = "off";
defparam \main|vgac|cd1|LessThan1~0 .lut_mask = 64'hC000C00000000000;
defparam \main|vgac|cd1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N39
cyclonev_lcell_comb \main|vgac|cd1|Add0~89 (
// Equation(s):
// \main|vgac|cd1|Add0~89_sumout  = SUM(( \main|vgac|cd1|counter [23] ) + ( GND ) + ( \main|vgac|cd1|Add0~2  ))
// \main|vgac|cd1|Add0~90  = CARRY(( \main|vgac|cd1|counter [23] ) + ( GND ) + ( \main|vgac|cd1|Add0~2  ))

	.dataa(!\main|vgac|cd1|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~89_sumout ),
	.cout(\main|vgac|cd1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~89 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N41
dffeas \main|vgac|cd1|counter[23] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[23] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N42
cyclonev_lcell_comb \main|vgac|cd1|Add0~57 (
// Equation(s):
// \main|vgac|cd1|Add0~57_sumout  = SUM(( \main|vgac|cd1|counter [24] ) + ( GND ) + ( \main|vgac|cd1|Add0~90  ))
// \main|vgac|cd1|Add0~58  = CARRY(( \main|vgac|cd1|counter [24] ) + ( GND ) + ( \main|vgac|cd1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|cd1|counter [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~57_sumout ),
	.cout(\main|vgac|cd1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~57 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|cd1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N44
dffeas \main|vgac|cd1|counter[24] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[24] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N45
cyclonev_lcell_comb \main|vgac|cd1|Add0~77 (
// Equation(s):
// \main|vgac|cd1|Add0~77_sumout  = SUM(( \main|vgac|cd1|counter [25] ) + ( GND ) + ( \main|vgac|cd1|Add0~58  ))
// \main|vgac|cd1|Add0~78  = CARRY(( \main|vgac|cd1|counter [25] ) + ( GND ) + ( \main|vgac|cd1|Add0~58  ))

	.dataa(!\main|vgac|cd1|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~77_sumout ),
	.cout(\main|vgac|cd1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~77 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N47
dffeas \main|vgac|cd1|counter[25] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[25] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N48
cyclonev_lcell_comb \main|vgac|cd1|Add0~73 (
// Equation(s):
// \main|vgac|cd1|Add0~73_sumout  = SUM(( \main|vgac|cd1|counter [26] ) + ( GND ) + ( \main|vgac|cd1|Add0~78  ))
// \main|vgac|cd1|Add0~74  = CARRY(( \main|vgac|cd1|counter [26] ) + ( GND ) + ( \main|vgac|cd1|Add0~78  ))

	.dataa(gnd),
	.datab(!\main|vgac|cd1|counter [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~73_sumout ),
	.cout(\main|vgac|cd1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~73 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \main|vgac|cd1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N50
dffeas \main|vgac|cd1|counter[26] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[26] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N51
cyclonev_lcell_comb \main|vgac|cd1|Add0~109 (
// Equation(s):
// \main|vgac|cd1|Add0~109_sumout  = SUM(( \main|vgac|cd1|counter [27] ) + ( GND ) + ( \main|vgac|cd1|Add0~74  ))

	.dataa(!\main|vgac|cd1|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|cd1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|cd1|Add0~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|Add0~109 .extended_lut = "off";
defparam \main|vgac|cd1|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \main|vgac|cd1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N53
dffeas \main|vgac|cd1|counter[27] (
	.clk(\rtl~0_combout ),
	.d(\main|vgac|cd1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|cd1|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|cd1|counter[27] .is_wysiwyg = "true";
defparam \main|vgac|cd1|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N0
cyclonev_lcell_comb \main|vgac|cd1|LessThan1~4 (
// Equation(s):
// \main|vgac|cd1|LessThan1~4_combout  = ( !\main|vgac|cd1|counter [12] & ( (!\main|vgac|cd1|counter [6] & (!\main|vgac|cd1|counter [27] & (!\main|vgac|cd1|counter [13] & !\main|vgac|cd1|counter [5]))) ) )

	.dataa(!\main|vgac|cd1|counter [6]),
	.datab(!\main|vgac|cd1|counter [27]),
	.datac(!\main|vgac|cd1|counter [13]),
	.datad(!\main|vgac|cd1|counter [5]),
	.datae(gnd),
	.dataf(!\main|vgac|cd1|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|cd1|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|LessThan1~4 .extended_lut = "off";
defparam \main|vgac|cd1|LessThan1~4 .lut_mask = 64'h8000800000000000;
defparam \main|vgac|cd1|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N12
cyclonev_lcell_comb \main|vgac|cd1|LessThan1~1 (
// Equation(s):
// \main|vgac|cd1|LessThan1~1_combout  = ( !\main|vgac|cd1|counter [16] & ( !\main|vgac|cd1|counter [11] & ( (!\main|vgac|cd1|counter [21] & (!\main|vgac|cd1|counter [9] & (!\main|vgac|cd1|counter [20] & !\main|vgac|cd1|counter [10]))) ) ) )

	.dataa(!\main|vgac|cd1|counter [21]),
	.datab(!\main|vgac|cd1|counter [9]),
	.datac(!\main|vgac|cd1|counter [20]),
	.datad(!\main|vgac|cd1|counter [10]),
	.datae(!\main|vgac|cd1|counter [16]),
	.dataf(!\main|vgac|cd1|counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|cd1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|LessThan1~1 .extended_lut = "off";
defparam \main|vgac|cd1|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \main|vgac|cd1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N54
cyclonev_lcell_comb \main|vgac|cd1|LessThan1~2 (
// Equation(s):
// \main|vgac|cd1|LessThan1~2_combout  = ( !\main|vgac|cd1|counter [19] & ( !\main|vgac|cd1|counter [14] & ( (!\main|vgac|cd1|counter [18] & (!\main|vgac|cd1|counter [15] & (!\main|vgac|cd1|counter [17] & !\main|vgac|cd1|counter [24]))) ) ) )

	.dataa(!\main|vgac|cd1|counter [18]),
	.datab(!\main|vgac|cd1|counter [15]),
	.datac(!\main|vgac|cd1|counter [17]),
	.datad(!\main|vgac|cd1|counter [24]),
	.datae(!\main|vgac|cd1|counter [19]),
	.dataf(!\main|vgac|cd1|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|cd1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|LessThan1~2 .extended_lut = "off";
defparam \main|vgac|cd1|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \main|vgac|cd1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N9
cyclonev_lcell_comb \main|vgac|cd1|LessThan1~3 (
// Equation(s):
// \main|vgac|cd1|LessThan1~3_combout  = ( !\main|vgac|cd1|counter [25] & ( !\main|vgac|cd1|counter [26] & ( (!\main|vgac|cd1|counter [2] & (!\main|vgac|cd1|counter [4] & (!\main|vgac|cd1|counter [3] & !\main|vgac|cd1|counter [0]))) ) ) )

	.dataa(!\main|vgac|cd1|counter [2]),
	.datab(!\main|vgac|cd1|counter [4]),
	.datac(!\main|vgac|cd1|counter [3]),
	.datad(!\main|vgac|cd1|counter [0]),
	.datae(!\main|vgac|cd1|counter [25]),
	.dataf(!\main|vgac|cd1|counter [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|cd1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|cd1|LessThan1~3 .extended_lut = "off";
defparam \main|vgac|cd1|LessThan1~3 .lut_mask = 64'h8000000000000000;
defparam \main|vgac|cd1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N18
cyclonev_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL(( \main|vgac|cd1|LessThan1~2_combout  & ( \main|vgac|cd1|LessThan1~3_combout  & ( (!\main|vgac|cd1|LessThan1~0_combout ) # (((!\main|vgac|cd1|LessThan1~4_combout ) # (!\main|vgac|cd1|LessThan1~1_combout )) # (\main|vgac|cd1|counter 
// [23])) ) ) ) # ( !\main|vgac|cd1|LessThan1~2_combout  & ( \main|vgac|cd1|LessThan1~3_combout  ) ) # ( \main|vgac|cd1|LessThan1~2_combout  & ( !\main|vgac|cd1|LessThan1~3_combout  ) ) # ( !\main|vgac|cd1|LessThan1~2_combout  & ( 
// !\main|vgac|cd1|LessThan1~3_combout  ) ))

	.dataa(!\main|vgac|cd1|LessThan1~0_combout ),
	.datab(!\main|vgac|cd1|counter [23]),
	.datac(!\main|vgac|cd1|LessThan1~4_combout ),
	.datad(!\main|vgac|cd1|LessThan1~1_combout ),
	.datae(!\main|vgac|cd1|LessThan1~2_combout ),
	.dataf(!\main|vgac|cd1|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~0 .extended_lut = "off";
defparam \rtl~0 .lut_mask = 64'hFFFFFFFFFFFFFFFB;
defparam \rtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N57
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout  = ( \execute|regem|ALUResultM [15] & ( (!\execute|regem|ALUResultM [14] & \execute|regem|ALUResultM [13]) ) )

	.dataa(!\execute|regem|ALUResultM [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\execute|regem|ALUResultM [13]),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0 .lut_mask = 64'h0000000000AA00AA;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y18_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 9;
defparam \Mult0~8 .ay_scan_in_clock = "none";
defparam \Mult0~8 .ay_scan_in_width = 8;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m9x9";
defparam \Mult0~8 .output_clock = "none";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "false";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N27
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout  = ( \Mult0~23  & ( (!\Mult0~22  & \Mult0~21 ) ) )

	.dataa(!\Mult0~22 ),
	.datab(gnd),
	.datac(!\Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N18
cyclonev_lcell_comb \hazard|ForwardBE[1] (
// Equation(s):
// \hazard|ForwardBE [1] = ( \hazard|ForwardBE[1]~0_combout  & ( !\hazard|Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hazard|Equal4~0_combout ),
	.datad(gnd),
	.datae(!\hazard|ForwardBE[1]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hazard|ForwardBE [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hazard|ForwardBE[1] .extended_lut = "off";
defparam \hazard|ForwardBE[1] .lut_mask = 64'h0000F0F00000F0F0;
defparam \hazard|ForwardBE[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N30
cyclonev_lcell_comb \decode|BR|Equal1~0 (
// Equation(s):
// \decode|BR|Equal1~0_combout  = ( \decode|mux_ra2|y[0]~0_combout  & ( \decode|mux_ra2|y[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\decode|mux_ra2|y[0]~0_combout ),
	.dataf(!\decode|mux_ra2|y[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|Equal1~0 .extended_lut = "off";
defparam \decode|BR|Equal1~0 .lut_mask = 64'h000000000000FFFF;
defparam \decode|BR|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N37
dffeas \fetch|PC|outPC[14] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[14] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N24
cyclonev_lcell_comb \fetch|Add0~33 (
// Equation(s):
// \fetch|Add0~33_sumout  = SUM(( \fetch|PC|outPC [10] ) + ( GND ) + ( \fetch|Add0~30  ))
// \fetch|Add0~34  = CARRY(( \fetch|PC|outPC [10] ) + ( GND ) + ( \fetch|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|PC|outPC [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~33_sumout ),
	.cout(\fetch|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~33 .extended_lut = "off";
defparam \fetch|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \fetch|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N25
dffeas \fetch|PC|outPC[10] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[10] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N27
cyclonev_lcell_comb \fetch|Add0~37 (
// Equation(s):
// \fetch|Add0~37_sumout  = SUM(( \fetch|PC|outPC [11] ) + ( GND ) + ( \fetch|Add0~34  ))
// \fetch|Add0~38  = CARRY(( \fetch|PC|outPC [11] ) + ( GND ) + ( \fetch|Add0~34  ))

	.dataa(!\fetch|PC|outPC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~37_sumout ),
	.cout(\fetch|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~37 .extended_lut = "off";
defparam \fetch|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N29
dffeas \fetch|PC|outPC[11] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[11] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N30
cyclonev_lcell_comb \fetch|Add0~41 (
// Equation(s):
// \fetch|Add0~41_sumout  = SUM(( \fetch|PC|outPC [12] ) + ( GND ) + ( \fetch|Add0~38  ))
// \fetch|Add0~42  = CARRY(( \fetch|PC|outPC [12] ) + ( GND ) + ( \fetch|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~41_sumout ),
	.cout(\fetch|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~41 .extended_lut = "off";
defparam \fetch|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fetch|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N31
dffeas \fetch|PC|outPC[12] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[12] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N33
cyclonev_lcell_comb \fetch|Add0~45 (
// Equation(s):
// \fetch|Add0~45_sumout  = SUM(( \fetch|PC|outPC [13] ) + ( GND ) + ( \fetch|Add0~42  ))
// \fetch|Add0~46  = CARRY(( \fetch|PC|outPC [13] ) + ( GND ) + ( \fetch|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|PC|outPC [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~45_sumout ),
	.cout(\fetch|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~45 .extended_lut = "off";
defparam \fetch|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \fetch|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N34
dffeas \fetch|PC|outPC[13] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[13] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N36
cyclonev_lcell_comb \fetch|Add0~49 (
// Equation(s):
// \fetch|Add0~49_sumout  = SUM(( \fetch|PC|outPC [14] ) + ( GND ) + ( \fetch|Add0~46  ))
// \fetch|Add0~50  = CARRY(( \fetch|PC|outPC [14] ) + ( GND ) + ( \fetch|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|PC|outPC [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~49_sumout ),
	.cout(\fetch|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~49 .extended_lut = "off";
defparam \fetch|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \fetch|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N36
cyclonev_lcell_comb \decode|BR|rf[6][8]~5 (
// Equation(s):
// \decode|BR|rf[6][8]~5_combout  = ( \memory|regmw|RegWriteW~q  & ( \memory|regmw|WA3W[1]~DUPLICATE_q  & ( ((!\memory|regmw|WA3W [0] & \memory|regmw|WA3W [2])) # (\reset~input_o ) ) ) ) # ( !\memory|regmw|RegWriteW~q  & ( \memory|regmw|WA3W[1]~DUPLICATE_q  
// & ( \reset~input_o  ) ) ) # ( \memory|regmw|RegWriteW~q  & ( !\memory|regmw|WA3W[1]~DUPLICATE_q  & ( \reset~input_o  ) ) ) # ( !\memory|regmw|RegWriteW~q  & ( !\memory|regmw|WA3W[1]~DUPLICATE_q  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\memory|regmw|WA3W [0]),
	.datac(gnd),
	.datad(!\memory|regmw|WA3W [2]),
	.datae(!\memory|regmw|RegWriteW~q ),
	.dataf(!\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[6][8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[6][8]~5 .extended_lut = "off";
defparam \decode|BR|rf[6][8]~5 .lut_mask = 64'h55555555555555DD;
defparam \decode|BR|rf[6][8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N19
dffeas \decode|BR|rf[6][14] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][14] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N6
cyclonev_lcell_comb \decode|BR|rf[5][14]~feeder (
// Equation(s):
// \decode|BR|rf[5][14]~feeder_combout  = ( \mux_wb|y[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][14]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N39
cyclonev_lcell_comb \decode|BR|rf[5][26]~4 (
// Equation(s):
// \decode|BR|rf[5][26]~4_combout  = ( \memory|regmw|RegWriteW~q  & ( ((\memory|regmw|WA3W [2] & (\memory|regmw|WA3W [0] & !\memory|regmw|WA3W[1]~DUPLICATE_q ))) # (\reset~input_o ) ) ) # ( !\memory|regmw|RegWriteW~q  & ( \reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(!\memory|regmw|WA3W [2]),
	.datac(!\memory|regmw|WA3W [0]),
	.datad(!\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\memory|regmw|RegWriteW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][26]~4 .extended_lut = "off";
defparam \decode|BR|rf[5][26]~4 .lut_mask = 64'h5555555557555755;
defparam \decode|BR|rf[5][26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N7
dffeas \decode|BR|rf[5][14] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][14] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N6
cyclonev_lcell_comb \decode|BR|rf[7][14]~feeder (
// Equation(s):
// \decode|BR|rf[7][14]~feeder_combout  = ( \mux_wb|y[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][14]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N9
cyclonev_lcell_comb \decode|BR|rf[7][4]~6 (
// Equation(s):
// \decode|BR|rf[7][4]~6_combout  = ( \memory|regmw|WA3W[1]~DUPLICATE_q  & ( \memory|regmw|WA3W [2] & ( ((\memory|regmw|WA3W [0] & \memory|regmw|RegWriteW~q )) # (\reset~input_o ) ) ) ) # ( !\memory|regmw|WA3W[1]~DUPLICATE_q  & ( \memory|regmw|WA3W [2] & ( 
// \reset~input_o  ) ) ) # ( \memory|regmw|WA3W[1]~DUPLICATE_q  & ( !\memory|regmw|WA3W [2] & ( \reset~input_o  ) ) ) # ( !\memory|regmw|WA3W[1]~DUPLICATE_q  & ( !\memory|regmw|WA3W [2] & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\memory|regmw|WA3W [0]),
	.datac(!\reset~input_o ),
	.datad(!\memory|regmw|RegWriteW~q ),
	.datae(!\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.dataf(!\memory|regmw|WA3W [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][4]~6 .extended_lut = "off";
defparam \decode|BR|rf[7][4]~6 .lut_mask = 64'h0F0F0F0F0F0F0F3F;
defparam \decode|BR|rf[7][4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N7
dffeas \decode|BR|rf[7][14] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][14] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N24
cyclonev_lcell_comb \decode|BR|rf[4][11]~3 (
// Equation(s):
// \decode|BR|rf[4][11]~3_combout  = ( \memory|regmw|WA3W [0] & ( \memory|regmw|WA3W[1]~DUPLICATE_q  & ( \reset~input_o  ) ) ) # ( !\memory|regmw|WA3W [0] & ( \memory|regmw|WA3W[1]~DUPLICATE_q  & ( \reset~input_o  ) ) ) # ( \memory|regmw|WA3W [0] & ( 
// !\memory|regmw|WA3W[1]~DUPLICATE_q  & ( \reset~input_o  ) ) ) # ( !\memory|regmw|WA3W [0] & ( !\memory|regmw|WA3W[1]~DUPLICATE_q  & ( ((\memory|regmw|RegWriteW~q  & \memory|regmw|WA3W [2])) # (\reset~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\memory|regmw|RegWriteW~q ),
	.datad(!\memory|regmw|WA3W [2]),
	.datae(!\memory|regmw|WA3W [0]),
	.dataf(!\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][11]~3 .extended_lut = "off";
defparam \decode|BR|rf[4][11]~3 .lut_mask = 64'h555F555555555555;
defparam \decode|BR|rf[4][11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N58
dffeas \decode|BR|rf[4][14] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][14] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N45
cyclonev_lcell_comb \decode|regde|rdo2~45 (
// Equation(s):
// \decode|regde|rdo2~45_combout  = ( \decode|BR|rf[7][14]~q  & ( \decode|BR|rf[4][14]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[6][14]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|BR|rf[5][14]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( !\decode|BR|rf[7][14]~q  & ( \decode|BR|rf[4][14]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[6][14]~q )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[5][14]~q )))) ) ) ) # ( \decode|BR|rf[7][14]~q  & ( !\decode|BR|rf[4][14]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|mux_ra2|y[1]~1_combout  & 
// (\decode|BR|rf[6][14]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[5][14]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( !\decode|BR|rf[7][14]~q  & ( !\decode|BR|rf[4][14]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[6][14]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[5][14]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[6][14]~q ),
	.datad(!\decode|BR|rf[5][14]~q ),
	.datae(!\decode|BR|rf[7][14]~q ),
	.dataf(!\decode|BR|rf[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~45 .extended_lut = "off";
defparam \decode|regde|rdo2~45 .lut_mask = 64'h024613578ACE9BDF;
defparam \decode|regde|rdo2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N33
cyclonev_lcell_comb \decode|BR|rf[1][22]~1 (
// Equation(s):
// \decode|BR|rf[1][22]~1_combout  = ( \memory|regmw|WA3W [0] & ( \memory|regmw|RegWriteW~q  & ( ((!\memory|regmw|WA3W[1]~DUPLICATE_q  & !\memory|regmw|WA3W [2])) # (\reset~input_o ) ) ) ) # ( !\memory|regmw|WA3W [0] & ( \memory|regmw|RegWriteW~q  & ( 
// \reset~input_o  ) ) ) # ( \memory|regmw|WA3W [0] & ( !\memory|regmw|RegWriteW~q  & ( \reset~input_o  ) ) ) # ( !\memory|regmw|WA3W [0] & ( !\memory|regmw|RegWriteW~q  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.datad(!\memory|regmw|WA3W [2]),
	.datae(!\memory|regmw|WA3W [0]),
	.dataf(!\memory|regmw|RegWriteW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][22]~1 .extended_lut = "off";
defparam \decode|BR|rf[1][22]~1 .lut_mask = 64'h555555555555F555;
defparam \decode|BR|rf[1][22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N2
dffeas \decode|BR|rf[1][14] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][14] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N36
cyclonev_lcell_comb \decode|BR|rf[0][14]~feeder (
// Equation(s):
// \decode|BR|rf[0][14]~feeder_combout  = ( \mux_wb|y[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][14]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N45
cyclonev_lcell_comb \decode|BR|rf[0][23]~2 (
// Equation(s):
// \decode|BR|rf[0][23]~2_combout  = ( \memory|regmw|WA3W [0] & ( \memory|regmw|RegWriteW~q  & ( \reset~input_o  ) ) ) # ( !\memory|regmw|WA3W [0] & ( \memory|regmw|RegWriteW~q  & ( ((!\memory|regmw|WA3W [2] & !\memory|regmw|WA3W[1]~DUPLICATE_q )) # 
// (\reset~input_o ) ) ) ) # ( \memory|regmw|WA3W [0] & ( !\memory|regmw|RegWriteW~q  & ( \reset~input_o  ) ) ) # ( !\memory|regmw|WA3W [0] & ( !\memory|regmw|RegWriteW~q  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\memory|regmw|WA3W [2]),
	.datac(!\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memory|regmw|WA3W [0]),
	.dataf(!\memory|regmw|RegWriteW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][23]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][23]~2 .extended_lut = "off";
defparam \decode|BR|rf[0][23]~2 .lut_mask = 64'h55555555D5D55555;
defparam \decode|BR|rf[0][23]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N38
dffeas \decode|BR|rf[0][14] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][14] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N27
cyclonev_lcell_comb \decode|BR|rf[3][13]~0 (
// Equation(s):
// \decode|BR|rf[3][13]~0_combout  = ( \memory|regmw|WA3W [0] & ( \memory|regmw|RegWriteW~q  & ( ((\memory|regmw|WA3W [1] & !\memory|regmw|WA3W [2])) # (\reset~input_o ) ) ) ) # ( !\memory|regmw|WA3W [0] & ( \memory|regmw|RegWriteW~q  & ( \reset~input_o  ) ) 
// ) # ( \memory|regmw|WA3W [0] & ( !\memory|regmw|RegWriteW~q  & ( \reset~input_o  ) ) ) # ( !\memory|regmw|WA3W [0] & ( !\memory|regmw|RegWriteW~q  & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\memory|regmw|WA3W [1]),
	.datac(!\reset~input_o ),
	.datad(!\memory|regmw|WA3W [2]),
	.datae(!\memory|regmw|WA3W [0]),
	.dataf(!\memory|regmw|RegWriteW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[3][13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[3][13]~0 .extended_lut = "off";
defparam \decode|BR|rf[3][13]~0 .lut_mask = 64'h0F0F0F0F0F0F3F0F;
defparam \decode|BR|rf[3][13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N58
dffeas \decode|BR|rf[3][14] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][14] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N57
cyclonev_lcell_comb \decode|regde|rdo2~44 (
// Equation(s):
// \decode|regde|rdo2~44_combout  = ( \decode|BR|rf[3][14]~q  & ( \decode|BR|rf[2][14]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][14]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][14]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][14]~q  & ( \decode|BR|rf[2][14]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[0][14]~q ) # (\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][14]~q  & 
// (!\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( \decode|BR|rf[3][14]~q  & ( !\decode|BR|rf[2][14]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[0][14]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[1][14]~q ))) ) ) ) # ( !\decode|BR|rf[3][14]~q  & ( !\decode|BR|rf[2][14]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][14]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][14]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[1][14]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[0][14]~q ),
	.datae(!\decode|BR|rf[3][14]~q ),
	.dataf(!\decode|BR|rf[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~44 .extended_lut = "off";
defparam \decode|regde|rdo2~44 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \decode|regde|rdo2~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N3
cyclonev_lcell_comb \decode|regde|rdo2~46 (
// Equation(s):
// \decode|regde|rdo2~46_combout  = ( \decode|regde|rdo2~45_combout  & ( \decode|regde|rdo2~44_combout  & ( (!\decode|BR|Equal1~0_combout ) # ((!\decode|mux_ra2|y[2]~2_combout ) # (\fetch|Add0~49_sumout )) ) ) ) # ( !\decode|regde|rdo2~45_combout  & ( 
// \decode|regde|rdo2~44_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((\decode|BR|Equal1~0_combout  & \fetch|Add0~49_sumout )) ) ) ) # ( \decode|regde|rdo2~45_combout  & ( !\decode|regde|rdo2~44_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~49_sumout ))) ) ) ) # ( !\decode|regde|rdo2~45_combout  & ( !\decode|regde|rdo2~44_combout  & ( (\decode|BR|Equal1~0_combout  & (\fetch|Add0~49_sumout  & \decode|mux_ra2|y[2]~2_combout )) ) ) )

	.dataa(!\decode|BR|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\fetch|Add0~49_sumout ),
	.datad(!\decode|mux_ra2|y[2]~2_combout ),
	.datae(!\decode|regde|rdo2~45_combout ),
	.dataf(!\decode|regde|rdo2~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~46 .extended_lut = "off";
defparam \decode|regde|rdo2~46 .lut_mask = 64'h000500AFFF05FFAF;
defparam \decode|regde|rdo2~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N4
dffeas \decode|regde|rdo2[14] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[14] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N42
cyclonev_lcell_comb \execute|mux_ra2E|y[14]~31 (
// Equation(s):
// \execute|mux_ra2E|y[14]~31_combout  = ( \mux_wb|y[14]~14_combout  & ( ((!\hazard|ForwardBE [1] & ((\decode|regde|rdo2 [14]))) # (\hazard|ForwardBE [1] & (\execute|regem|ALUResultM [14]))) # (\hazard|ForwardBE[0]~2_combout ) ) ) # ( 
// !\mux_wb|y[14]~14_combout  & ( (!\hazard|ForwardBE[0]~2_combout  & ((!\hazard|ForwardBE [1] & ((\decode|regde|rdo2 [14]))) # (\hazard|ForwardBE [1] & (\execute|regem|ALUResultM [14])))) ) )

	.dataa(!\hazard|ForwardBE[0]~2_combout ),
	.datab(!\hazard|ForwardBE [1]),
	.datac(!\execute|regem|ALUResultM [14]),
	.datad(!\decode|regde|rdo2 [14]),
	.datae(gnd),
	.dataf(!\mux_wb|y[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[14]~31 .extended_lut = "off";
defparam \execute|mux_ra2E|y[14]~31 .lut_mask = 64'h028A028A57DF57DF;
defparam \execute|mux_ra2E|y[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N38
dffeas \execute|regem|WriteDataM[14] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[14]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[14] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N39
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3] = ( \execute|regem|ALUResultM [14] & ( (!\execute|regem|ALUResultM [13] & (!\execute|regem|ALUResultM [15] & \execute|regem|MemWriteM~q )) ) )

	.dataa(!\execute|regem|ALUResultM [13]),
	.datab(!\execute|regem|ALUResultM [15]),
	.datac(!\execute|regem|MemWriteM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w[3] .lut_mask = 64'h0000000008080808;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N45
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout  = ( \execute|regem|ALUResultM [14] & ( (!\execute|regem|ALUResultM [13] & !\execute|regem|ALUResultM [15]) ) )

	.dataa(!\execute|regem|ALUResultM [13]),
	.datab(!\execute|regem|ALUResultM [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N48
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout  = ( !\Mult0~23  & ( (!\Mult0~21  & \Mult0~22 ) ) )

	.dataa(gnd),
	.datab(!\Mult0~21 ),
	.datac(!\Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y17_N3
cyclonev_lcell_comb \decode|regde|rdo2[0]~2 (
// Equation(s):
// \decode|regde|rdo2[0]~2_combout  = ( \decode|mux_ra2|y[2]~2_combout  & ( (\decode|mux_ra2|y[0]~0_combout  & \decode|mux_ra2|y[1]~1_combout ) ) ) # ( !\decode|mux_ra2|y[2]~2_combout  & ( (!\decode|mux_ra2|y[1]~1_combout ) # (\decode|mux_ra2|y[0]~0_combout 
// ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(gnd),
	.dataf(!\decode|mux_ra2|y[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2[0]~2 .extended_lut = "off";
defparam \decode|regde|rdo2[0]~2 .lut_mask = 64'hFF55FF5500550055;
defparam \decode|regde|rdo2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N51
cyclonev_lcell_comb \decode|BR|rf[4][1]~feeder (
// Equation(s):
// \decode|BR|rf[4][1]~feeder_combout  = ( \mux_wb|y[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][1]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N52
dffeas \decode|BR|rf[4][1] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][1] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N33
cyclonev_lcell_comb \decode|BR|rf[5][1]~feeder (
// Equation(s):
// \decode|BR|rf[5][1]~feeder_combout  = ( \mux_wb|y[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][1]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N34
dffeas \decode|BR|rf[5][1] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][1] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y17_N59
dffeas \decode|BR|rf[7][1] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][1] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N37
dffeas \decode|BR|rf[6][1] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][1] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N57
cyclonev_lcell_comb \decode|regde|rdo2~6 (
// Equation(s):
// \decode|regde|rdo2~6_combout  = ( \decode|BR|rf[7][1]~q  & ( \decode|BR|rf[6][1]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][1]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][1]~q )))) # (\decode|mux_ra2|y[1]~1_combout ) ) 
// ) ) # ( !\decode|BR|rf[7][1]~q  & ( \decode|BR|rf[6][1]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][1]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][1]~q ))))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[7][1]~q  & ( !\decode|BR|rf[6][1]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][1]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][1]~q ))))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[7][1]~q  & ( !\decode|BR|rf[6][1]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][1]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][1]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[4][1]~q ),
	.datac(!\decode|BR|rf[5][1]~q ),
	.datad(!\decode|mux_ra2|y[0]~0_combout ),
	.datae(!\decode|BR|rf[7][1]~q ),
	.dataf(!\decode|BR|rf[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~6 .extended_lut = "off";
defparam \decode|regde|rdo2~6 .lut_mask = 64'h220A225F770A775F;
defparam \decode|regde|rdo2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y17_N0
cyclonev_lcell_comb \decode|regde|rdo2[0]~1 (
// Equation(s):
// \decode|regde|rdo2[0]~1_combout  = (\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout  $ (\decode|mux_ra2|y[2]~2_combout )))

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[2]~2_combout ),
	.datac(gnd),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2[0]~1 .extended_lut = "off";
defparam \decode|regde|rdo2[0]~1 .lut_mask = 64'h0099009900990099;
defparam \decode|regde|rdo2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N47
dffeas \decode|BR|rf[1][1] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][1] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N23
dffeas \decode|BR|rf[3][1] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][1] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N45
cyclonev_lcell_comb \decode|regde|rdo2~5 (
// Equation(s):
// \decode|regde|rdo2~5_combout  = ( \decode|BR|rf[1][1]~q  & ( \decode|BR|rf[3][1]~q  & ( ((\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[0][1]~q )) # (\decode|mux_ra2|y[1]~1_combout ) ) ) ) # ( !\decode|BR|rf[1][1]~q  & ( \decode|BR|rf[3][1]~q  & ( 
// ((\decode|BR|rf[0][1]~q  & !\decode|mux_ra2|y[0]~0_combout )) # (\decode|mux_ra2|y[1]~1_combout ) ) ) ) # ( \decode|BR|rf[1][1]~q  & ( !\decode|BR|rf[3][1]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|mux_ra2|y[0]~0_combout ) # 
// (\decode|BR|rf[0][1]~q ))) ) ) ) # ( !\decode|BR|rf[1][1]~q  & ( !\decode|BR|rf[3][1]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][1]~q  & !\decode|mux_ra2|y[0]~0_combout )) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(gnd),
	.datac(!\decode|BR|rf[0][1]~q ),
	.datad(!\decode|mux_ra2|y[0]~0_combout ),
	.datae(!\decode|BR|rf[1][1]~q ),
	.dataf(!\decode|BR|rf[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~5 .extended_lut = "off";
defparam \decode|regde|rdo2~5 .lut_mask = 64'h0A000AAA5F555FFF;
defparam \decode|regde|rdo2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N21
cyclonev_lcell_comb \decode|BR|rf[2][13]~7 (
// Equation(s):
// \decode|BR|rf[2][13]~7_combout  = ( \memory|regmw|WA3W[1]~DUPLICATE_q  & ( \memory|regmw|WA3W [2] & ( \reset~input_o  ) ) ) # ( !\memory|regmw|WA3W[1]~DUPLICATE_q  & ( \memory|regmw|WA3W [2] & ( \reset~input_o  ) ) ) # ( \memory|regmw|WA3W[1]~DUPLICATE_q  
// & ( !\memory|regmw|WA3W [2] & ( ((!\memory|regmw|WA3W [0] & \memory|regmw|RegWriteW~q )) # (\reset~input_o ) ) ) ) # ( !\memory|regmw|WA3W[1]~DUPLICATE_q  & ( !\memory|regmw|WA3W [2] & ( \reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\memory|regmw|WA3W [0]),
	.datac(!\reset~input_o ),
	.datad(!\memory|regmw|RegWriteW~q ),
	.datae(!\memory|regmw|WA3W[1]~DUPLICATE_q ),
	.dataf(!\memory|regmw|WA3W [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][13]~7 .extended_lut = "off";
defparam \decode|BR|rf[2][13]~7 .lut_mask = 64'h0F0F0FCF0F0F0F0F;
defparam \decode|BR|rf[2][13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N5
dffeas \decode|BR|rf[2][1] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][1] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N54
cyclonev_lcell_comb \decode|regde|rdo2~7 (
// Equation(s):
// \decode|regde|rdo2~7_combout  = ( \decode|regde|rdo2~5_combout  & ( \decode|BR|rf[2][1]~q  & ( (!\decode|regde|always0~0_combout  & ((!\decode|regde|rdo2[0]~2_combout  & ((\decode|regde|rdo2[0]~1_combout ) # (\decode|regde|rdo2~6_combout ))) # 
// (\decode|regde|rdo2[0]~2_combout  & ((!\decode|regde|rdo2[0]~1_combout ))))) ) ) ) # ( !\decode|regde|rdo2~5_combout  & ( \decode|BR|rf[2][1]~q  & ( (!\decode|regde|rdo2[0]~2_combout  & (!\decode|regde|always0~0_combout  & 
// ((\decode|regde|rdo2[0]~1_combout ) # (\decode|regde|rdo2~6_combout )))) ) ) ) # ( \decode|regde|rdo2~5_combout  & ( !\decode|BR|rf[2][1]~q  & ( (!\decode|regde|rdo2[0]~1_combout  & (!\decode|regde|always0~0_combout  & ((\decode|regde|rdo2~6_combout ) # 
// (\decode|regde|rdo2[0]~2_combout )))) ) ) ) # ( !\decode|regde|rdo2~5_combout  & ( !\decode|BR|rf[2][1]~q  & ( (!\decode|regde|rdo2[0]~2_combout  & (\decode|regde|rdo2~6_combout  & (!\decode|regde|rdo2[0]~1_combout  & !\decode|regde|always0~0_combout ))) 
// ) ) )

	.dataa(!\decode|regde|rdo2[0]~2_combout ),
	.datab(!\decode|regde|rdo2~6_combout ),
	.datac(!\decode|regde|rdo2[0]~1_combout ),
	.datad(!\decode|regde|always0~0_combout ),
	.datae(!\decode|regde|rdo2~5_combout ),
	.dataf(!\decode|BR|rf[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~7 .extended_lut = "off";
defparam \decode|regde|rdo2~7 .lut_mask = 64'h200070002A007A00;
defparam \decode|regde|rdo2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N56
dffeas \decode|regde|rdo2[1] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[1] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N39
cyclonev_lcell_comb \execute|mux_ra2E|y[1]~3 (
// Equation(s):
// \execute|mux_ra2E|y[1]~3_combout  = ( \execute|regem|ALUResultM[1]~DUPLICATE_q  & ( ((\hazard|ForwardBE[1]~0_combout  & !\hazard|Equal4~0_combout )) # (\decode|regde|rdo2 [1]) ) ) # ( !\execute|regem|ALUResultM[1]~DUPLICATE_q  & ( (\decode|regde|rdo2 [1] 
// & ((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout ))) ) )

	.dataa(!\decode|regde|rdo2 [1]),
	.datab(gnd),
	.datac(!\hazard|ForwardBE[1]~0_combout ),
	.datad(!\hazard|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[1]~3 .extended_lut = "off";
defparam \execute|mux_ra2E|y[1]~3 .lut_mask = 64'h505550555F555F55;
defparam \execute|mux_ra2E|y[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N36
cyclonev_lcell_comb \execute|mux_ra2E|y[1]~4 (
// Equation(s):
// \execute|mux_ra2E|y[1]~4_combout  = ( \hazard|ForwardBE[0]~2_combout  & ( \mux_wb|y[1]~1_combout  ) ) # ( !\hazard|ForwardBE[0]~2_combout  & ( \execute|mux_ra2E|y[1]~3_combout  ) )

	.dataa(gnd),
	.datab(!\execute|mux_ra2E|y[1]~3_combout ),
	.datac(!\mux_wb|y[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[1]~4 .extended_lut = "off";
defparam \execute|mux_ra2E|y[1]~4 .lut_mask = 64'h333333330F0F0F0F;
defparam \execute|mux_ra2E|y[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N38
dffeas \execute|regem|WriteDataM[1] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[1] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N38
dffeas \decode|BR|rf[6][2] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][2] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N39
cyclonev_lcell_comb \decode|BR|rf[4][2]~feeder (
// Equation(s):
// \decode|BR|rf[4][2]~feeder_combout  = ( \mux_wb|y[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][2]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N40
dffeas \decode|BR|rf[4][2] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][2] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N59
dffeas \decode|BR|rf[7][2] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][2] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y17_N37
dffeas \decode|BR|rf[5][2] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][2] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N12
cyclonev_lcell_comb \decode|regde|rdo2~9 (
// Equation(s):
// \decode|regde|rdo2~9_combout  = ( \decode|mux_ra2|y[1]~1_combout  & ( \decode|BR|rf[5][2]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[6][2]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[7][2]~q ))) ) ) ) # ( 
// !\decode|mux_ra2|y[1]~1_combout  & ( \decode|BR|rf[5][2]~q  & ( (\decode|BR|rf[4][2]~q ) # (\decode|mux_ra2|y[0]~0_combout ) ) ) ) # ( \decode|mux_ra2|y[1]~1_combout  & ( !\decode|BR|rf[5][2]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[6][2]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[7][2]~q ))) ) ) ) # ( !\decode|mux_ra2|y[1]~1_combout  & ( !\decode|BR|rf[5][2]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[4][2]~q ) ) ) )

	.dataa(!\decode|BR|rf[6][2]~q ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[4][2]~q ),
	.datad(!\decode|BR|rf[7][2]~q ),
	.datae(!\decode|mux_ra2|y[1]~1_combout ),
	.dataf(!\decode|BR|rf[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~9 .extended_lut = "off";
defparam \decode|regde|rdo2~9 .lut_mask = 64'h0C0C44773F3F4477;
defparam \decode|regde|rdo2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N44
dffeas \decode|BR|rf[2][2] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][2] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y15_N1
dffeas \decode|BR|rf[3][2] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][2] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N48
cyclonev_lcell_comb \decode|BR|rf[1][2]~feeder (
// Equation(s):
// \decode|BR|rf[1][2]~feeder_combout  = ( \mux_wb|y[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][2]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N50
dffeas \decode|BR|rf[1][2] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][2] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N0
cyclonev_lcell_comb \decode|regde|rdo2~8 (
// Equation(s):
// \decode|regde|rdo2~8_combout  = ( \decode|BR|rf[3][2]~q  & ( \decode|BR|rf[1][2]~q  & ( ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][2]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][2]~q )))) # (\decode|mux_ra2|y[0]~0_combout ) ) 
// ) ) # ( !\decode|BR|rf[3][2]~q  & ( \decode|BR|rf[1][2]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[0][2]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[2][2]~q  & 
// !\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[3][2]~q  & ( !\decode|BR|rf[1][2]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][2]~q  & ((!\decode|mux_ra2|y[0]~0_combout )))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[2][2]~q )))) ) ) ) # ( !\decode|BR|rf[3][2]~q  & ( !\decode|BR|rf[1][2]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][2]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][2]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[0][2]~q ),
	.datac(!\decode|BR|rf[2][2]~q ),
	.datad(!\decode|mux_ra2|y[0]~0_combout ),
	.datae(!\decode|BR|rf[3][2]~q ),
	.dataf(!\decode|BR|rf[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~8 .extended_lut = "off";
defparam \decode|regde|rdo2~8 .lut_mask = 64'h2700275527AA27FF;
defparam \decode|regde|rdo2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N24
cyclonev_lcell_comb \decode|regde|rdo2~10 (
// Equation(s):
// \decode|regde|rdo2~10_combout  = ( \decode|regde|rdo2~8_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~9_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~1_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~8_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~9_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~1_sumout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\fetch|Add0~1_sumout ),
	.datad(!\decode|regde|rdo2~9_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~10 .extended_lut = "off";
defparam \decode|regde|rdo2~10 .lut_mask = 64'h01450145ABEFABEF;
defparam \decode|regde|rdo2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N25
dffeas \decode|regde|rdo2[2] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[2] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N42
cyclonev_lcell_comb \execute|mux_ra2E|y[2]~5 (
// Equation(s):
// \execute|mux_ra2E|y[2]~5_combout  = ( \execute|regem|ALUResultM [2] & ( ((\hazard|ForwardBE[1]~0_combout  & !\hazard|Equal4~0_combout )) # (\decode|regde|rdo2 [2]) ) ) # ( !\execute|regem|ALUResultM [2] & ( (\decode|regde|rdo2 [2] & 
// ((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\decode|regde|rdo2 [2]),
	.datac(!\hazard|ForwardBE[1]~0_combout ),
	.datad(!\hazard|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[2]~5 .extended_lut = "off";
defparam \execute|mux_ra2E|y[2]~5 .lut_mask = 64'h303330333F333F33;
defparam \execute|mux_ra2E|y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N45
cyclonev_lcell_comb \execute|mux_ra2E|y[2]~6 (
// Equation(s):
// \execute|mux_ra2E|y[2]~6_combout  = ( \execute|mux_ra2E|y[2]~5_combout  & ( (!\hazard|ForwardBE[0]~2_combout ) # (\mux_wb|y[2]~2_combout ) ) ) # ( !\execute|mux_ra2E|y[2]~5_combout  & ( (\mux_wb|y[2]~2_combout  & \hazard|ForwardBE[0]~2_combout ) ) )

	.dataa(!\mux_wb|y[2]~2_combout ),
	.datab(gnd),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[2]~6 .extended_lut = "off";
defparam \execute|mux_ra2E|y[2]~6 .lut_mask = 64'h05050505F5F5F5F5;
defparam \execute|mux_ra2E|y[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N47
dffeas \execute|regem|WriteDataM[2] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[2] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y14_N5
dffeas \decode|regde|exto[3] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|exto [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|exto[3] .is_wysiwyg = "true";
defparam \decode|regde|exto[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N11
dffeas \memory|regmw|MemtoRegW (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|MemtoRegM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|MemtoRegW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|MemtoRegW .is_wysiwyg = "true";
defparam \memory|regmw|MemtoRegW .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N15
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3] = ( \execute|regem|ALUResultM [13] & ( \execute|regem|MemWriteM~q  & ( (\execute|regem|ALUResultM [14] & !\execute|regem|ALUResultM [15]) ) ) )

	.dataa(!\execute|regem|ALUResultM [14]),
	.datab(gnd),
	.datac(!\execute|regem|ALUResultM [15]),
	.datad(gnd),
	.datae(!\execute|regem|ALUResultM [13]),
	.dataf(!\execute|regem|MemWriteM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w[3] .lut_mask = 64'h0000000000005050;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N6
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout  = ( !\execute|regem|ALUResultM [15] & ( (\execute|regem|ALUResultM [14] & \execute|regem|ALUResultM [13]) ) )

	.dataa(!\execute|regem|ALUResultM [14]),
	.datab(gnd),
	.datac(!\execute|regem|ALUResultM [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0 .lut_mask = 64'h0505050500000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N9
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout  = ( !\Mult0~23  & ( (\Mult0~22  & \Mult0~21 ) ) )

	.dataa(!\Mult0~22 ),
	.datab(gnd),
	.datac(!\Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0 .lut_mask = 64'h0505050500000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N47
dffeas \decode|BR|rf[0][3] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][3] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y15_N25
dffeas \decode|BR|rf[3][3] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][3] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y16_N59
dffeas \decode|BR|rf[1][3] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][3] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N24
cyclonev_lcell_comb \decode|regde|rdo2~11 (
// Equation(s):
// \decode|regde|rdo2~11_combout  = ( \decode|BR|rf[3][3]~q  & ( \decode|BR|rf[1][3]~q  & ( ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[0][3]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[2][3]~q ))) # (\decode|mux_ra2|y[0]~0_combout ) ) 
// ) ) # ( !\decode|BR|rf[3][3]~q  & ( \decode|BR|rf[1][3]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[0][3]~q )) # (\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[2][3]~q ))) ) ) ) # ( \decode|BR|rf[3][3]~q  & ( !\decode|BR|rf[1][3]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][3]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[2][3]~q 
// )) # (\decode|mux_ra2|y[0]~0_combout ))) ) ) ) # ( !\decode|BR|rf[3][3]~q  & ( !\decode|BR|rf[1][3]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[0][3]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (\decode|BR|rf[2][3]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[2][3]~q ),
	.datad(!\decode|BR|rf[0][3]~q ),
	.datae(!\decode|BR|rf[3][3]~q ),
	.dataf(!\decode|BR|rf[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~11 .extended_lut = "off";
defparam \decode|regde|rdo2~11 .lut_mask = 64'h048C159D26AE37BF;
defparam \decode|regde|rdo2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y17_N33
cyclonev_lcell_comb \decode|BR|rf[5][3]~feeder (
// Equation(s):
// \decode|BR|rf[5][3]~feeder_combout  = \mux_wb|y[3]~3_combout 

	.dataa(!\mux_wb|y[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][3]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y17_N34
dffeas \decode|BR|rf[5][3] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][3] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y17_N10
dffeas \decode|BR|rf[4][3] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][3] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y17_N50
dffeas \decode|BR|rf[6][3] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][3] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N52
dffeas \decode|BR|rf[7][3] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][3] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y17_N48
cyclonev_lcell_comb \decode|regde|rdo2~12 (
// Equation(s):
// \decode|regde|rdo2~12_combout  = ( \decode|BR|rf[6][3]~q  & ( \decode|BR|rf[7][3]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[4][3]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[5][3]~q ))) # (\decode|mux_ra2|y[1]~1_combout ) ) 
// ) ) # ( !\decode|BR|rf[6][3]~q  & ( \decode|BR|rf[7][3]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][3]~q  & !\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # 
// (\decode|BR|rf[5][3]~q ))) ) ) ) # ( \decode|BR|rf[6][3]~q  & ( !\decode|BR|rf[7][3]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[4][3]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[5][3]~q  
// & ((!\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[6][3]~q  & ( !\decode|BR|rf[7][3]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[4][3]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[5][3]~q )))) ) ) )

	.dataa(!\decode|BR|rf[5][3]~q ),
	.datab(!\decode|BR|rf[4][3]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|BR|rf[6][3]~q ),
	.dataf(!\decode|BR|rf[7][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~12 .extended_lut = "off";
defparam \decode|regde|rdo2~12 .lut_mask = 64'h350035F0350F35FF;
defparam \decode|regde|rdo2~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N30
cyclonev_lcell_comb \decode|regde|rdo2~13 (
// Equation(s):
// \decode|regde|rdo2~13_combout  = ( \decode|regde|rdo2~11_combout  & ( \decode|regde|rdo2~12_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~5_sumout )) ) ) ) # ( !\decode|regde|rdo2~11_combout  & ( 
// \decode|regde|rdo2~12_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~5_sumout ))) ) ) ) # ( \decode|regde|rdo2~11_combout  & ( !\decode|regde|rdo2~12_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # 
// ((\fetch|Add0~5_sumout  & \decode|BR|Equal1~0_combout )) ) ) ) # ( !\decode|regde|rdo2~11_combout  & ( !\decode|regde|rdo2~12_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & (\fetch|Add0~5_sumout  & \decode|BR|Equal1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\decode|mux_ra2|y[2]~2_combout ),
	.datac(!\fetch|Add0~5_sumout ),
	.datad(!\decode|BR|Equal1~0_combout ),
	.datae(!\decode|regde|rdo2~11_combout ),
	.dataf(!\decode|regde|rdo2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~13 .extended_lut = "off";
defparam \decode|regde|rdo2~13 .lut_mask = 64'h0003CCCF3303FFCF;
defparam \decode|regde|rdo2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N32
dffeas \decode|regde|rdo2[3] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[3] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N45
cyclonev_lcell_comb \execute|mux_ra2E|y[3]~8 (
// Equation(s):
// \execute|mux_ra2E|y[3]~8_combout  = ( \execute|regem|ALUResultM [3] & ( \decode|regde|rdo2 [3] & ( (!\hazard|ForwardBE[0]~1_combout ) # (((!\hazard|Equal4~0_combout  & \hazard|ForwardBE[1]~0_combout )) # (\hazard|Equal5~0_combout )) ) ) ) # ( 
// !\execute|regem|ALUResultM [3] & ( \decode|regde|rdo2 [3] & ( (!\hazard|ForwardBE[0]~1_combout  & (((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout )))) # (\hazard|ForwardBE[0]~1_combout  & (\hazard|Equal5~0_combout  & 
// ((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout )))) ) ) ) # ( \execute|regem|ALUResultM [3] & ( !\decode|regde|rdo2 [3] & ( (!\hazard|Equal4~0_combout  & \hazard|ForwardBE[1]~0_combout ) ) ) )

	.dataa(!\hazard|ForwardBE[0]~1_combout ),
	.datab(!\hazard|Equal5~0_combout ),
	.datac(!\hazard|Equal4~0_combout ),
	.datad(!\hazard|ForwardBE[1]~0_combout ),
	.datae(!\execute|regem|ALUResultM [3]),
	.dataf(!\decode|regde|rdo2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[3]~8 .extended_lut = "off";
defparam \execute|mux_ra2E|y[3]~8 .lut_mask = 64'h000000F0BB0BBBFB;
defparam \execute|mux_ra2E|y[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N15
cyclonev_lcell_comb \execute|mux_ra2E|y[3]~7 (
// Equation(s):
// \execute|mux_ra2E|y[3]~7_combout  = ( \hazard|Equal4~0_combout  & ( (\hazard|ForwardBE[0]~1_combout  & (\mux_wb|y[3]~3_combout  & !\hazard|Equal5~0_combout )) ) ) # ( !\hazard|Equal4~0_combout  & ( (!\hazard|ForwardBE[1]~0_combout  & 
// (\hazard|ForwardBE[0]~1_combout  & (\mux_wb|y[3]~3_combout  & !\hazard|Equal5~0_combout ))) ) )

	.dataa(!\hazard|ForwardBE[1]~0_combout ),
	.datab(!\hazard|ForwardBE[0]~1_combout ),
	.datac(!\mux_wb|y[3]~3_combout ),
	.datad(!\hazard|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[3]~7 .extended_lut = "off";
defparam \execute|mux_ra2E|y[3]~7 .lut_mask = 64'h0200020003000300;
defparam \execute|mux_ra2E|y[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N27
cyclonev_lcell_comb \execute|mux_ra2E|y[3]~9 (
// Equation(s):
// \execute|mux_ra2E|y[3]~9_combout  = ( \execute|mux_ra2E|y[3]~7_combout  ) # ( !\execute|mux_ra2E|y[3]~7_combout  & ( \execute|mux_ra2E|y[3]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra2E|y[3]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[3]~9 .extended_lut = "off";
defparam \execute|mux_ra2E|y[3]~9 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \execute|mux_ra2E|y[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N29
dffeas \execute|regem|WriteDataM[3] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[3] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N44
dffeas \decode|BR|rf[7][4] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][4] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N43
dffeas \decode|BR|rf[4][4] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][4] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N27
cyclonev_lcell_comb \decode|BR|rf[5][4]~feeder (
// Equation(s):
// \decode|BR|rf[5][4]~feeder_combout  = \mux_wb|y[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_wb|y[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][4]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|BR|rf[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N29
dffeas \decode|BR|rf[5][4] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][4] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N20
dffeas \decode|BR|rf[6][4] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][4] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N0
cyclonev_lcell_comb \decode|regde|rdo2~15 (
// Equation(s):
// \decode|regde|rdo2~15_combout  = ( \decode|mux_ra2|y[1]~1_combout  & ( \decode|BR|rf[6][4]~q  & ( (!\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[7][4]~q ) ) ) ) # ( !\decode|mux_ra2|y[1]~1_combout  & ( \decode|BR|rf[6][4]~q  & ( 
// (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][4]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][4]~q ))) ) ) ) # ( \decode|mux_ra2|y[1]~1_combout  & ( !\decode|BR|rf[6][4]~q  & ( (\decode|mux_ra2|y[0]~0_combout  & 
// \decode|BR|rf[7][4]~q ) ) ) ) # ( !\decode|mux_ra2|y[1]~1_combout  & ( !\decode|BR|rf[6][4]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][4]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][4]~q ))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[7][4]~q ),
	.datac(!\decode|BR|rf[4][4]~q ),
	.datad(!\decode|BR|rf[5][4]~q ),
	.datae(!\decode|mux_ra2|y[1]~1_combout ),
	.dataf(!\decode|BR|rf[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~15 .extended_lut = "off";
defparam \decode|regde|rdo2~15 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \decode|regde|rdo2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N6
cyclonev_lcell_comb \decode|BR|rf[0][4]~feeder (
// Equation(s):
// \decode|BR|rf[0][4]~feeder_combout  = \mux_wb|y[4]~4_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[4]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][4]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N8
dffeas \decode|BR|rf[0][4] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][4] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N21
cyclonev_lcell_comb \decode|BR|rf[2][4]~feeder (
// Equation(s):
// \decode|BR|rf[2][4]~feeder_combout  = ( \mux_wb|y[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][4]~feeder .extended_lut = "off";
defparam \decode|BR|rf[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N23
dffeas \decode|BR|rf[2][4] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][4] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y15_N55
dffeas \decode|BR|rf[3][4] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][4] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N27
cyclonev_lcell_comb \decode|BR|rf[1][4]~feeder (
// Equation(s):
// \decode|BR|rf[1][4]~feeder_combout  = \mux_wb|y[4]~4_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[4]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][4]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N29
dffeas \decode|BR|rf[1][4] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][4] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N54
cyclonev_lcell_comb \decode|regde|rdo2~14 (
// Equation(s):
// \decode|regde|rdo2~14_combout  = ( \decode|BR|rf[3][4]~q  & ( \decode|BR|rf[1][4]~q  & ( ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][4]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][4]~q )))) # (\decode|mux_ra2|y[0]~0_combout ) ) 
// ) ) # ( !\decode|BR|rf[3][4]~q  & ( \decode|BR|rf[1][4]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][4]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][4]~q ))))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( \decode|BR|rf[3][4]~q  & ( !\decode|BR|rf[1][4]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][4]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][4]~q ))))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[3][4]~q  & ( !\decode|BR|rf[1][4]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][4]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][4]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[0][4]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[2][4]~q ),
	.datae(!\decode|BR|rf[3][4]~q ),
	.dataf(!\decode|BR|rf[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~14 .extended_lut = "off";
defparam \decode|regde|rdo2~14 .lut_mask = 64'h202A252F707A757F;
defparam \decode|regde|rdo2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N27
cyclonev_lcell_comb \decode|regde|rdo2~16 (
// Equation(s):
// \decode|regde|rdo2~16_combout  = ( \decode|regde|rdo2~14_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & (\decode|regde|rdo2~15_combout )) # (\decode|BR|Equal1~0_combout  & ((\fetch|Add0~9_sumout )))) ) ) # ( 
// !\decode|regde|rdo2~14_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & (\decode|regde|rdo2~15_combout )) # (\decode|BR|Equal1~0_combout  & ((\fetch|Add0~9_sumout ))))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\decode|regde|rdo2~15_combout ),
	.datad(!\fetch|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~16 .extended_lut = "off";
defparam \decode|regde|rdo2~16 .lut_mask = 64'h04150415AEBFAEBF;
defparam \decode|regde|rdo2~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N29
dffeas \decode|regde|rdo2[4] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[4] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N6
cyclonev_lcell_comb \execute|mux_ra2E|y[4]~10 (
// Equation(s):
// \execute|mux_ra2E|y[4]~10_combout  = ( \hazard|Equal4~0_combout  & ( \hazard|ForwardBE[1]~0_combout  & ( \decode|regde|rdo2 [4] ) ) ) # ( !\hazard|Equal4~0_combout  & ( \hazard|ForwardBE[1]~0_combout  & ( \execute|regem|ALUResultM [4] ) ) ) # ( 
// \hazard|Equal4~0_combout  & ( !\hazard|ForwardBE[1]~0_combout  & ( \decode|regde|rdo2 [4] ) ) ) # ( !\hazard|Equal4~0_combout  & ( !\hazard|ForwardBE[1]~0_combout  & ( \decode|regde|rdo2 [4] ) ) )

	.dataa(gnd),
	.datab(!\decode|regde|rdo2 [4]),
	.datac(!\execute|regem|ALUResultM [4]),
	.datad(gnd),
	.datae(!\hazard|Equal4~0_combout ),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[4]~10 .extended_lut = "off";
defparam \execute|mux_ra2E|y[4]~10 .lut_mask = 64'h333333330F0F3333;
defparam \execute|mux_ra2E|y[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N30
cyclonev_lcell_comb \execute|mux_ra2E|y[4]~11 (
// Equation(s):
// \execute|mux_ra2E|y[4]~11_combout  = ( \execute|mux_ra2E|y[4]~10_combout  & ( (!\hazard|ForwardBE[0]~2_combout ) # (\mux_wb|y[4]~4_combout ) ) ) # ( !\execute|mux_ra2E|y[4]~10_combout  & ( (\mux_wb|y[4]~4_combout  & \hazard|ForwardBE[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_wb|y[4]~4_combout ),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[4]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[4]~11 .extended_lut = "off";
defparam \execute|mux_ra2E|y[4]~11 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \execute|mux_ra2E|y[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N32
dffeas \execute|regem|WriteDataM[4] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[4] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N0
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3] = ( !\execute|regem|ALUResultM [15] & ( (!\execute|regem|ALUResultM [13] & (\execute|regem|MemWriteM~q  & !\execute|regem|ALUResultM [14])) ) )

	.dataa(!\execute|regem|ALUResultM [13]),
	.datab(!\execute|regem|MemWriteM~q ),
	.datac(!\execute|regem|ALUResultM [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3] .lut_mask = 64'h2020202000000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N9
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout  = ( !\execute|regem|ALUResultM [15] & ( (!\execute|regem|ALUResultM [14] & !\execute|regem|ALUResultM [13]) ) )

	.dataa(!\execute|regem|ALUResultM [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\execute|regem|ALUResultM [13]),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0 .lut_mask = 64'hAA00AA0000000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N18
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3] = ( !\Mult0~22  & ( (!\Mult0~23  & !\Mult0~21 ) ) )

	.dataa(!\Mult0~23 ),
	.datab(!\Mult0~21 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w[3] .lut_mask = 64'h8888888800000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N47
dffeas \execute|regem|WriteDataM[5] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[5] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N11
dffeas \memory|regmw|ALUOutW[6] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[6] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y13_N2
dffeas \memory|regmw|ALUOutW[14] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[14] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N32
dffeas \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\memory|regmw|ALUOutW [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N2
dffeas \execute|regem|WriteDataM[6] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[6] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N12
cyclonev_lcell_comb \decode|BR|rf[5][7]~feeder (
// Equation(s):
// \decode|BR|rf[5][7]~feeder_combout  = ( \mux_wb|y[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][7]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N14
dffeas \decode|BR|rf[5][7] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][7] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N30
cyclonev_lcell_comb \decode|BR|rf[7][7]~feeder (
// Equation(s):
// \decode|BR|rf[7][7]~feeder_combout  = ( \mux_wb|y[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][7]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N31
dffeas \decode|BR|rf[7][7] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][7] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N5
dffeas \decode|BR|rf[4][7] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][7] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N44
dffeas \decode|BR|rf[6][7] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][7] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N42
cyclonev_lcell_comb \decode|regde|rdo2~24 (
// Equation(s):
// \decode|regde|rdo2~24_combout  = ( \decode|BR|rf[6][7]~q  & ( \decode|mux_ra2|y[0]~0_combout  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][7]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][7]~q ))) ) ) ) # ( 
// !\decode|BR|rf[6][7]~q  & ( \decode|mux_ra2|y[0]~0_combout  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][7]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][7]~q ))) ) ) ) # ( \decode|BR|rf[6][7]~q  & ( 
// !\decode|mux_ra2|y[0]~0_combout  & ( (\decode|BR|rf[4][7]~q ) # (\decode|mux_ra2|y[1]~1_combout ) ) ) ) # ( !\decode|BR|rf[6][7]~q  & ( !\decode|mux_ra2|y[0]~0_combout  & ( (!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[4][7]~q ) ) ) )

	.dataa(!\decode|BR|rf[5][7]~q ),
	.datab(!\decode|BR|rf[7][7]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[4][7]~q ),
	.datae(!\decode|BR|rf[6][7]~q ),
	.dataf(!\decode|mux_ra2|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~24 .extended_lut = "off";
defparam \decode|regde|rdo2~24 .lut_mask = 64'h00F00FFF53535353;
defparam \decode|regde|rdo2~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N44
dffeas \decode|BR|rf[0][7] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][7] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N13
dffeas \decode|BR|rf[3][7] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][7] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N8
dffeas \decode|BR|rf[2][7] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][7] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N12
cyclonev_lcell_comb \decode|regde|rdo2~23 (
// Equation(s):
// \decode|regde|rdo2~23_combout  = ( \decode|BR|rf[3][7]~q  & ( \decode|BR|rf[2][7]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][7]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][7]~q ))) # (\decode|mux_ra2|y[1]~1_combout ) ) 
// ) ) # ( !\decode|BR|rf[3][7]~q  & ( \decode|BR|rf[2][7]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[0][7]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & 
// (\decode|BR|rf[1][7]~q ))) ) ) ) # ( \decode|BR|rf[3][7]~q  & ( !\decode|BR|rf[2][7]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[0][7]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[1][7]~q 
// )) # (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( !\decode|BR|rf[3][7]~q  & ( !\decode|BR|rf[2][7]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][7]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[1][7]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[1][7]~q ),
	.datad(!\decode|BR|rf[0][7]~q ),
	.datae(!\decode|BR|rf[3][7]~q ),
	.dataf(!\decode|BR|rf[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~23 .extended_lut = "off";
defparam \decode|regde|rdo2~23 .lut_mask = 64'h048C159D26AE37BF;
defparam \decode|regde|rdo2~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N42
cyclonev_lcell_comb \decode|regde|rdo2~25 (
// Equation(s):
// \decode|regde|rdo2~25_combout  = ( \decode|regde|rdo2~24_combout  & ( \decode|regde|rdo2~23_combout  & ( (!\decode|BR|Equal1~0_combout ) # ((!\decode|mux_ra2|y[2]~2_combout ) # (\fetch|Add0~21_sumout )) ) ) ) # ( !\decode|regde|rdo2~24_combout  & ( 
// \decode|regde|rdo2~23_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((\decode|BR|Equal1~0_combout  & \fetch|Add0~21_sumout )) ) ) ) # ( \decode|regde|rdo2~24_combout  & ( !\decode|regde|rdo2~23_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~21_sumout ))) ) ) ) # ( !\decode|regde|rdo2~24_combout  & ( !\decode|regde|rdo2~23_combout  & ( (\decode|BR|Equal1~0_combout  & (\decode|mux_ra2|y[2]~2_combout  & \fetch|Add0~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\decode|mux_ra2|y[2]~2_combout ),
	.datad(!\fetch|Add0~21_sumout ),
	.datae(!\decode|regde|rdo2~24_combout ),
	.dataf(!\decode|regde|rdo2~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~25 .extended_lut = "off";
defparam \decode|regde|rdo2~25 .lut_mask = 64'h00030C0FF0F3FCFF;
defparam \decode|regde|rdo2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N43
dffeas \decode|regde|rdo2[7] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[7] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N18
cyclonev_lcell_comb \execute|mux_ra2E|y[7]~16 (
// Equation(s):
// \execute|mux_ra2E|y[7]~16_combout  = ( \hazard|ForwardBE[1]~0_combout  & ( (!\hazard|Equal4~0_combout  & (\execute|regem|ALUResultM [7])) # (\hazard|Equal4~0_combout  & ((\decode|regde|rdo2 [7]))) ) ) # ( !\hazard|ForwardBE[1]~0_combout  & ( 
// \decode|regde|rdo2 [7] ) )

	.dataa(!\execute|regem|ALUResultM [7]),
	.datab(gnd),
	.datac(!\hazard|Equal4~0_combout ),
	.datad(!\decode|regde|rdo2 [7]),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[7]~16 .extended_lut = "off";
defparam \execute|mux_ra2E|y[7]~16 .lut_mask = 64'h00FF00FF505F505F;
defparam \execute|mux_ra2E|y[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N48
cyclonev_lcell_comb \execute|mux_ra2E|y[7]~17 (
// Equation(s):
// \execute|mux_ra2E|y[7]~17_combout  = ( \mux_wb|y[7]~7_combout  & ( (\execute|mux_ra2E|y[7]~16_combout ) # (\hazard|ForwardBE[0]~2_combout ) ) ) # ( !\mux_wb|y[7]~7_combout  & ( (!\hazard|ForwardBE[0]~2_combout  & \execute|mux_ra2E|y[7]~16_combout ) ) )

	.dataa(gnd),
	.datab(!\hazard|ForwardBE[0]~2_combout ),
	.datac(!\execute|mux_ra2E|y[7]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[7]~17 .extended_lut = "off";
defparam \execute|mux_ra2E|y[7]~17 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \execute|mux_ra2E|y[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N53
dffeas \execute|regem|WriteDataM[7] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[7] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N48
cyclonev_lcell_comb \decode|regde|exto~0 (
// Equation(s):
// \decode|regde|exto~0_combout  = ( !\reset~input_o  & ( \hazard|StallD~0_combout  & ( (\fetch|regfd|instDV [8] & (!\decode|regde|MemtoRegE~q  & \fetch|regfd|instD [23])) ) ) ) # ( !\reset~input_o  & ( !\hazard|StallD~0_combout  & ( (\fetch|regfd|instDV [8] 
// & (\fetch|regfd|instD [23] & ((!\decode|regde|MemtoRegE~q ) # (!\hazard|StallD~2_combout )))) ) ) )

	.dataa(!\fetch|regfd|instDV [8]),
	.datab(!\decode|regde|MemtoRegE~q ),
	.datac(!\hazard|StallD~2_combout ),
	.datad(!\fetch|regfd|instD [23]),
	.datae(!\reset~input_o ),
	.dataf(!\hazard|StallD~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|exto~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|exto~0 .extended_lut = "off";
defparam \decode|regde|exto~0 .lut_mask = 64'h0054000000440000;
defparam \decode|regde|exto~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N50
dffeas \decode|regde|exto[8] (
	.clk(\clk~combout ),
	.d(\decode|regde|exto~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|exto [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|exto[8] .is_wysiwyg = "true";
defparam \decode|regde|exto[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N18
cyclonev_lcell_comb \decode|BR|rf[2][8]~feeder (
// Equation(s):
// \decode|BR|rf[2][8]~feeder_combout  = \mux_wb|y[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_wb|y[8]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][8]~feeder .extended_lut = "off";
defparam \decode|BR|rf[2][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|BR|rf[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N20
dffeas \decode|BR|rf[2][8] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][8] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y15_N41
dffeas \decode|BR|rf[3][8] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][8] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y16_N17
dffeas \decode|BR|rf[1][8] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][8] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y15_N53
dffeas \decode|BR|rf[0][8] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][8] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N12
cyclonev_lcell_comb \decode|regde|rdo2~26 (
// Equation(s):
// \decode|regde|rdo2~26_combout  = ( \decode|BR|rf[1][8]~q  & ( \decode|BR|rf[0][8]~q  & ( (!\decode|mux_ra2|y[1]~1_combout ) # ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[2][8]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[3][8]~q )))) 
// ) ) ) # ( !\decode|BR|rf[1][8]~q  & ( \decode|BR|rf[0][8]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[2][8]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout  & 
// \decode|BR|rf[3][8]~q )))) ) ) ) # ( \decode|BR|rf[1][8]~q  & ( !\decode|BR|rf[0][8]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[2][8]~q  & (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[3][8]~q )))) ) ) ) # ( !\decode|BR|rf[1][8]~q  & ( !\decode|BR|rf[0][8]~q  & ( (\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[2][8]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[3][8]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[2][8]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[3][8]~q ),
	.datae(!\decode|BR|rf[1][8]~q ),
	.dataf(!\decode|BR|rf[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~26 .extended_lut = "off";
defparam \decode|regde|rdo2~26 .lut_mask = 64'h02075257A2A7F2F7;
defparam \decode|regde|rdo2~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N1
dffeas \decode|BR|rf[4][8] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][8] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y17_N25
dffeas \decode|BR|rf[5][8] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][8] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y17_N50
dffeas \decode|BR|rf[6][8] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][8] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N41
dffeas \decode|BR|rf[7][8] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][8] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y17_N48
cyclonev_lcell_comb \decode|regde|rdo2~27 (
// Equation(s):
// \decode|regde|rdo2~27_combout  = ( \decode|BR|rf[6][8]~q  & ( \decode|BR|rf[7][8]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][8]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][8]~q )))) # (\decode|mux_ra2|y[1]~1_combout ) ) 
// ) ) # ( !\decode|BR|rf[6][8]~q  & ( \decode|BR|rf[7][8]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][8]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][8]~q ))))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[6][8]~q  & ( !\decode|BR|rf[7][8]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][8]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][8]~q ))))) # (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[6][8]~q  & ( !\decode|BR|rf[7][8]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][8]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][8]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[4][8]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[5][8]~q ),
	.datae(!\decode|BR|rf[6][8]~q ),
	.dataf(!\decode|BR|rf[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~27 .extended_lut = "off";
defparam \decode|regde|rdo2~27 .lut_mask = 64'h202A707A252F757F;
defparam \decode|regde|rdo2~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N3
cyclonev_lcell_comb \decode|regde|rdo2~28 (
// Equation(s):
// \decode|regde|rdo2~28_combout  = ( \decode|regde|rdo2~26_combout  & ( \decode|regde|rdo2~27_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~25_sumout )) ) ) ) # ( !\decode|regde|rdo2~26_combout  & ( 
// \decode|regde|rdo2~27_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~25_sumout ))) ) ) ) # ( \decode|regde|rdo2~26_combout  & ( !\decode|regde|rdo2~27_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # 
// ((\fetch|Add0~25_sumout  & \decode|BR|Equal1~0_combout )) ) ) ) # ( !\decode|regde|rdo2~26_combout  & ( !\decode|regde|rdo2~27_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & (\fetch|Add0~25_sumout  & \decode|BR|Equal1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\decode|mux_ra2|y[2]~2_combout ),
	.datac(!\fetch|Add0~25_sumout ),
	.datad(!\decode|BR|Equal1~0_combout ),
	.datae(!\decode|regde|rdo2~26_combout ),
	.dataf(!\decode|regde|rdo2~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~28 .extended_lut = "off";
defparam \decode|regde|rdo2~28 .lut_mask = 64'h0003CCCF3303FFCF;
defparam \decode|regde|rdo2~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y13_N4
dffeas \decode|regde|rdo2[8] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[8] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N27
cyclonev_lcell_comb \execute|mux_ra2E|y[8]~19 (
// Equation(s):
// \execute|mux_ra2E|y[8]~19_combout  = ( \hazard|Equal4~0_combout  & ( \hazard|ForwardBE[1]~0_combout  & ( (\decode|regde|rdo2 [8] & ((!\hazard|ForwardBE[0]~1_combout ) # (\hazard|Equal5~0_combout ))) ) ) ) # ( !\hazard|Equal4~0_combout  & ( 
// \hazard|ForwardBE[1]~0_combout  & ( \execute|regem|ALUResultM [8] ) ) ) # ( \hazard|Equal4~0_combout  & ( !\hazard|ForwardBE[1]~0_combout  & ( (\decode|regde|rdo2 [8] & ((!\hazard|ForwardBE[0]~1_combout ) # (\hazard|Equal5~0_combout ))) ) ) ) # ( 
// !\hazard|Equal4~0_combout  & ( !\hazard|ForwardBE[1]~0_combout  & ( (\decode|regde|rdo2 [8] & ((!\hazard|ForwardBE[0]~1_combout ) # (\hazard|Equal5~0_combout ))) ) ) )

	.dataa(!\execute|regem|ALUResultM [8]),
	.datab(!\decode|regde|rdo2 [8]),
	.datac(!\hazard|Equal5~0_combout ),
	.datad(!\hazard|ForwardBE[0]~1_combout ),
	.datae(!\hazard|Equal4~0_combout ),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[8]~19 .extended_lut = "off";
defparam \execute|mux_ra2E|y[8]~19 .lut_mask = 64'h3303330355553303;
defparam \execute|mux_ra2E|y[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N30
cyclonev_lcell_comb \execute|mux_ra2E|y[8]~18 (
// Equation(s):
// \execute|mux_ra2E|y[8]~18_combout  = ( \hazard|ForwardBE[1]~0_combout  & ( (\mux_wb|y[8]~8_combout  & (!\hazard|Equal5~0_combout  & (\hazard|ForwardBE[0]~1_combout  & \hazard|Equal4~0_combout ))) ) ) # ( !\hazard|ForwardBE[1]~0_combout  & ( 
// (\mux_wb|y[8]~8_combout  & (!\hazard|Equal5~0_combout  & \hazard|ForwardBE[0]~1_combout )) ) )

	.dataa(!\mux_wb|y[8]~8_combout ),
	.datab(!\hazard|Equal5~0_combout ),
	.datac(!\hazard|ForwardBE[0]~1_combout ),
	.datad(!\hazard|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[8]~18 .extended_lut = "off";
defparam \execute|mux_ra2E|y[8]~18 .lut_mask = 64'h0404040400040004;
defparam \execute|mux_ra2E|y[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N45
cyclonev_lcell_comb \execute|mux_ra2E|y[8]~20 (
// Equation(s):
// \execute|mux_ra2E|y[8]~20_combout  = ( \execute|mux_ra2E|y[8]~18_combout  ) # ( !\execute|mux_ra2E|y[8]~18_combout  & ( \execute|mux_ra2E|y[8]~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra2E|y[8]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[8]~20 .extended_lut = "off";
defparam \execute|mux_ra2E|y[8]~20 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \execute|mux_ra2E|y[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N47
dffeas \execute|regem|WriteDataM[8] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[8] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N8
dffeas \execute|regem|WriteDataM[9] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[9] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N47
dffeas \decode|BR|rf[2][9] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][9] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N24
cyclonev_lcell_comb \decode|BR|rf[0][9]~feeder (
// Equation(s):
// \decode|BR|rf[0][9]~feeder_combout  = ( \mux_wb|y[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][9]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N26
dffeas \decode|BR|rf[0][9] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][9] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N49
dffeas \decode|BR|rf[3][9] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][9] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N26
dffeas \decode|BR|rf[1][9] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][9] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N0
cyclonev_lcell_comb \decode|regde|rdo1~9 (
// Equation(s):
// \decode|regde|rdo1~9_combout  = ( \decode|BR|rf[3][9]~q  & ( \decode|BR|rf[1][9]~q  & ( ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][9]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][9]~q ))) # (\fetch|regfd|instDV [14]) ) ) ) # ( 
// !\decode|BR|rf[3][9]~q  & ( \decode|BR|rf[1][9]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][9]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][9]~q )))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV 
// [15])))) ) ) ) # ( \decode|BR|rf[3][9]~q  & ( !\decode|BR|rf[1][9]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][9]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][9]~q )))) # (\fetch|regfd|instDV [14] & 
// (((\fetch|regfd|instDV [15])))) ) ) ) # ( !\decode|BR|rf[3][9]~q  & ( !\decode|BR|rf[1][9]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][9]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][9]~q )))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[2][9]~q ),
	.datac(!\decode|BR|rf[0][9]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[3][9]~q ),
	.dataf(!\decode|BR|rf[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~9 .extended_lut = "off";
defparam \decode|regde|rdo1~9 .lut_mask = 64'h0A220A775F225F77;
defparam \decode|regde|rdo1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N1
dffeas \decode|regde|rdo1[9] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[9] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N48
cyclonev_lcell_comb \execute|mux_ra1E|y[9]~9 (
// Equation(s):
// \execute|mux_ra1E|y[9]~9_combout  = ( \mux_wb|y[9]~9_combout  & ( (!\hazard|ForwardAE [1] & (((\hazard|ForwardAE[0]~0_combout ) # (\decode|regde|rdo1 [9])))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [9])) ) ) # ( !\mux_wb|y[9]~9_combout  & ( 
// (!\hazard|ForwardAE [1] & (((\decode|regde|rdo1 [9] & !\hazard|ForwardAE[0]~0_combout )))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [9])) ) )

	.dataa(!\execute|regem|ALUResultM [9]),
	.datab(!\hazard|ForwardAE [1]),
	.datac(!\decode|regde|rdo1 [9]),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\mux_wb|y[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[9]~9 .extended_lut = "off";
defparam \execute|mux_ra1E|y[9]~9 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \execute|mux_ra1E|y[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N24
cyclonev_lcell_comb \execute|alu|sumador|forloop[8].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[8].sumador|Cout~0_combout  = ( \execute|mux_ra2E|y[8]~19_combout  & ( \execute|mux_ra1E|y[8]~8_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|exto [8] & \decode|regde|ALUSrcE~q ))) ) ) ) # ( 
// !\execute|mux_ra2E|y[8]~19_combout  & ( \execute|mux_ra1E|y[8]~8_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|ALUSrcE~q  & ((!\execute|mux_ra2E|y[8]~18_combout ))) # (\decode|regde|ALUSrcE~q  & (!\decode|regde|exto [8])))) ) ) )

	.dataa(!\decode|regde|exto [8]),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\execute|mux_ra2E|y[8]~18_combout ),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(!\execute|mux_ra2E|y[8]~19_combout ),
	.dataf(!\execute|mux_ra1E|y[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[8].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[8].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[8].sumador|Cout~0 .lut_mask = 64'h000000003C66CC66;
defparam \execute|alu|sumador|forloop[8].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N41
dffeas \decode|BR|rf[2][6] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][6] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y16_N37
dffeas \decode|BR|rf[3][6] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][6] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N54
cyclonev_lcell_comb \decode|BR|rf[0][6]~feeder (
// Equation(s):
// \decode|BR|rf[0][6]~feeder_combout  = ( \mux_wb|y[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][6]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N56
dffeas \decode|BR|rf[0][6] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][6] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N5
dffeas \decode|BR|rf[1][6] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][6] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N57
cyclonev_lcell_comb \decode|regde|rdo1~6 (
// Equation(s):
// \decode|regde|rdo1~6_combout  = ( \decode|BR|rf[0][6]~q  & ( \decode|BR|rf[1][6]~q  & ( (!\fetch|regfd|instDV [15]) # ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][6]~q )) # (\fetch|regfd|instDV [14] & ((\decode|BR|rf[3][6]~q )))) ) ) ) # ( 
// !\decode|BR|rf[0][6]~q  & ( \decode|BR|rf[1][6]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][6]~q  & ((\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # (\decode|BR|rf[3][6]~q )))) ) ) ) # ( 
// \decode|BR|rf[0][6]~q  & ( !\decode|BR|rf[1][6]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])) # (\decode|BR|rf[2][6]~q ))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[3][6]~q  & \fetch|regfd|instDV [15])))) ) ) ) # ( 
// !\decode|BR|rf[0][6]~q  & ( !\decode|BR|rf[1][6]~q  & ( (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][6]~q )) # (\fetch|regfd|instDV [14] & ((\decode|BR|rf[3][6]~q ))))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[2][6]~q ),
	.datac(!\decode|BR|rf[3][6]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[0][6]~q ),
	.dataf(!\decode|BR|rf[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~6 .extended_lut = "off";
defparam \decode|regde|rdo1~6 .lut_mask = 64'h0027AA275527FF27;
defparam \decode|regde|rdo1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N59
dffeas \decode|regde|rdo1[6] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[6] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N45
cyclonev_lcell_comb \execute|mux_ra1E|y[6]~6 (
// Equation(s):
// \execute|mux_ra1E|y[6]~6_combout  = ( \hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & (\mux_wb|y[6]~6_combout )) # (\hazard|ForwardAE [1] & ((\execute|regem|ALUResultM [6]))) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE 
// [1] & ((\decode|regde|rdo1 [6]))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [6])) ) )

	.dataa(!\mux_wb|y[6]~6_combout ),
	.datab(!\execute|regem|ALUResultM [6]),
	.datac(!\decode|regde|rdo1 [6]),
	.datad(!\hazard|ForwardAE [1]),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[6]~6 .extended_lut = "off";
defparam \execute|mux_ra1E|y[6]~6 .lut_mask = 64'h0F330F3355335533;
defparam \execute|mux_ra1E|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N36
cyclonev_lcell_comb \execute|alu|temp_B[7]~5 (
// Equation(s):
// \execute|alu|temp_B[7]~5_combout  = ( \hazard|ForwardBE[0]~2_combout  & ( \execute|mux_ra2E|y[7]~16_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\mux_wb|y[7]~7_combout ) # (\decode|regde|ALUSrcE~q ))) ) ) ) # ( !\hazard|ForwardBE[0]~2_combout  & ( 
// \execute|mux_ra2E|y[7]~16_combout  & ( !\decode|regde|ALUSrcE~q  $ (\decode|regde|ALUControlE [0]) ) ) ) # ( \hazard|ForwardBE[0]~2_combout  & ( !\execute|mux_ra2E|y[7]~16_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\mux_wb|y[7]~7_combout ) # 
// (\decode|regde|ALUSrcE~q ))) ) ) ) # ( !\hazard|ForwardBE[0]~2_combout  & ( !\execute|mux_ra2E|y[7]~16_combout  & ( \decode|regde|ALUControlE [0] ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(gnd),
	.datac(!\mux_wb|y[7]~7_combout ),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(!\hazard|ForwardBE[0]~2_combout ),
	.dataf(!\execute|mux_ra2E|y[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[7]~5 .extended_lut = "off";
defparam \execute|alu|temp_B[7]~5 .lut_mask = 64'h00FF0AF5AA550AF5;
defparam \execute|alu|temp_B[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N3
cyclonev_lcell_comb \execute|alu|temp_B[6]~4 (
// Equation(s):
// \execute|alu|temp_B[6]~4_combout  = ( \decode|regde|ALUSrcE~q  & ( \decode|regde|ALUControlE [0] ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\decode|regde|ALUControlE [0] $ (((!\hazard|ForwardBE[0]~2_combout  & ((!\execute|mux_ra2E|y[6]~14_combout ))) # 
// (\hazard|ForwardBE[0]~2_combout  & (!\mux_wb|y[6]~6_combout )))) ) )

	.dataa(!\mux_wb|y[6]~6_combout ),
	.datab(!\execute|mux_ra2E|y[6]~14_combout ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|ALUSrcE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[6]~4 .extended_lut = "off";
defparam \execute|alu|temp_B[6]~4 .lut_mask = 64'h3C5A3C5A0F0F0F0F;
defparam \execute|alu|temp_B[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N0
cyclonev_lcell_comb \execute|alu|sumador|forloop[8].sumador|Cout~1 (
// Equation(s):
// \execute|alu|sumador|forloop[8].sumador|Cout~1_combout  = ( !\execute|mux_ra1E|y[8]~8_combout  & ( \execute|mux_ra2E|y[8]~18_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|ALUSrcE~q ) # (\decode|regde|exto [8]))) ) ) ) # ( 
// !\execute|mux_ra1E|y[8]~8_combout  & ( !\execute|mux_ra2E|y[8]~18_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|ALUSrcE~q  & ((\execute|mux_ra2E|y[8]~19_combout ))) # (\decode|regde|ALUSrcE~q  & (\decode|regde|exto [8])))) ) ) )

	.dataa(!\decode|regde|exto [8]),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(!\execute|mux_ra2E|y[8]~19_combout ),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(!\execute|mux_ra1E|y[8]~8_combout ),
	.dataf(!\execute|mux_ra2E|y[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[8].sumador|Cout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[8].sumador|Cout~1 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[8].sumador|Cout~1 .lut_mask = 64'hE21D000022DD0000;
defparam \execute|alu|sumador|forloop[8].sumador|Cout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N31
dffeas \decode|BR|rf[3][5] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][5] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N48
cyclonev_lcell_comb \decode|BR|rf[2][5]~feeder (
// Equation(s):
// \decode|BR|rf[2][5]~feeder_combout  = \mux_wb|y[5]~5_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[5]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][5]~feeder .extended_lut = "off";
defparam \decode|BR|rf[2][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N50
dffeas \decode|BR|rf[2][5] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][5] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y16_N20
dffeas \decode|BR|rf[1][5] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][5] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N12
cyclonev_lcell_comb \decode|regde|rdo1~5 (
// Equation(s):
// \decode|regde|rdo1~5_combout  = ( \decode|BR|rf[2][5]~q  & ( \decode|BR|rf[1][5]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])) # (\decode|BR|rf[0][5]~q ))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # 
// (\decode|BR|rf[3][5]~q )))) ) ) ) # ( !\decode|BR|rf[2][5]~q  & ( \decode|BR|rf[1][5]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][5]~q  & ((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # 
// (\decode|BR|rf[3][5]~q )))) ) ) ) # ( \decode|BR|rf[2][5]~q  & ( !\decode|BR|rf[1][5]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])) # (\decode|BR|rf[0][5]~q ))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[3][5]~q  & 
// \fetch|regfd|instDV [15])))) ) ) ) # ( !\decode|BR|rf[2][5]~q  & ( !\decode|BR|rf[1][5]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][5]~q  & ((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[3][5]~q  & 
// \fetch|regfd|instDV [15])))) ) ) )

	.dataa(!\decode|BR|rf[0][5]~q ),
	.datab(!\fetch|regfd|instDV [14]),
	.datac(!\decode|BR|rf[3][5]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[2][5]~q ),
	.dataf(!\decode|BR|rf[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~5 .extended_lut = "off";
defparam \decode|regde|rdo1~5 .lut_mask = 64'h440344CF770377CF;
defparam \decode|regde|rdo1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N13
dffeas \decode|regde|rdo1[5] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[5] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N36
cyclonev_lcell_comb \execute|mux_ra1E|y[5]~5 (
// Equation(s):
// \execute|mux_ra1E|y[5]~5_combout  = ( \execute|regem|ALUResultM [5] & ( ((!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [5])) # (\hazard|ForwardAE[0]~0_combout  & ((\mux_wb|y[5]~5_combout )))) # (\hazard|ForwardAE [1]) ) ) # ( 
// !\execute|regem|ALUResultM [5] & ( (!\hazard|ForwardAE [1] & ((!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [5])) # (\hazard|ForwardAE[0]~0_combout  & ((\mux_wb|y[5]~5_combout ))))) ) )

	.dataa(!\decode|regde|rdo1 [5]),
	.datab(!\hazard|ForwardAE [1]),
	.datac(!\mux_wb|y[5]~5_combout ),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[5]~5 .extended_lut = "off";
defparam \execute|mux_ra1E|y[5]~5 .lut_mask = 64'h440C440C773F773F;
defparam \execute|mux_ra1E|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N39
cyclonev_lcell_comb \execute|alu|temp_B[5]~3 (
// Equation(s):
// \execute|alu|temp_B[5]~3_combout  = ( \execute|mux_ra2E|y[5]~12_combout  & ( \hazard|ForwardBE[0]~2_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\mux_wb|y[5]~5_combout ) # (\decode|regde|ALUSrcE~q ))) ) ) ) # ( !\execute|mux_ra2E|y[5]~12_combout  & ( 
// \hazard|ForwardBE[0]~2_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\mux_wb|y[5]~5_combout ) # (\decode|regde|ALUSrcE~q ))) ) ) ) # ( \execute|mux_ra2E|y[5]~12_combout  & ( !\hazard|ForwardBE[0]~2_combout  & ( !\decode|regde|ALUSrcE~q  $ 
// (\decode|regde|ALUControlE [0]) ) ) ) # ( !\execute|mux_ra2E|y[5]~12_combout  & ( !\hazard|ForwardBE[0]~2_combout  & ( \decode|regde|ALUControlE [0] ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(gnd),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\mux_wb|y[5]~5_combout ),
	.datae(!\execute|mux_ra2E|y[5]~12_combout ),
	.dataf(!\hazard|ForwardBE[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[5]~3 .extended_lut = "off";
defparam \execute|alu|temp_B[5]~3 .lut_mask = 64'h0F0FA5A50FA50FA5;
defparam \execute|alu|temp_B[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N54
cyclonev_lcell_comb \execute|alu|sumador|forloop[3].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[3].sumador|Cout~0_combout  = ( \decode|regde|ALUControlE [0] & ( \execute|mux_ra2E|y[3]~8_combout  & ( (!\decode|regde|exto [3] & (\decode|regde|ALUSrcE~q  & \execute|mux_ra1E|y[3]~3_combout )) ) ) ) # ( 
// !\decode|regde|ALUControlE [0] & ( \execute|mux_ra2E|y[3]~8_combout  & ( (\execute|mux_ra1E|y[3]~3_combout  & ((!\decode|regde|ALUSrcE~q ) # (\decode|regde|exto [3]))) ) ) ) # ( \decode|regde|ALUControlE [0] & ( !\execute|mux_ra2E|y[3]~8_combout  & ( 
// (\execute|mux_ra1E|y[3]~3_combout  & ((!\decode|regde|ALUSrcE~q  & ((!\execute|mux_ra2E|y[3]~7_combout ))) # (\decode|regde|ALUSrcE~q  & (!\decode|regde|exto [3])))) ) ) ) # ( !\decode|regde|ALUControlE [0] & ( !\execute|mux_ra2E|y[3]~8_combout  & ( 
// (\execute|mux_ra1E|y[3]~3_combout  & ((!\decode|regde|ALUSrcE~q  & ((\execute|mux_ra2E|y[3]~7_combout ))) # (\decode|regde|ALUSrcE~q  & (\decode|regde|exto [3])))) ) ) )

	.dataa(!\decode|regde|exto [3]),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(!\execute|mux_ra1E|y[3]~3_combout ),
	.datad(!\execute|mux_ra2E|y[3]~7_combout ),
	.datae(!\decode|regde|ALUControlE [0]),
	.dataf(!\execute|mux_ra2E|y[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[3].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[3].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[3].sumador|Cout~0 .lut_mask = 64'h010D0E020D0D0202;
defparam \execute|alu|sumador|forloop[3].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N51
cyclonev_lcell_comb \execute|alu|temp_B[4]~2 (
// Equation(s):
// \execute|alu|temp_B[4]~2_combout  = ( \mux_wb|y[4]~4_combout  & ( !\decode|regde|ALUControlE [0] $ ((((!\hazard|ForwardBE[0]~2_combout  & !\execute|mux_ra2E|y[4]~10_combout )) # (\decode|regde|ALUSrcE~q ))) ) ) # ( !\mux_wb|y[4]~4_combout  & ( 
// !\decode|regde|ALUControlE [0] $ ((((!\execute|mux_ra2E|y[4]~10_combout ) # (\hazard|ForwardBE[0]~2_combout )) # (\decode|regde|ALUSrcE~q ))) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(!\execute|mux_ra2E|y[4]~10_combout ),
	.datae(gnd),
	.dataf(!\mux_wb|y[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[4]~2 .extended_lut = "off";
defparam \execute|alu|temp_B[4]~2 .lut_mask = 64'h5595559559995999;
defparam \execute|alu|temp_B[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N19
dffeas \decode|regde|exto[2] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|exto [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|exto[2] .is_wysiwyg = "true";
defparam \decode|regde|exto[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N18
cyclonev_lcell_comb \execute|alu|temp_B[2]~1 (
// Equation(s):
// \execute|alu|temp_B[2]~1_combout  = ( \decode|regde|exto [2] & ( \execute|mux_ra2E|y[2]~5_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|ALUSrcE~q  & (!\mux_wb|y[2]~2_combout  & \hazard|ForwardBE[0]~2_combout )))) ) ) ) # ( 
// !\decode|regde|exto [2] & ( \execute|mux_ra2E|y[2]~5_combout  & ( !\decode|regde|ALUControlE [0] $ ((((!\mux_wb|y[2]~2_combout  & \hazard|ForwardBE[0]~2_combout )) # (\decode|regde|ALUSrcE~q ))) ) ) ) # ( \decode|regde|exto [2] & ( 
// !\execute|mux_ra2E|y[2]~5_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|ALUSrcE~q  & ((!\mux_wb|y[2]~2_combout ) # (!\hazard|ForwardBE[0]~2_combout ))))) ) ) ) # ( !\decode|regde|exto [2] & ( !\execute|mux_ra2E|y[2]~5_combout  & ( 
// !\decode|regde|ALUControlE [0] $ ((((!\mux_wb|y[2]~2_combout ) # (!\hazard|ForwardBE[0]~2_combout )) # (\decode|regde|ALUSrcE~q ))) ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\mux_wb|y[2]~2_combout ),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(!\decode|regde|exto [2]),
	.dataf(!\execute|mux_ra2E|y[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[2]~1 .extended_lut = "off";
defparam \execute|alu|temp_B[2]~1 .lut_mask = 64'h3339666C9939CC6C;
defparam \execute|alu|temp_B[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y14_N25
dffeas \decode|regde|exto[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\fetch|regfd|instDV [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|exto [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|exto[1] .is_wysiwyg = "true";
defparam \decode|regde|exto[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N24
cyclonev_lcell_comb \execute|alu|temp_B[1]~0 (
// Equation(s):
// \execute|alu|temp_B[1]~0_combout  = ( \decode|regde|exto [1] & ( \execute|mux_ra2E|y[1]~3_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|ALUSrcE~q  & (\hazard|ForwardBE[0]~2_combout  & !\mux_wb|y[1]~1_combout )))) ) ) ) # ( 
// !\decode|regde|exto [1] & ( \execute|mux_ra2E|y[1]~3_combout  & ( !\decode|regde|ALUControlE [0] $ ((((\hazard|ForwardBE[0]~2_combout  & !\mux_wb|y[1]~1_combout )) # (\decode|regde|ALUSrcE~q ))) ) ) ) # ( \decode|regde|exto [1] & ( 
// !\execute|mux_ra2E|y[1]~3_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|ALUSrcE~q  & ((!\hazard|ForwardBE[0]~2_combout ) # (!\mux_wb|y[1]~1_combout ))))) ) ) ) # ( !\decode|regde|exto [1] & ( !\execute|mux_ra2E|y[1]~3_combout  & ( 
// !\decode|regde|ALUControlE [0] $ ((((!\hazard|ForwardBE[0]~2_combout ) # (!\mux_wb|y[1]~1_combout )) # (\decode|regde|ALUSrcE~q ))) ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\hazard|ForwardBE[0]~2_combout ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\mux_wb|y[1]~1_combout ),
	.datae(!\decode|regde|exto [1]),
	.dataf(!\execute|mux_ra2E|y[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[1]~0 .extended_lut = "off";
defparam \execute|alu|temp_B[1]~0 .lut_mask = 64'h0F2D5A7887A5D2F0;
defparam \execute|alu|temp_B[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N3
cyclonev_lcell_comb \execute|alu|sumador|forloop[3].sumador|Cout~1 (
// Equation(s):
// \execute|alu|sumador|forloop[3].sumador|Cout~1_combout  = ( \decode|regde|exto [3] & ( \execute|mux_ra2E|y[3]~8_combout  & ( (\decode|regde|ALUControlE [0] & !\execute|mux_ra1E|y[3]~3_combout ) ) ) ) # ( !\decode|regde|exto [3] & ( 
// \execute|mux_ra2E|y[3]~8_combout  & ( (!\execute|mux_ra1E|y[3]~3_combout  & (!\decode|regde|ALUControlE [0] $ (!\decode|regde|ALUSrcE~q ))) ) ) ) # ( \decode|regde|exto [3] & ( !\execute|mux_ra2E|y[3]~8_combout  & ( (!\execute|mux_ra1E|y[3]~3_combout  & 
// (!\decode|regde|ALUControlE [0] $ (((\execute|mux_ra2E|y[3]~7_combout ) # (\decode|regde|ALUSrcE~q ))))) ) ) ) # ( !\decode|regde|exto [3] & ( !\execute|mux_ra2E|y[3]~8_combout  & ( (!\execute|mux_ra1E|y[3]~3_combout  & (!\decode|regde|ALUControlE [0] $ 
// (((!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[3]~7_combout ))))) ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(!\execute|mux_ra2E|y[3]~7_combout ),
	.datad(!\execute|mux_ra1E|y[3]~3_combout ),
	.datae(!\decode|regde|exto [3]),
	.dataf(!\execute|mux_ra2E|y[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[3].sumador|Cout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[3].sumador|Cout~1 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[3].sumador|Cout~1 .lut_mask = 64'hA600950066005500;
defparam \execute|alu|sumador|forloop[3].sumador|Cout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N2
dffeas \decode|BR|rf[2][0] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][0] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N3
cyclonev_lcell_comb \decode|BR|rf[5][0]~feeder (
// Equation(s):
// \decode|BR|rf[5][0]~feeder_combout  = ( \mux_wb|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][0]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N4
dffeas \decode|BR|rf[5][0] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][0] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N23
dffeas \decode|BR|rf[6][0] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][0] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y17_N32
dffeas \decode|BR|rf[7][0] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][0] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y17_N26
dffeas \decode|BR|rf[4][0] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][0] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N30
cyclonev_lcell_comb \decode|regde|rdo2~3 (
// Equation(s):
// \decode|regde|rdo2~3_combout  = ( \decode|BR|rf[7][0]~q  & ( \decode|BR|rf[4][0]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[5][0]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[6][0]~q ) 
// # (\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[7][0]~q  & ( \decode|BR|rf[4][0]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[5][0]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[6][0]~q )))) ) ) ) # ( \decode|BR|rf[7][0]~q  & ( !\decode|BR|rf[4][0]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][0]~q  & (\decode|mux_ra2|y[0]~0_combout ))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[6][0]~q ) # (\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[7][0]~q  & ( !\decode|BR|rf[4][0]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][0]~q  & 
// (\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[6][0]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[5][0]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[6][0]~q ),
	.datae(!\decode|BR|rf[7][0]~q ),
	.dataf(!\decode|BR|rf[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~3 .extended_lut = "off";
defparam \decode|regde|rdo2~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \decode|regde|rdo2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N0
cyclonev_lcell_comb \decode|BR|rf[0][0]~feeder (
// Equation(s):
// \decode|BR|rf[0][0]~feeder_combout  = ( \mux_wb|y[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][0]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N2
dffeas \decode|BR|rf[0][0] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][0] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y16_N37
dffeas \decode|BR|rf[1][0] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][0] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N53
dffeas \decode|BR|rf[3][0] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][0] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N36
cyclonev_lcell_comb \decode|regde|rdo2~0 (
// Equation(s):
// \decode|regde|rdo2~0_combout  = ( \decode|BR|rf[1][0]~q  & ( \decode|BR|rf[3][0]~q  & ( ((\decode|BR|rf[0][0]~q ) # (\decode|mux_ra2|y[1]~1_combout )) # (\decode|mux_ra2|y[0]~0_combout ) ) ) ) # ( !\decode|BR|rf[1][0]~q  & ( \decode|BR|rf[3][0]~q  & ( 
// ((!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[0][0]~q )) # (\decode|mux_ra2|y[1]~1_combout ) ) ) ) # ( \decode|BR|rf[1][0]~q  & ( !\decode|BR|rf[3][0]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[0][0]~q ) # 
// (\decode|mux_ra2|y[0]~0_combout ))) ) ) ) # ( !\decode|BR|rf[1][0]~q  & ( !\decode|BR|rf[3][0]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[0][0]~q )) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(gnd),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[0][0]~q ),
	.datae(!\decode|BR|rf[1][0]~q ),
	.dataf(!\decode|BR|rf[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~0 .extended_lut = "off";
defparam \decode|regde|rdo2~0 .lut_mask = 64'h00A050F00FAF5FFF;
defparam \decode|regde|rdo2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y17_N54
cyclonev_lcell_comb \decode|regde|rdo2~4 (
// Equation(s):
// \decode|regde|rdo2~4_combout  = ( !\decode|regde|always0~0_combout  & ( \decode|regde|rdo2~0_combout  & ( (!\decode|regde|rdo2[0]~1_combout  & (((\decode|regde|rdo2[0]~2_combout ) # (\decode|regde|rdo2~3_combout )))) # (\decode|regde|rdo2[0]~1_combout  & 
// (\decode|BR|rf[2][0]~q  & ((!\decode|regde|rdo2[0]~2_combout )))) ) ) ) # ( !\decode|regde|always0~0_combout  & ( !\decode|regde|rdo2~0_combout  & ( (!\decode|regde|rdo2[0]~2_combout  & ((!\decode|regde|rdo2[0]~1_combout  & ((\decode|regde|rdo2~3_combout 
// ))) # (\decode|regde|rdo2[0]~1_combout  & (\decode|BR|rf[2][0]~q )))) ) ) )

	.dataa(!\decode|regde|rdo2[0]~1_combout ),
	.datab(!\decode|BR|rf[2][0]~q ),
	.datac(!\decode|regde|rdo2~3_combout ),
	.datad(!\decode|regde|rdo2[0]~2_combout ),
	.datae(!\decode|regde|always0~0_combout ),
	.dataf(!\decode|regde|rdo2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~4 .extended_lut = "off";
defparam \decode|regde|rdo2~4 .lut_mask = 64'h1B0000001BAA0000;
defparam \decode|regde|rdo2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y17_N55
dffeas \decode|regde|rdo2[0] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[0] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N42
cyclonev_lcell_comb \execute|mux_ra2E|y[0]~1 (
// Equation(s):
// \execute|mux_ra2E|y[0]~1_combout  = ( \execute|regem|ALUResultM [0] & ( \decode|regde|rdo2 [0] & ( (!\hazard|ForwardBE[0]~1_combout ) # (((\hazard|ForwardBE[1]~0_combout  & !\hazard|Equal4~0_combout )) # (\hazard|Equal5~0_combout )) ) ) ) # ( 
// !\execute|regem|ALUResultM [0] & ( \decode|regde|rdo2 [0] & ( (!\hazard|ForwardBE[0]~1_combout  & (((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout )))) # (\hazard|ForwardBE[0]~1_combout  & (\hazard|Equal5~0_combout  & 
// ((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout )))) ) ) ) # ( \execute|regem|ALUResultM [0] & ( !\decode|regde|rdo2 [0] & ( (\hazard|ForwardBE[1]~0_combout  & !\hazard|Equal4~0_combout ) ) ) )

	.dataa(!\hazard|ForwardBE[0]~1_combout ),
	.datab(!\hazard|Equal5~0_combout ),
	.datac(!\hazard|ForwardBE[1]~0_combout ),
	.datad(!\hazard|Equal4~0_combout ),
	.datae(!\execute|regem|ALUResultM [0]),
	.dataf(!\decode|regde|rdo2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[0]~1 .extended_lut = "off";
defparam \execute|mux_ra2E|y[0]~1 .lut_mask = 64'h00000F00B0BBBFBB;
defparam \execute|mux_ra2E|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N54
cyclonev_lcell_comb \execute|mux_ra2E|y[0]~0 (
// Equation(s):
// \execute|mux_ra2E|y[0]~0_combout  = ( \hazard|ForwardBE[0]~1_combout  & ( (!\hazard|Equal5~0_combout  & (\mux_wb|y[0]~0_combout  & ((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout )))) ) )

	.dataa(!\hazard|Equal5~0_combout ),
	.datab(!\hazard|Equal4~0_combout ),
	.datac(!\mux_wb|y[0]~0_combout ),
	.datad(!\hazard|ForwardBE[1]~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[0]~0 .extended_lut = "off";
defparam \execute|mux_ra2E|y[0]~0 .lut_mask = 64'h000000000A020A02;
defparam \execute|mux_ra2E|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y14_N30
cyclonev_lcell_comb \execute|alu|sumador|forloop[0].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[0].sumador|Cout~0_combout  = ( \execute|mux_ra2E|y[0]~0_combout  & ( \decode|regde|exto [0] & ( \execute|mux_ra1E|y[0]~0_combout  ) ) ) # ( !\execute|mux_ra2E|y[0]~0_combout  & ( \decode|regde|exto [0] & ( 
// (!\decode|regde|ALUSrcE~q  & ((!\execute|mux_ra2E|y[0]~1_combout  & ((\decode|regde|ALUControlE [0]))) # (\execute|mux_ra2E|y[0]~1_combout  & (\execute|mux_ra1E|y[0]~0_combout )))) # (\decode|regde|ALUSrcE~q  & (\execute|mux_ra1E|y[0]~0_combout )) ) ) ) # 
// ( \execute|mux_ra2E|y[0]~0_combout  & ( !\decode|regde|exto [0] & ( (!\decode|regde|ALUSrcE~q  & (\execute|mux_ra1E|y[0]~0_combout )) # (\decode|regde|ALUSrcE~q  & ((\decode|regde|ALUControlE [0]))) ) ) ) # ( !\execute|mux_ra2E|y[0]~0_combout  & ( 
// !\decode|regde|exto [0] & ( (!\decode|regde|ALUSrcE~q  & ((!\execute|mux_ra2E|y[0]~1_combout  & ((\decode|regde|ALUControlE [0]))) # (\execute|mux_ra2E|y[0]~1_combout  & (\execute|mux_ra1E|y[0]~0_combout )))) # (\decode|regde|ALUSrcE~q  & 
// (((\decode|regde|ALUControlE [0])))) ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\execute|mux_ra1E|y[0]~0_combout ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\execute|mux_ra2E|y[0]~1_combout ),
	.datae(!\execute|mux_ra2E|y[0]~0_combout ),
	.dataf(!\decode|regde|exto [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[0].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[0].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[0].sumador|Cout~0 .lut_mask = 64'h0F2727271B333333;
defparam \execute|alu|sumador|forloop[0].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N12
cyclonev_lcell_comb \execute|alu|sumador|forloop[3].sumador|Cout~2 (
// Equation(s):
// \execute|alu|sumador|forloop[3].sumador|Cout~2_combout  = ( !\execute|alu|sumador|forloop[3].sumador|Cout~1_combout  & ( \execute|alu|sumador|forloop[0].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[2]~2_combout  & (\execute|alu|temp_B[2]~1_combout  & 
// ((\execute|alu|temp_B[1]~0_combout ) # (\execute|mux_ra1E|y[1]~1_combout )))) # (\execute|mux_ra1E|y[2]~2_combout  & (((\execute|alu|temp_B[1]~0_combout ) # (\execute|alu|temp_B[2]~1_combout )) # (\execute|mux_ra1E|y[1]~1_combout ))) ) ) ) # ( 
// !\execute|alu|sumador|forloop[3].sumador|Cout~1_combout  & ( !\execute|alu|sumador|forloop[0].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[2]~2_combout  & (\execute|mux_ra1E|y[1]~1_combout  & (\execute|alu|temp_B[2]~1_combout  & 
// \execute|alu|temp_B[1]~0_combout ))) # (\execute|mux_ra1E|y[2]~2_combout  & (((\execute|mux_ra1E|y[1]~1_combout  & \execute|alu|temp_B[1]~0_combout )) # (\execute|alu|temp_B[2]~1_combout ))) ) ) )

	.dataa(!\execute|mux_ra1E|y[2]~2_combout ),
	.datab(!\execute|mux_ra1E|y[1]~1_combout ),
	.datac(!\execute|alu|temp_B[2]~1_combout ),
	.datad(!\execute|alu|temp_B[1]~0_combout ),
	.datae(!\execute|alu|sumador|forloop[3].sumador|Cout~1_combout ),
	.dataf(!\execute|alu|sumador|forloop[0].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[3].sumador|Cout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[3].sumador|Cout~2 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[3].sumador|Cout~2 .lut_mask = 64'h05170000175F0000;
defparam \execute|alu|sumador|forloop[3].sumador|Cout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N6
cyclonev_lcell_comb \execute|alu|sumador|forloop[5].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[5].sumador|Cout~0_combout  = ( \execute|alu|temp_B[4]~2_combout  & ( \execute|alu|sumador|forloop[3].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[5]~5_combout  & !\execute|alu|temp_B[5]~3_combout ) ) ) ) # ( 
// !\execute|alu|temp_B[4]~2_combout  & ( \execute|alu|sumador|forloop[3].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[5]~5_combout  & ((!\execute|alu|temp_B[5]~3_combout ) # (!\execute|mux_ra1E|y[4]~4_combout ))) # (\execute|mux_ra1E|y[5]~5_combout  & 
// (!\execute|alu|temp_B[5]~3_combout  & !\execute|mux_ra1E|y[4]~4_combout )) ) ) ) # ( \execute|alu|temp_B[4]~2_combout  & ( !\execute|alu|sumador|forloop[3].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[5]~5_combout  & 
// ((!\execute|alu|temp_B[5]~3_combout ) # ((!\execute|alu|sumador|forloop[3].sumador|Cout~0_combout  & !\execute|mux_ra1E|y[4]~4_combout )))) # (\execute|mux_ra1E|y[5]~5_combout  & (!\execute|alu|temp_B[5]~3_combout  & 
// (!\execute|alu|sumador|forloop[3].sumador|Cout~0_combout  & !\execute|mux_ra1E|y[4]~4_combout ))) ) ) ) # ( !\execute|alu|temp_B[4]~2_combout  & ( !\execute|alu|sumador|forloop[3].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[5]~5_combout  & 
// ((!\execute|alu|temp_B[5]~3_combout ) # ((!\execute|alu|sumador|forloop[3].sumador|Cout~0_combout ) # (!\execute|mux_ra1E|y[4]~4_combout )))) # (\execute|mux_ra1E|y[5]~5_combout  & (!\execute|alu|temp_B[5]~3_combout  & 
// ((!\execute|alu|sumador|forloop[3].sumador|Cout~0_combout ) # (!\execute|mux_ra1E|y[4]~4_combout )))) ) ) )

	.dataa(!\execute|mux_ra1E|y[5]~5_combout ),
	.datab(!\execute|alu|temp_B[5]~3_combout ),
	.datac(!\execute|alu|sumador|forloop[3].sumador|Cout~0_combout ),
	.datad(!\execute|mux_ra1E|y[4]~4_combout ),
	.datae(!\execute|alu|temp_B[4]~2_combout ),
	.dataf(!\execute|alu|sumador|forloop[3].sumador|Cout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[5].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[5].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[5].sumador|Cout~0 .lut_mask = 64'hEEE8E888EE888888;
defparam \execute|alu|sumador|forloop[5].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N48
cyclonev_lcell_comb \execute|alu|sumador|forloop[8].sumador|Cout~2 (
// Equation(s):
// \execute|alu|sumador|forloop[8].sumador|Cout~2_combout  = ( !\execute|alu|sumador|forloop[8].sumador|Cout~1_combout  & ( \execute|alu|sumador|forloop[5].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[7]~7_combout  & (\execute|mux_ra1E|y[6]~6_combout  & 
// (\execute|alu|temp_B[7]~5_combout  & \execute|alu|temp_B[6]~4_combout ))) # (\execute|mux_ra1E|y[7]~7_combout  & (((\execute|mux_ra1E|y[6]~6_combout  & \execute|alu|temp_B[6]~4_combout )) # (\execute|alu|temp_B[7]~5_combout ))) ) ) ) # ( 
// !\execute|alu|sumador|forloop[8].sumador|Cout~1_combout  & ( !\execute|alu|sumador|forloop[5].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[7]~7_combout  & (\execute|alu|temp_B[7]~5_combout  & ((\execute|alu|temp_B[6]~4_combout ) # 
// (\execute|mux_ra1E|y[6]~6_combout )))) # (\execute|mux_ra1E|y[7]~7_combout  & (((\execute|alu|temp_B[6]~4_combout ) # (\execute|alu|temp_B[7]~5_combout )) # (\execute|mux_ra1E|y[6]~6_combout ))) ) ) )

	.dataa(!\execute|mux_ra1E|y[6]~6_combout ),
	.datab(!\execute|mux_ra1E|y[7]~7_combout ),
	.datac(!\execute|alu|temp_B[7]~5_combout ),
	.datad(!\execute|alu|temp_B[6]~4_combout ),
	.datae(!\execute|alu|sumador|forloop[8].sumador|Cout~1_combout ),
	.dataf(!\execute|alu|sumador|forloop[5].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[8].sumador|Cout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[8].sumador|Cout~2 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[8].sumador|Cout~2 .lut_mask = 64'h173F000003170000;
defparam \execute|alu|sumador|forloop[8].sumador|Cout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N24
cyclonev_lcell_comb \execute|alu|sumador|forloop[8].sumador|Cout~3 (
// Equation(s):
// \execute|alu|sumador|forloop[8].sumador|Cout~3_combout  = ( !\execute|alu|sumador|forloop[8].sumador|Cout~2_combout  & ( !\execute|alu|sumador|forloop[8].sumador|Cout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\execute|alu|sumador|forloop[8].sumador|Cout~0_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[8].sumador|Cout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[8].sumador|Cout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[8].sumador|Cout~3 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[8].sumador|Cout~3 .lut_mask = 64'hFF00FF0000000000;
defparam \execute|alu|sumador|forloop[8].sumador|Cout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N48
cyclonev_lcell_comb \decode|regde|rdo2~29 (
// Equation(s):
// \decode|regde|rdo2~29_combout  = ( \decode|BR|rf[3][9]~q  & ( \decode|BR|rf[2][9]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][9]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][9]~q )))) # (\decode|mux_ra2|y[1]~1_combout ) ) 
// ) ) # ( !\decode|BR|rf[3][9]~q  & ( \decode|BR|rf[2][9]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[0][9]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & 
// \decode|BR|rf[1][9]~q )))) ) ) ) # ( \decode|BR|rf[3][9]~q  & ( !\decode|BR|rf[2][9]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][9]~q  & (!\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[1][9]~q ) 
// # (\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[3][9]~q  & ( !\decode|BR|rf[2][9]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][9]~q )) # (\decode|mux_ra2|y[0]~0_combout  & 
// ((\decode|BR|rf[1][9]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[0][9]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[1][9]~q ),
	.datae(!\decode|BR|rf[3][9]~q ),
	.dataf(!\decode|BR|rf[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~29 .extended_lut = "off";
defparam \decode|regde|rdo2~29 .lut_mask = 64'h207025752A7A2F7F;
defparam \decode|regde|rdo2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N46
dffeas \decode|BR|rf[4][9] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][9] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N18
cyclonev_lcell_comb \decode|BR|rf[5][9]~feeder (
// Equation(s):
// \decode|BR|rf[5][9]~feeder_combout  = ( \mux_wb|y[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][9]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N20
dffeas \decode|BR|rf[5][9] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][9] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y16_N44
dffeas \decode|BR|rf[6][9] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][9] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N46
dffeas \decode|BR|rf[7][9] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][9] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N42
cyclonev_lcell_comb \decode|regde|rdo2~30 (
// Equation(s):
// \decode|regde|rdo2~30_combout  = ( \decode|BR|rf[6][9]~q  & ( \decode|BR|rf[7][9]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][9]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][9]~q )))) # (\decode|mux_ra2|y[1]~1_combout ) ) 
// ) ) # ( !\decode|BR|rf[6][9]~q  & ( \decode|BR|rf[7][9]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][9]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][9]~q ))))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (\decode|mux_ra2|y[0]~0_combout )) ) ) ) # ( \decode|BR|rf[6][9]~q  & ( !\decode|BR|rf[7][9]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][9]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][9]~q ))))) # (\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout )) ) ) ) # ( !\decode|BR|rf[6][9]~q  & ( !\decode|BR|rf[7][9]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][9]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][9]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[4][9]~q ),
	.datad(!\decode|BR|rf[5][9]~q ),
	.datae(!\decode|BR|rf[6][9]~q ),
	.dataf(!\decode|BR|rf[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~30 .extended_lut = "off";
defparam \decode|regde|rdo2~30 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \decode|regde|rdo2~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N24
cyclonev_lcell_comb \decode|regde|rdo2~31 (
// Equation(s):
// \decode|regde|rdo2~31_combout  = ( \decode|regde|rdo2~30_combout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~29_combout )))) # (\decode|mux_ra2|y[2]~2_combout  & (((!\decode|BR|Equal1~0_combout )) # (\fetch|Add0~29_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~30_combout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~29_combout )))) # (\decode|mux_ra2|y[2]~2_combout  & (\fetch|Add0~29_sumout  & ((\decode|BR|Equal1~0_combout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\fetch|Add0~29_sumout ),
	.datac(!\decode|regde|rdo2~29_combout ),
	.datad(!\decode|BR|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~31 .extended_lut = "off";
defparam \decode|regde|rdo2~31 .lut_mask = 64'h0A1B0A1B5F1B5F1B;
defparam \decode|regde|rdo2~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N25
dffeas \decode|regde|rdo2[9] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[9] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N51
cyclonev_lcell_comb \execute|mux_ra2E|y[9]~21 (
// Equation(s):
// \execute|mux_ra2E|y[9]~21_combout  = ( \hazard|ForwardBE[1]~0_combout  & ( (!\hazard|Equal4~0_combout  & (\execute|regem|ALUResultM [9])) # (\hazard|Equal4~0_combout  & ((\decode|regde|rdo2 [9]))) ) ) # ( !\hazard|ForwardBE[1]~0_combout  & ( 
// \decode|regde|rdo2 [9] ) )

	.dataa(!\execute|regem|ALUResultM [9]),
	.datab(gnd),
	.datac(!\decode|regde|rdo2 [9]),
	.datad(!\hazard|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[9]~21 .extended_lut = "off";
defparam \execute|mux_ra2E|y[9]~21 .lut_mask = 64'h0F0F0F0F550F550F;
defparam \execute|mux_ra2E|y[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N9
cyclonev_lcell_comb \execute|alu|temp_B[9]~6 (
// Equation(s):
// \execute|alu|temp_B[9]~6_combout  = ( \decode|regde|ALUControlE [0] & ( ((!\hazard|ForwardBE[0]~2_combout  & (!\execute|mux_ra2E|y[9]~21_combout )) # (\hazard|ForwardBE[0]~2_combout  & ((!\mux_wb|y[9]~9_combout )))) # (\decode|regde|ALUSrcE~q ) ) ) # ( 
// !\decode|regde|ALUControlE [0] & ( (!\decode|regde|ALUSrcE~q  & ((!\hazard|ForwardBE[0]~2_combout  & (\execute|mux_ra2E|y[9]~21_combout )) # (\hazard|ForwardBE[0]~2_combout  & ((\mux_wb|y[9]~9_combout ))))) ) )

	.dataa(!\execute|mux_ra2E|y[9]~21_combout ),
	.datab(!\mux_wb|y[9]~9_combout ),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|ALUControlE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[9]~6 .extended_lut = "off";
defparam \execute|alu|temp_B[9]~6 .lut_mask = 64'h50305030AFCFAFCF;
defparam \execute|alu|temp_B[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N42
cyclonev_lcell_comb \execute|alu|sumador|forloop[9].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[9].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[8].sumador|Cout~3_combout  & ( \execute|alu|temp_B[9]~6_combout  & ( \execute|mux_ra1E|y[9]~9_combout  ) ) ) # ( 
// !\execute|alu|sumador|forloop[8].sumador|Cout~3_combout  & ( \execute|alu|temp_B[9]~6_combout  ) ) # ( !\execute|alu|sumador|forloop[8].sumador|Cout~3_combout  & ( !\execute|alu|temp_B[9]~6_combout  & ( \execute|mux_ra1E|y[9]~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra1E|y[9]~9_combout ),
	.datad(gnd),
	.datae(!\execute|alu|sumador|forloop[8].sumador|Cout~3_combout ),
	.dataf(!\execute|alu|temp_B[9]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[9].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[9].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[9].sumador|Cout~0 .lut_mask = 64'h0F0F0000FFFF0F0F;
defparam \execute|alu|sumador|forloop[9].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N29
dffeas \memory|regmw|ALUOutW[10] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[10] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y16_N7
dffeas \decode|BR|rf[7][10] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][10] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N32
dffeas \decode|BR|rf[4][10] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][10] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y16_N26
dffeas \decode|BR|rf[6][10] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][10] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N6
cyclonev_lcell_comb \decode|BR|rf[5][10]~feeder (
// Equation(s):
// \decode|BR|rf[5][10]~feeder_combout  = ( \mux_wb|y[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][10]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N8
dffeas \decode|BR|rf[5][10] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][10] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N24
cyclonev_lcell_comb \decode|regde|rdo2~33 (
// Equation(s):
// \decode|regde|rdo2~33_combout  = ( \decode|BR|rf[6][10]~q  & ( \decode|BR|rf[5][10]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[4][10]~q )) # (\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout ) # ((\decode|BR|rf[7][10]~q )))) ) ) ) # ( !\decode|BR|rf[6][10]~q  & ( \decode|BR|rf[5][10]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[4][10]~q )) # (\decode|mux_ra2|y[0]~0_combout ))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][10]~q ))) ) ) ) # ( \decode|BR|rf[6][10]~q  & ( !\decode|BR|rf[5][10]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout  & 
// ((\decode|BR|rf[4][10]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout ) # ((\decode|BR|rf[7][10]~q )))) ) ) ) # ( !\decode|BR|rf[6][10]~q  & ( !\decode|BR|rf[5][10]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// (!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[4][10]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][10]~q ))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[7][10]~q ),
	.datad(!\decode|BR|rf[4][10]~q ),
	.datae(!\decode|BR|rf[6][10]~q ),
	.dataf(!\decode|BR|rf[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~33 .extended_lut = "off";
defparam \decode|regde|rdo2~33 .lut_mask = 64'h018945CD23AB67EF;
defparam \decode|regde|rdo2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N27
cyclonev_lcell_comb \decode|BR|rf[0][10]~feeder (
// Equation(s):
// \decode|BR|rf[0][10]~feeder_combout  = \mux_wb|y[10]~10_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[10]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][10]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N29
dffeas \decode|BR|rf[0][10] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][10] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N8
dffeas \decode|BR|rf[1][10] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][10] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N25
dffeas \decode|BR|rf[3][10] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][10] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N24
cyclonev_lcell_comb \decode|regde|rdo2~32 (
// Equation(s):
// \decode|regde|rdo2~32_combout  = ( \decode|BR|rf[3][10]~q  & ( \decode|BR|rf[2][10]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][10]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][10]~q )))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][10]~q  & ( \decode|BR|rf[2][10]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[0][10]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & 
// \decode|BR|rf[1][10]~q )))) ) ) ) # ( \decode|BR|rf[3][10]~q  & ( !\decode|BR|rf[2][10]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][10]~q  & (!\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|BR|rf[1][10]~q ) # (\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[3][10]~q  & ( !\decode|BR|rf[2][10]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][10]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][10]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[0][10]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[1][10]~q ),
	.datae(!\decode|BR|rf[3][10]~q ),
	.dataf(!\decode|BR|rf[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~32 .extended_lut = "off";
defparam \decode|regde|rdo2~32 .lut_mask = 64'h207025752A7A2F7F;
defparam \decode|regde|rdo2~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N15
cyclonev_lcell_comb \decode|regde|rdo2~34 (
// Equation(s):
// \decode|regde|rdo2~34_combout  = ( \decode|regde|rdo2~33_combout  & ( \decode|regde|rdo2~32_combout  & ( ((!\decode|mux_ra2|y[2]~2_combout ) # (!\decode|BR|Equal1~0_combout )) # (\fetch|Add0~33_sumout ) ) ) ) # ( !\decode|regde|rdo2~33_combout  & ( 
// \decode|regde|rdo2~32_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((\fetch|Add0~33_sumout  & \decode|BR|Equal1~0_combout )) ) ) ) # ( \decode|regde|rdo2~33_combout  & ( !\decode|regde|rdo2~32_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~33_sumout ))) ) ) ) # ( !\decode|regde|rdo2~33_combout  & ( !\decode|regde|rdo2~32_combout  & ( (\fetch|Add0~33_sumout  & (\decode|mux_ra2|y[2]~2_combout  & \decode|BR|Equal1~0_combout )) ) ) )

	.dataa(!\fetch|Add0~33_sumout ),
	.datab(!\decode|mux_ra2|y[2]~2_combout ),
	.datac(!\decode|BR|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\decode|regde|rdo2~33_combout ),
	.dataf(!\decode|regde|rdo2~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~34 .extended_lut = "off";
defparam \decode|regde|rdo2~34 .lut_mask = 64'h01013131CDCDFDFD;
defparam \decode|regde|rdo2~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N16
dffeas \decode|regde|rdo2[10] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[10] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N24
cyclonev_lcell_comb \execute|mux_ra2E|y[10]~23 (
// Equation(s):
// \execute|mux_ra2E|y[10]~23_combout  = ( \hazard|ForwardBE[1]~0_combout  & ( (!\hazard|Equal4~0_combout  & (\execute|regem|ALUResultM [10])) # (\hazard|Equal4~0_combout  & ((\decode|regde|rdo2 [10]))) ) ) # ( !\hazard|ForwardBE[1]~0_combout  & ( 
// \decode|regde|rdo2 [10] ) )

	.dataa(gnd),
	.datab(!\execute|regem|ALUResultM [10]),
	.datac(!\decode|regde|rdo2 [10]),
	.datad(!\hazard|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[10]~23 .extended_lut = "off";
defparam \execute|mux_ra2E|y[10]~23 .lut_mask = 64'h0F0F0F0F330F330F;
defparam \execute|mux_ra2E|y[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N33
cyclonev_lcell_comb \execute|mux_ra2E|y[10]~24 (
// Equation(s):
// \execute|mux_ra2E|y[10]~24_combout  = ( \execute|mux_ra2E|y[10]~23_combout  & ( (!\hazard|ForwardBE[0]~2_combout ) # (\mux_wb|y[10]~10_combout ) ) ) # ( !\execute|mux_ra2E|y[10]~23_combout  & ( (\mux_wb|y[10]~10_combout  & \hazard|ForwardBE[0]~2_combout ) 
// ) )

	.dataa(!\mux_wb|y[10]~10_combout ),
	.datab(!\hazard|ForwardBE[0]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[10]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[10]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[10]~24 .extended_lut = "off";
defparam \execute|mux_ra2E|y[10]~24 .lut_mask = 64'h11111111DDDDDDDD;
defparam \execute|mux_ra2E|y[10]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N35
dffeas \execute|regem|WriteDataM[10] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[10] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N54
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3] = ( \execute|regem|MemWriteM~q  & ( (\execute|regem|ALUResultM [14] & (\execute|regem|ALUResultM [15] & !\execute|regem|ALUResultM [13])) ) )

	.dataa(!\execute|regem|ALUResultM [14]),
	.datab(!\execute|regem|ALUResultM [15]),
	.datac(!\execute|regem|ALUResultM [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|MemWriteM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w[3] .lut_mask = 64'h0000000010101010;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N21
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout  = ( \execute|regem|ALUResultM [14] & ( (!\execute|regem|ALUResultM [13] & \execute|regem|ALUResultM [15]) ) )

	.dataa(!\execute|regem|ALUResultM [13]),
	.datab(!\execute|regem|ALUResultM [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout  = ( \Mult0~23  & ( (!\Mult0~21  & \Mult0~22 ) ) )

	.dataa(gnd),
	.datab(!\Mult0~21 ),
	.datac(!\Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N16
dffeas \decode|BR|rf[4][11] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][11] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N48
cyclonev_lcell_comb \decode|BR|rf[5][11]~feeder (
// Equation(s):
// \decode|BR|rf[5][11]~feeder_combout  = ( \mux_wb|y[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][11]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N49
dffeas \decode|BR|rf[5][11] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][11] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N2
dffeas \decode|BR|rf[6][11] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][11] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N12
cyclonev_lcell_comb \decode|BR|rf[7][11]~feeder (
// Equation(s):
// \decode|BR|rf[7][11]~feeder_combout  = ( \mux_wb|y[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][11]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N13
dffeas \decode|BR|rf[7][11] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][11] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N0
cyclonev_lcell_comb \decode|regde|rdo2~36 (
// Equation(s):
// \decode|regde|rdo2~36_combout  = ( \decode|BR|rf[6][11]~q  & ( \decode|BR|rf[7][11]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][11]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][11]~q )))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[6][11]~q  & ( \decode|BR|rf[7][11]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][11]~q  & ((!\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout ) # 
// (\decode|BR|rf[5][11]~q )))) ) ) ) # ( \decode|BR|rf[6][11]~q  & ( !\decode|BR|rf[7][11]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[4][11]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|BR|rf[5][11]~q  & !\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[6][11]~q  & ( !\decode|BR|rf[7][11]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][11]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][11]~q ))))) ) ) )

	.dataa(!\decode|BR|rf[4][11]~q ),
	.datab(!\decode|BR|rf[5][11]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|BR|rf[6][11]~q ),
	.dataf(!\decode|BR|rf[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~36 .extended_lut = "off";
defparam \decode|regde|rdo2~36 .lut_mask = 64'h530053F0530F53FF;
defparam \decode|regde|rdo2~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N28
dffeas \decode|BR|rf[0][11] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][11] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N30
cyclonev_lcell_comb \decode|BR|rf[1][11]~feeder (
// Equation(s):
// \decode|BR|rf[1][11]~feeder_combout  = ( \mux_wb|y[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][11]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[1][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N32
dffeas \decode|BR|rf[1][11] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][11] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N26
dffeas \decode|BR|rf[2][11] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][11] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N54
cyclonev_lcell_comb \decode|regde|rdo2~35 (
// Equation(s):
// \decode|regde|rdo2~35_combout  = ( \decode|BR|rf[3][11]~q  & ( \decode|BR|rf[2][11]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][11]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][11]~q )))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][11]~q  & ( \decode|BR|rf[2][11]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[0][11]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[1][11]~q  & 
// !\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( \decode|BR|rf[3][11]~q  & ( !\decode|BR|rf[2][11]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][11]~q  & ((!\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[1][11]~q )))) ) ) ) # ( !\decode|BR|rf[3][11]~q  & ( !\decode|BR|rf[2][11]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][11]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][11]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[0][11]~q ),
	.datac(!\decode|BR|rf[1][11]~q ),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|BR|rf[3][11]~q ),
	.dataf(!\decode|BR|rf[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~35 .extended_lut = "off";
defparam \decode|regde|rdo2~35 .lut_mask = 64'h2700275527AA27FF;
defparam \decode|regde|rdo2~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N18
cyclonev_lcell_comb \decode|regde|rdo2~37 (
// Equation(s):
// \decode|regde|rdo2~37_combout  = ( \decode|BR|Equal1~0_combout  & ( \decode|regde|rdo2~35_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # (\fetch|Add0~37_sumout ) ) ) ) # ( !\decode|BR|Equal1~0_combout  & ( \decode|regde|rdo2~35_combout  & ( 
// (!\decode|mux_ra2|y[2]~2_combout ) # (\decode|regde|rdo2~36_combout ) ) ) ) # ( \decode|BR|Equal1~0_combout  & ( !\decode|regde|rdo2~35_combout  & ( (\fetch|Add0~37_sumout  & \decode|mux_ra2|y[2]~2_combout ) ) ) ) # ( !\decode|BR|Equal1~0_combout  & ( 
// !\decode|regde|rdo2~35_combout  & ( (\decode|regde|rdo2~36_combout  & \decode|mux_ra2|y[2]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\fetch|Add0~37_sumout ),
	.datac(!\decode|regde|rdo2~36_combout ),
	.datad(!\decode|mux_ra2|y[2]~2_combout ),
	.datae(!\decode|BR|Equal1~0_combout ),
	.dataf(!\decode|regde|rdo2~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~37 .extended_lut = "off";
defparam \decode|regde|rdo2~37 .lut_mask = 64'h000F0033FF0FFF33;
defparam \decode|regde|rdo2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N19
dffeas \decode|regde|rdo2[11] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[11] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N51
cyclonev_lcell_comb \execute|mux_ra2E|y[11]~25 (
// Equation(s):
// \execute|mux_ra2E|y[11]~25_combout  = ( \hazard|ForwardBE[1]~0_combout  & ( (!\hazard|Equal4~0_combout  & (\execute|regem|ALUResultM [11])) # (\hazard|Equal4~0_combout  & ((\decode|regde|rdo2 [11]))) ) ) # ( !\hazard|ForwardBE[1]~0_combout  & ( 
// \decode|regde|rdo2 [11] ) )

	.dataa(gnd),
	.datab(!\execute|regem|ALUResultM [11]),
	.datac(!\hazard|Equal4~0_combout ),
	.datad(!\decode|regde|rdo2 [11]),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[11]~25 .extended_lut = "off";
defparam \execute|mux_ra2E|y[11]~25 .lut_mask = 64'h00FF00FF303F303F;
defparam \execute|mux_ra2E|y[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N21
cyclonev_lcell_comb \execute|mux_ra2E|y[11]~26 (
// Equation(s):
// \execute|mux_ra2E|y[11]~26_combout  = ( \hazard|ForwardBE[0]~2_combout  & ( \mux_wb|y[11]~11_combout  ) ) # ( !\hazard|ForwardBE[0]~2_combout  & ( \execute|mux_ra2E|y[11]~25_combout  ) )

	.dataa(gnd),
	.datab(!\mux_wb|y[11]~11_combout ),
	.datac(!\execute|mux_ra2E|y[11]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[11]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[11]~26 .extended_lut = "off";
defparam \execute|mux_ra2E|y[11]~26 .lut_mask = 64'h0F0F0F0F33333333;
defparam \execute|mux_ra2E|y[11]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N23
dffeas \execute|regem|WriteDataM[11] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[11] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y15_N11
dffeas \memory|regmw|ALUOutW[12] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[12] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N27
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3] = ( !\execute|regem|ALUResultM [13] & ( \execute|regem|MemWriteM~q  & ( (!\execute|regem|ALUResultM [14] & \execute|regem|ALUResultM [15]) ) ) )

	.dataa(!\execute|regem|ALUResultM [14]),
	.datab(gnd),
	.datac(!\execute|regem|ALUResultM [15]),
	.datad(gnd),
	.datae(!\execute|regem|ALUResultM [13]),
	.dataf(!\execute|regem|MemWriteM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3] .lut_mask = 64'h000000000A0A0000;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N18
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout  = ( !\execute|regem|ALUResultM [14] & ( (!\execute|regem|ALUResultM [13] & \execute|regem|ALUResultM [15]) ) )

	.dataa(!\execute|regem|ALUResultM [13]),
	.datab(!\execute|regem|ALUResultM [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout  = ( \Mult0~23  & ( (!\Mult0~21  & !\Mult0~22 ) ) )

	.dataa(gnd),
	.datab(!\Mult0~21 ),
	.datac(!\Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N41
dffeas \execute|regem|WriteDataM[12] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[12] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [12]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [12]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3] = ( \execute|regem|MemWriteM~q  & ( (\execute|regem|ALUResultM [13] & (\execute|regem|ALUResultM [15] & \execute|regem|ALUResultM [14])) ) )

	.dataa(!\execute|regem|ALUResultM [13]),
	.datab(!\execute|regem|ALUResultM [15]),
	.datac(!\execute|regem|ALUResultM [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|MemWriteM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w[3] .lut_mask = 64'h0000000001010101;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout  = ( \execute|regem|ALUResultM [15] & ( (\execute|regem|ALUResultM [13] & \execute|regem|ALUResultM [14]) ) )

	.dataa(!\execute|regem|ALUResultM [13]),
	.datab(gnd),
	.datac(!\execute|regem|ALUResultM [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0 .lut_mask = 64'h0000000005050505;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N3
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout  = ( \Mult0~23  & ( (\Mult0~22  & \Mult0~21 ) ) )

	.dataa(!\Mult0~22 ),
	.datab(gnd),
	.datac(!\Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0 .lut_mask = 64'h0000000005050505;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [12]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [12]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a204~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a236~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a140~portadataout ) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a204~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a236~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a140~portadataout ) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h22220A5F77770A5F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [12]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3] = ( \execute|regem|ALUResultM [13] & ( \execute|regem|MemWriteM~q  & ( (!\execute|regem|ALUResultM [15] & !\execute|regem|ALUResultM [14]) ) ) )

	.dataa(gnd),
	.datab(!\execute|regem|ALUResultM [15]),
	.datac(!\execute|regem|ALUResultM [14]),
	.datad(gnd),
	.datae(!\execute|regem|ALUResultM [13]),
	.dataf(!\execute|regem|MemWriteM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3] .lut_mask = 64'h000000000000C0C0;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N30
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout  = ( \execute|regem|ALUResultM [13] & ( !\execute|regem|ALUResultM [15] & ( !\execute|regem|ALUResultM [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|regem|ALUResultM [14]),
	.datad(gnd),
	.datae(!\execute|regem|ALUResultM [13]),
	.dataf(!\execute|regem|ALUResultM [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0 .lut_mask = 64'h0000F0F000000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N21
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout  = ( !\Mult0~22  & ( (!\Mult0~23  & \Mult0~21 ) ) )

	.dataa(!\Mult0~23 ),
	.datab(!\Mult0~21 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [12]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [12]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [12]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N45
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a76~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a44~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a44~portadataout 
// )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a44~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h05220577AF22AF77;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N54
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N55
dffeas \memory|regmw|ReadDataW[12] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w12_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[12] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N9
cyclonev_lcell_comb \mux_wb|y[12]~12 (
// Equation(s):
// \mux_wb|y[12]~12_combout  = ( \memory|regmw|ReadDataW [12] & ( (\memory|regmw|ALUOutW [12]) # (\memory|regmw|MemtoRegW~q ) ) ) # ( !\memory|regmw|ReadDataW [12] & ( (!\memory|regmw|MemtoRegW~q  & \memory|regmw|ALUOutW [12]) ) )

	.dataa(!\memory|regmw|MemtoRegW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|regmw|ALUOutW [12]),
	.datae(gnd),
	.dataf(!\memory|regmw|ReadDataW [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[12]~12 .extended_lut = "off";
defparam \mux_wb|y[12]~12 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mux_wb|y[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N53
dffeas \decode|BR|rf[5][12] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][12] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N51
cyclonev_lcell_comb \decode|BR|rf[7][12]~feeder (
// Equation(s):
// \decode|BR|rf[7][12]~feeder_combout  = \mux_wb|y[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_wb|y[12]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][12]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|BR|rf[7][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N52
dffeas \decode|BR|rf[7][12] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][12] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N53
dffeas \decode|BR|rf[6][12] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][12] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N18
cyclonev_lcell_comb \decode|BR|rf[4][12]~feeder (
// Equation(s):
// \decode|BR|rf[4][12]~feeder_combout  = \mux_wb|y[12]~12_combout 

	.dataa(!\mux_wb|y[12]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][12]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][12]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N20
dffeas \decode|BR|rf[4][12] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][12] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N51
cyclonev_lcell_comb \decode|regde|rdo2~39 (
// Equation(s):
// \decode|regde|rdo2~39_combout  = ( \decode|BR|rf[6][12]~q  & ( \decode|BR|rf[4][12]~q  & ( (!\decode|mux_ra2|y[0]~0_combout ) # ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][12]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][12]~q 
// )))) ) ) ) # ( !\decode|BR|rf[6][12]~q  & ( \decode|BR|rf[4][12]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][12]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][12]~q ))))) ) ) ) # ( \decode|BR|rf[6][12]~q  & ( !\decode|BR|rf[4][12]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][12]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][12]~q ))))) ) ) ) # ( !\decode|BR|rf[6][12]~q  & ( !\decode|BR|rf[4][12]~q  & ( (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][12]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][12]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[5][12]~q ),
	.datac(!\decode|BR|rf[7][12]~q ),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|BR|rf[6][12]~q ),
	.dataf(!\decode|BR|rf[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~39 .extended_lut = "off";
defparam \decode|regde|rdo2~39 .lut_mask = 64'h110511AFBB05BBAF;
defparam \decode|regde|rdo2~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N29
dffeas \decode|BR|rf[1][12] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][12] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N45
cyclonev_lcell_comb \decode|BR|rf[0][12]~feeder (
// Equation(s):
// \decode|BR|rf[0][12]~feeder_combout  = \mux_wb|y[12]~12_combout 

	.dataa(!\mux_wb|y[12]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][12]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][12]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N46
dffeas \decode|BR|rf[0][12] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][12] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N31
dffeas \decode|BR|rf[3][12] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][12] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N35
dffeas \decode|BR|rf[2][12] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][12] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N30
cyclonev_lcell_comb \decode|regde|rdo2~38 (
// Equation(s):
// \decode|regde|rdo2~38_combout  = ( \decode|BR|rf[3][12]~q  & ( \decode|BR|rf[2][12]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][12]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][12]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][12]~q  & ( \decode|BR|rf[2][12]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][12]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][12]~q )))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[3][12]~q  & ( !\decode|BR|rf[2][12]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][12]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][12]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[3][12]~q  & ( !\decode|BR|rf[2][12]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][12]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][12]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[1][12]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[0][12]~q ),
	.datae(!\decode|BR|rf[3][12]~q ),
	.dataf(!\decode|BR|rf[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~38 .extended_lut = "off";
defparam \decode|regde|rdo2~38 .lut_mask = 64'h02A207A752F257F7;
defparam \decode|regde|rdo2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N27
cyclonev_lcell_comb \decode|regde|rdo2~40 (
// Equation(s):
// \decode|regde|rdo2~40_combout  = ( \fetch|Add0~41_sumout  & ( \decode|regde|rdo2~38_combout  & ( ((!\decode|mux_ra2|y[2]~2_combout ) # (\decode|regde|rdo2~39_combout )) # (\decode|BR|Equal1~0_combout ) ) ) ) # ( !\fetch|Add0~41_sumout  & ( 
// \decode|regde|rdo2~38_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & \decode|regde|rdo2~39_combout )) ) ) ) # ( \fetch|Add0~41_sumout  & ( !\decode|regde|rdo2~38_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((\decode|regde|rdo2~39_combout ) # (\decode|BR|Equal1~0_combout ))) ) ) ) # ( !\fetch|Add0~41_sumout  & ( !\decode|regde|rdo2~38_combout  & ( (!\decode|BR|Equal1~0_combout  & (\decode|mux_ra2|y[2]~2_combout  & \decode|regde|rdo2~39_combout )) ) ) )

	.dataa(gnd),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\decode|mux_ra2|y[2]~2_combout ),
	.datad(!\decode|regde|rdo2~39_combout ),
	.datae(!\fetch|Add0~41_sumout ),
	.dataf(!\decode|regde|rdo2~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~40 .extended_lut = "off";
defparam \decode|regde|rdo2~40 .lut_mask = 64'h000C030FF0FCF3FF;
defparam \decode|regde|rdo2~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N28
dffeas \decode|regde|rdo2[12] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[12] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N6
cyclonev_lcell_comb \execute|mux_ra2E|y[12]~27 (
// Equation(s):
// \execute|mux_ra2E|y[12]~27_combout  = ( \hazard|ForwardBE[1]~0_combout  & ( (!\hazard|Equal4~0_combout  & (\execute|regem|ALUResultM [12])) # (\hazard|Equal4~0_combout  & ((\decode|regde|rdo2 [12]))) ) ) # ( !\hazard|ForwardBE[1]~0_combout  & ( 
// \decode|regde|rdo2 [12] ) )

	.dataa(gnd),
	.datab(!\hazard|Equal4~0_combout ),
	.datac(!\execute|regem|ALUResultM [12]),
	.datad(!\decode|regde|rdo2 [12]),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[12]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[12]~27 .extended_lut = "off";
defparam \execute|mux_ra2E|y[12]~27 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \execute|mux_ra2E|y[12]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N39
cyclonev_lcell_comb \execute|mux_ra2E|y[12]~28 (
// Equation(s):
// \execute|mux_ra2E|y[12]~28_combout  = ( \mux_wb|y[12]~12_combout  & ( (\hazard|ForwardBE[0]~2_combout ) # (\execute|mux_ra2E|y[12]~27_combout ) ) ) # ( !\mux_wb|y[12]~12_combout  & ( (\execute|mux_ra2E|y[12]~27_combout  & !\hazard|ForwardBE[0]~2_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\execute|mux_ra2E|y[12]~27_combout ),
	.datac(gnd),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(gnd),
	.dataf(!\mux_wb|y[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[12]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[12]~28 .extended_lut = "off";
defparam \execute|mux_ra2E|y[12]~28 .lut_mask = 64'h3300330033FF33FF;
defparam \execute|mux_ra2E|y[12]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N3
cyclonev_lcell_comb \decode|regde|rdo1~12 (
// Equation(s):
// \decode|regde|rdo1~12_combout  = ( \decode|BR|rf[1][12]~q  & ( \decode|BR|rf[2][12]~q  & ( (!\fetch|regfd|instDV [14] & (((\decode|BR|rf[0][12]~q ) # (\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])) # 
// (\decode|BR|rf[3][12]~q ))) ) ) ) # ( !\decode|BR|rf[1][12]~q  & ( \decode|BR|rf[2][12]~q  & ( (!\fetch|regfd|instDV [14] & (((\decode|BR|rf[0][12]~q ) # (\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][12]~q  & 
// (\fetch|regfd|instDV [15]))) ) ) ) # ( \decode|BR|rf[1][12]~q  & ( !\decode|BR|rf[2][12]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15] & \decode|BR|rf[0][12]~q )))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])) # 
// (\decode|BR|rf[3][12]~q ))) ) ) ) # ( !\decode|BR|rf[1][12]~q  & ( !\decode|BR|rf[2][12]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15] & \decode|BR|rf[0][12]~q )))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][12]~q  & 
// (\fetch|regfd|instDV [15]))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[3][12]~q ),
	.datac(!\fetch|regfd|instDV [15]),
	.datad(!\decode|BR|rf[0][12]~q ),
	.datae(!\decode|BR|rf[1][12]~q ),
	.dataf(!\decode|BR|rf[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~12 .extended_lut = "off";
defparam \decode|regde|rdo1~12 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \decode|regde|rdo1~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N4
dffeas \decode|regde|rdo1[12] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[12] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N54
cyclonev_lcell_comb \execute|mux_ra1E|y[12]~12 (
// Equation(s):
// \execute|mux_ra1E|y[12]~12_combout  = ( \decode|regde|rdo1 [12] & ( (!\hazard|ForwardAE [1] & ((!\hazard|ForwardAE[0]~0_combout ) # ((\mux_wb|y[12]~12_combout )))) # (\hazard|ForwardAE [1] & (((\execute|regem|ALUResultM [12])))) ) ) # ( 
// !\decode|regde|rdo1 [12] & ( (!\hazard|ForwardAE [1] & (\hazard|ForwardAE[0]~0_combout  & ((\mux_wb|y[12]~12_combout )))) # (\hazard|ForwardAE [1] & (((\execute|regem|ALUResultM [12])))) ) )

	.dataa(!\hazard|ForwardAE[0]~0_combout ),
	.datab(!\hazard|ForwardAE [1]),
	.datac(!\execute|regem|ALUResultM [12]),
	.datad(!\mux_wb|y[12]~12_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[12]~12 .extended_lut = "off";
defparam \execute|mux_ra1E|y[12]~12 .lut_mask = 64'h034703478BCF8BCF;
defparam \execute|mux_ra1E|y[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N30
cyclonev_lcell_comb \execute|alu|temp_B[10]~7 (
// Equation(s):
// \execute|alu|temp_B[10]~7_combout  = ( \decode|regde|ALUSrcE~q  & ( \decode|regde|ALUControlE [0] ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\decode|regde|ALUControlE [0] $ (((!\hazard|ForwardBE[0]~2_combout  & ((!\execute|mux_ra2E|y[10]~23_combout ))) # 
// (\hazard|ForwardBE[0]~2_combout  & (!\mux_wb|y[10]~10_combout )))) ) )

	.dataa(!\mux_wb|y[10]~10_combout ),
	.datab(!\hazard|ForwardBE[0]~2_combout ),
	.datac(!\execute|mux_ra2E|y[10]~23_combout ),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(gnd),
	.dataf(!\decode|regde|ALUSrcE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[10]~7 .extended_lut = "off";
defparam \execute|alu|temp_B[10]~7 .lut_mask = 64'h1DE21DE200FF00FF;
defparam \execute|alu|temp_B[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N30
cyclonev_lcell_comb \execute|alu|sumador|forloop[10].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[10].sumador|Cout~0_combout  = ( \execute|alu|temp_B[9]~6_combout  & ( \execute|alu|sumador|forloop[8].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[10]~10_combout  & !\execute|alu|temp_B[10]~7_combout ) ) ) ) # ( 
// !\execute|alu|temp_B[9]~6_combout  & ( \execute|alu|sumador|forloop[8].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[9]~9_combout  & ((!\execute|mux_ra1E|y[10]~10_combout ) # (!\execute|alu|temp_B[10]~7_combout ))) # (\execute|mux_ra1E|y[9]~9_combout  
// & (!\execute|mux_ra1E|y[10]~10_combout  & !\execute|alu|temp_B[10]~7_combout )) ) ) ) # ( \execute|alu|temp_B[9]~6_combout  & ( !\execute|alu|sumador|forloop[8].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[10]~10_combout  & 
// ((!\execute|alu|temp_B[10]~7_combout ) # ((!\execute|mux_ra1E|y[9]~9_combout  & !\execute|alu|sumador|forloop[8].sumador|Cout~0_combout )))) # (\execute|mux_ra1E|y[10]~10_combout  & (!\execute|mux_ra1E|y[9]~9_combout  & (!\execute|alu|temp_B[10]~7_combout 
//  & !\execute|alu|sumador|forloop[8].sumador|Cout~0_combout ))) ) ) ) # ( !\execute|alu|temp_B[9]~6_combout  & ( !\execute|alu|sumador|forloop[8].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[10]~10_combout  & ((!\execute|mux_ra1E|y[9]~9_combout ) # 
// ((!\execute|alu|temp_B[10]~7_combout ) # (!\execute|alu|sumador|forloop[8].sumador|Cout~0_combout )))) # (\execute|mux_ra1E|y[10]~10_combout  & (!\execute|alu|temp_B[10]~7_combout  & ((!\execute|mux_ra1E|y[9]~9_combout ) # 
// (!\execute|alu|sumador|forloop[8].sumador|Cout~0_combout )))) ) ) )

	.dataa(!\execute|mux_ra1E|y[9]~9_combout ),
	.datab(!\execute|mux_ra1E|y[10]~10_combout ),
	.datac(!\execute|alu|temp_B[10]~7_combout ),
	.datad(!\execute|alu|sumador|forloop[8].sumador|Cout~0_combout ),
	.datae(!\execute|alu|temp_B[9]~6_combout ),
	.dataf(!\execute|alu|sumador|forloop[8].sumador|Cout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[10].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[10].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[10].sumador|Cout~0 .lut_mask = 64'hFCE8E8C0E8E8C0C0;
defparam \execute|alu|sumador|forloop[10].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N18
cyclonev_lcell_comb \execute|alu|temp_B[11]~8 (
// Equation(s):
// \execute|alu|temp_B[11]~8_combout  = ( \decode|regde|ALUSrcE~q  & ( \decode|regde|ALUControlE [0] ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\decode|regde|ALUControlE [0] $ (((!\hazard|ForwardBE[0]~2_combout  & ((!\execute|mux_ra2E|y[11]~25_combout ))) # 
// (\hazard|ForwardBE[0]~2_combout  & (!\mux_wb|y[11]~11_combout )))) ) )

	.dataa(!\hazard|ForwardBE[0]~2_combout ),
	.datab(!\mux_wb|y[11]~11_combout ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\execute|mux_ra2E|y[11]~25_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|ALUSrcE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[11]~8 .extended_lut = "off";
defparam \execute|alu|temp_B[11]~8 .lut_mask = 64'h1EB41EB40F0F0F0F;
defparam \execute|alu|temp_B[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N9
cyclonev_lcell_comb \execute|alu|sumador|forloop[11].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[11].sumador|Cout~0_combout  = ( \execute|alu|temp_B[11]~8_combout  & ( (!\execute|alu|sumador|forloop[10].sumador|Cout~0_combout ) # (\execute|mux_ra1E|y[11]~11_combout ) ) ) # ( !\execute|alu|temp_B[11]~8_combout  & ( 
// (\execute|mux_ra1E|y[11]~11_combout  & !\execute|alu|sumador|forloop[10].sumador|Cout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra1E|y[11]~11_combout ),
	.datad(!\execute|alu|sumador|forloop[10].sumador|Cout~0_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|temp_B[11]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[11].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[11].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[11].sumador|Cout~0 .lut_mask = 64'h0F000F00FF0FFF0F;
defparam \execute|alu|sumador|forloop[11].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N0
cyclonev_lcell_comb \execute|alu|Result[12]~8 (
// Equation(s):
// \execute|alu|Result[12]~8_combout  = ( \decode|regde|ALUControlE [1] & ( \execute|alu|sumador|forloop[11].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & (\execute|mux_ra2E|y[12]~28_combout  & (!\decode|regde|ALUSrcE~q  & 
// \execute|mux_ra1E|y[12]~12_combout ))) # (\decode|regde|ALUControlE [0] & (((\execute|mux_ra2E|y[12]~28_combout  & !\decode|regde|ALUSrcE~q )) # (\execute|mux_ra1E|y[12]~12_combout ))) ) ) ) # ( !\decode|regde|ALUControlE [1] & ( 
// \execute|alu|sumador|forloop[11].sumador|Cout~0_combout  & ( !\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[12]~12_combout  $ (((!\execute|mux_ra2E|y[12]~28_combout ) # (\decode|regde|ALUSrcE~q )))) ) ) ) # ( \decode|regde|ALUControlE [1] & ( 
// !\execute|alu|sumador|forloop[11].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & (\execute|mux_ra2E|y[12]~28_combout  & (!\decode|regde|ALUSrcE~q  & \execute|mux_ra1E|y[12]~12_combout ))) # (\decode|regde|ALUControlE [0] & 
// (((\execute|mux_ra2E|y[12]~28_combout  & !\decode|regde|ALUSrcE~q )) # (\execute|mux_ra1E|y[12]~12_combout ))) ) ) ) # ( !\decode|regde|ALUControlE [1] & ( !\execute|alu|sumador|forloop[11].sumador|Cout~0_combout  & ( !\decode|regde|ALUControlE [0] $ 
// (!\execute|mux_ra1E|y[12]~12_combout  $ (((\execute|mux_ra2E|y[12]~28_combout  & !\decode|regde|ALUSrcE~q )))) ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\execute|mux_ra2E|y[12]~28_combout ),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\execute|mux_ra1E|y[12]~12_combout ),
	.datae(!\decode|regde|ALUControlE [1]),
	.dataf(!\execute|alu|sumador|forloop[11].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[12]~8 .extended_lut = "off";
defparam \execute|alu|Result[12]~8 .lut_mask = 64'h659A10759A651075;
defparam \execute|alu|Result[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N2
dffeas \execute|regem|ALUResultM[12] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[12]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[12] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [11]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [11]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [11]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [11]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N15
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a171~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a203~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171~portadataout )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a203~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a171~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a203~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a171~portadataout 
// )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [11]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [11]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [11]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [11]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a107~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a43~portadataout ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a11~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a107~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a43~portadataout ) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h05052277AFAF2277;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N39
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N40
dffeas \memory|regmw|ReadDataW[11] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[11] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \memory|regmw|ALUOutW[11]~feeder (
// Equation(s):
// \memory|regmw|ALUOutW[11]~feeder_combout  = \execute|regem|ALUResultM [11]

	.dataa(gnd),
	.datab(!\execute|regem|ALUResultM [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|regmw|ALUOutW[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|regmw|ALUOutW[11]~feeder .extended_lut = "off";
defparam \memory|regmw|ALUOutW[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \memory|regmw|ALUOutW[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N20
dffeas \memory|regmw|ALUOutW[11] (
	.clk(\clk~combout ),
	.d(\memory|regmw|ALUOutW[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[11] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N21
cyclonev_lcell_comb \mux_wb|y[11]~11 (
// Equation(s):
// \mux_wb|y[11]~11_combout  = ( \memory|regmw|ALUOutW [11] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [11] ) ) ) # ( !\memory|regmw|ALUOutW [11] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [11] ) ) ) # ( 
// \memory|regmw|ALUOutW [11] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ReadDataW [11]),
	.datad(gnd),
	.datae(!\memory|regmw|ALUOutW [11]),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[11]~11 .extended_lut = "off";
defparam \mux_wb|y[11]~11 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \mux_wb|y[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y16_N56
dffeas \decode|BR|rf[3][11] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][11] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \decode|regde|rdo1~11 (
// Equation(s):
// \decode|regde|rdo1~11_combout  = ( \decode|BR|rf[2][11]~q  & ( \decode|BR|rf[1][11]~q  & ( (!\fetch|regfd|instDV [15] & (((\decode|BR|rf[0][11]~q ) # (\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14])) # 
// (\decode|BR|rf[3][11]~q ))) ) ) ) # ( !\decode|BR|rf[2][11]~q  & ( \decode|BR|rf[1][11]~q  & ( (!\fetch|regfd|instDV [15] & (((\decode|BR|rf[0][11]~q ) # (\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[3][11]~q  & 
// (\fetch|regfd|instDV [14]))) ) ) ) # ( \decode|BR|rf[2][11]~q  & ( !\decode|BR|rf[1][11]~q  & ( (!\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14] & \decode|BR|rf[0][11]~q )))) # (\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14])) # 
// (\decode|BR|rf[3][11]~q ))) ) ) ) # ( !\decode|BR|rf[2][11]~q  & ( !\decode|BR|rf[1][11]~q  & ( (!\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14] & \decode|BR|rf[0][11]~q )))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[3][11]~q  & 
// (\fetch|regfd|instDV [14]))) ) ) )

	.dataa(!\decode|BR|rf[3][11]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\fetch|regfd|instDV [14]),
	.datad(!\decode|BR|rf[0][11]~q ),
	.datae(!\decode|BR|rf[2][11]~q ),
	.dataf(!\decode|BR|rf[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~11 .extended_lut = "off";
defparam \decode|regde|rdo1~11 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \decode|regde|rdo1~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N8
dffeas \decode|regde|rdo1[11] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[11] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N39
cyclonev_lcell_comb \execute|mux_ra1E|y[11]~11 (
// Equation(s):
// \execute|mux_ra1E|y[11]~11_combout  = ( \hazard|ForwardAE[0]~0_combout  & ( \execute|regem|ALUResultM [11] & ( (\hazard|ForwardAE [1]) # (\mux_wb|y[11]~11_combout ) ) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( \execute|regem|ALUResultM [11] & ( 
// (\hazard|ForwardAE [1]) # (\decode|regde|rdo1 [11]) ) ) ) # ( \hazard|ForwardAE[0]~0_combout  & ( !\execute|regem|ALUResultM [11] & ( (\mux_wb|y[11]~11_combout  & !\hazard|ForwardAE [1]) ) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( 
// !\execute|regem|ALUResultM [11] & ( (\decode|regde|rdo1 [11] & !\hazard|ForwardAE [1]) ) ) )

	.dataa(!\decode|regde|rdo1 [11]),
	.datab(!\mux_wb|y[11]~11_combout ),
	.datac(!\hazard|ForwardAE [1]),
	.datad(gnd),
	.datae(!\hazard|ForwardAE[0]~0_combout ),
	.dataf(!\execute|regem|ALUResultM [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[11]~11 .extended_lut = "off";
defparam \execute|mux_ra1E|y[11]~11 .lut_mask = 64'h505030305F5F3F3F;
defparam \execute|mux_ra1E|y[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N48
cyclonev_lcell_comb \execute|alu|Result[11]~7 (
// Equation(s):
// \execute|alu|Result[11]~7_combout  = ( \execute|mux_ra2E|y[11]~26_combout  & ( \execute|alu|sumador|forloop[10].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[11]~11_combout  $ (!\decode|regde|ALUSrcE~q  $ 
// (!\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[11]~11_combout  & (!\decode|regde|ALUSrcE~q  & \decode|regde|ALUControlE [0])) # (\execute|mux_ra1E|y[11]~11_combout  & ((!\decode|regde|ALUSrcE~q ) # 
// (\decode|regde|ALUControlE [0]))))) ) ) ) # ( !\execute|mux_ra2E|y[11]~26_combout  & ( \execute|alu|sumador|forloop[10].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[11]~11_combout  & (\decode|regde|ALUControlE [0] & !\decode|regde|ALUControlE [1])) # 
// (\execute|mux_ra1E|y[11]~11_combout  & (!\decode|regde|ALUControlE [0] $ (\decode|regde|ALUControlE [1]))) ) ) ) # ( \execute|mux_ra2E|y[11]~26_combout  & ( !\execute|alu|sumador|forloop[10].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[11]~11_combout 
//  & ((!\decode|regde|ALUSrcE~q  & (\decode|regde|ALUControlE [0])) # (\decode|regde|ALUSrcE~q  & (!\decode|regde|ALUControlE [0] & !\decode|regde|ALUControlE [1])))) # (\execute|mux_ra1E|y[11]~11_combout  & ((!\decode|regde|ALUSrcE~q  & 
// ((!\decode|regde|ALUControlE [0]) # (\decode|regde|ALUControlE [1]))) # (\decode|regde|ALUSrcE~q  & (\decode|regde|ALUControlE [0])))) ) ) ) # ( !\execute|mux_ra2E|y[11]~26_combout  & ( !\execute|alu|sumador|forloop[10].sumador|Cout~0_combout  & ( 
// (!\execute|mux_ra1E|y[11]~11_combout  & (!\decode|regde|ALUControlE [0] & !\decode|regde|ALUControlE [1])) # (\execute|mux_ra1E|y[11]~11_combout  & (\decode|regde|ALUControlE [0])) ) ) )

	.dataa(!\execute|mux_ra1E|y[11]~11_combout ),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\decode|regde|ALUControlE [1]),
	.datae(!\execute|mux_ra2E|y[11]~26_combout ),
	.dataf(!\execute|alu|sumador|forloop[10].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[11]~7 .extended_lut = "off";
defparam \execute|alu|Result[11]~7 .lut_mask = 64'hA505694D5A05964D;
defparam \execute|alu|Result[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N50
dffeas \execute|regem|ALUResultM[11] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[11]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[11] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [10]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [10]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [10]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [10]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N33
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a202~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a202~portadataout ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a170~portadataout )) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a170~portadataout )) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [10]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [10]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [10]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [10]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N44
dffeas \memory|regmw|ReadDataW[10] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[10] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N27
cyclonev_lcell_comb \mux_wb|y[10]~10 (
// Equation(s):
// \mux_wb|y[10]~10_combout  = ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [10] ) ) # ( !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [10] & ( \memory|regmw|ALUOutW [10] ) ) ) # ( 
// !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( !\memory|regmw|ReadDataW [10] & ( \memory|regmw|ALUOutW [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|regmw|ALUOutW [10]),
	.datae(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.dataf(!\memory|regmw|ReadDataW [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[10]~10 .extended_lut = "off";
defparam \mux_wb|y[10]~10 .lut_mask = 64'h00FF000000FFFFFF;
defparam \mux_wb|y[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N29
dffeas \decode|BR|rf[2][10] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][10] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N54
cyclonev_lcell_comb \decode|regde|rdo1~10 (
// Equation(s):
// \decode|regde|rdo1~10_combout  = ( \decode|BR|rf[0][10]~q  & ( \decode|BR|rf[3][10]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])) # (\decode|BR|rf[2][10]~q ))) # (\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15]) # 
// (\decode|BR|rf[1][10]~q )))) ) ) ) # ( !\decode|BR|rf[0][10]~q  & ( \decode|BR|rf[3][10]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][10]~q  & ((\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15]) # 
// (\decode|BR|rf[1][10]~q )))) ) ) ) # ( \decode|BR|rf[0][10]~q  & ( !\decode|BR|rf[3][10]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])) # (\decode|BR|rf[2][10]~q ))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[1][10]~q  & 
// !\fetch|regfd|instDV [15])))) ) ) ) # ( !\decode|BR|rf[0][10]~q  & ( !\decode|BR|rf[3][10]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][10]~q  & ((\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[1][10]~q  & 
// !\fetch|regfd|instDV [15])))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[2][10]~q ),
	.datac(!\decode|BR|rf[1][10]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[0][10]~q ),
	.dataf(!\decode|BR|rf[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~10 .extended_lut = "off";
defparam \decode|regde|rdo1~10 .lut_mask = 64'h0522AF220577AF77;
defparam \decode|regde|rdo1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y14_N55
dffeas \decode|regde|rdo1[10] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[10] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N45
cyclonev_lcell_comb \execute|mux_ra1E|y[10]~10 (
// Equation(s):
// \execute|mux_ra1E|y[10]~10_combout  = ( \mux_wb|y[10]~10_combout  & ( (!\hazard|ForwardAE [1] & (((\hazard|ForwardAE[0]~0_combout ) # (\decode|regde|rdo1 [10])))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [10])) ) ) # ( 
// !\mux_wb|y[10]~10_combout  & ( (!\hazard|ForwardAE [1] & (((\decode|regde|rdo1 [10] & !\hazard|ForwardAE[0]~0_combout )))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [10])) ) )

	.dataa(!\execute|regem|ALUResultM [10]),
	.datab(!\decode|regde|rdo1 [10]),
	.datac(!\hazard|ForwardAE[0]~0_combout ),
	.datad(!\hazard|ForwardAE [1]),
	.datae(gnd),
	.dataf(!\mux_wb|y[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[10]~10 .extended_lut = "off";
defparam \execute|mux_ra1E|y[10]~10 .lut_mask = 64'h305530553F553F55;
defparam \execute|mux_ra1E|y[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N15
cyclonev_lcell_comb \execute|alu|Result[10]~6 (
// Equation(s):
// \execute|alu|Result[10]~6_combout  = ( \execute|mux_ra1E|y[10]~10_combout  & ( \execute|mux_ra2E|y[10]~24_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|alu|sumador|forloop[9].sumador|Cout~0_combout  $ (!\decode|regde|ALUSrcE~q  $ 
// (\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & (((!\decode|regde|ALUSrcE~q ) # (\decode|regde|ALUControlE [0])))) ) ) ) # ( !\execute|mux_ra1E|y[10]~10_combout  & ( \execute|mux_ra2E|y[10]~24_combout  & ( (!\decode|regde|ALUControlE 
// [1] & (!\execute|alu|sumador|forloop[9].sumador|Cout~0_combout  $ (!\decode|regde|ALUSrcE~q  $ (!\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & (((!\decode|regde|ALUSrcE~q  & \decode|regde|ALUControlE [0])))) ) ) ) # ( 
// \execute|mux_ra1E|y[10]~10_combout  & ( !\execute|mux_ra2E|y[10]~24_combout  & ( !\decode|regde|ALUControlE [0] $ (((\execute|alu|sumador|forloop[9].sumador|Cout~0_combout ) # (\decode|regde|ALUControlE [1]))) ) ) ) # ( !\execute|mux_ra1E|y[10]~10_combout 
//  & ( !\execute|mux_ra2E|y[10]~24_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|alu|sumador|forloop[9].sumador|Cout~0_combout  $ (!\decode|regde|ALUControlE [0]))) ) ) )

	.dataa(!\decode|regde|ALUControlE [1]),
	.datab(!\execute|alu|sumador|forloop[9].sumador|Cout~0_combout ),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(!\execute|mux_ra1E|y[10]~10_combout ),
	.dataf(!\execute|mux_ra2E|y[10]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[10]~6 .extended_lut = "off";
defparam \execute|alu|Result[10]~6 .lut_mask = 64'h22888877827878D7;
defparam \execute|alu|Result[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N13
dffeas \execute|regem|ALUResultM[10] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[10] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [9]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [9]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [9]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [9]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N21
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a73~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a73~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [9]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [9]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [9]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [9]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 9;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a233~portadataout  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a233~portadataout  & 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h440344CF770377CF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N1
dffeas \memory|regmw|ReadDataW[9] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[9] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y13_N50
dffeas \memory|regmw|ALUOutW[9] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[9] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N51
cyclonev_lcell_comb \mux_wb|y[9]~9 (
// Equation(s):
// \mux_wb|y[9]~9_combout  = ( \memory|regmw|ALUOutW [9] & ( (!\memory|regmw|MemtoRegW~q ) # (\memory|regmw|ReadDataW [9]) ) ) # ( !\memory|regmw|ALUOutW [9] & ( (\memory|regmw|ReadDataW [9] & \memory|regmw|MemtoRegW~q ) ) )

	.dataa(!\memory|regmw|ReadDataW [9]),
	.datab(gnd),
	.datac(!\memory|regmw|MemtoRegW~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|regmw|ALUOutW [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[9]~9 .extended_lut = "off";
defparam \mux_wb|y[9]~9 .lut_mask = 64'h05050505F5F5F5F5;
defparam \mux_wb|y[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N6
cyclonev_lcell_comb \execute|mux_ra2E|y[9]~22 (
// Equation(s):
// \execute|mux_ra2E|y[9]~22_combout  = ( \execute|mux_ra2E|y[9]~21_combout  & ( (!\hazard|ForwardBE[0]~2_combout ) # (\mux_wb|y[9]~9_combout ) ) ) # ( !\execute|mux_ra2E|y[9]~21_combout  & ( (\mux_wb|y[9]~9_combout  & \hazard|ForwardBE[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\mux_wb|y[9]~9_combout ),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[9]~22 .extended_lut = "off";
defparam \execute|mux_ra2E|y[9]~22 .lut_mask = 64'h03030303F3F3F3F3;
defparam \execute|mux_ra2E|y[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N36
cyclonev_lcell_comb \execute|alu|Result[9]~5 (
// Equation(s):
// \execute|alu|Result[9]~5_combout  = ( \execute|alu|sumador|forloop[8].sumador|Cout~3_combout  & ( \execute|mux_ra1E|y[9]~9_combout  & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] $ (((!\decode|regde|ALUSrcE~q  & 
// \execute|mux_ra2E|y[9]~22_combout ))))) # (\decode|regde|ALUControlE [0] & (((!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[9]~22_combout )) # (\decode|regde|ALUControlE [1]))) ) ) ) # ( !\execute|alu|sumador|forloop[8].sumador|Cout~3_combout  & ( 
// \execute|mux_ra1E|y[9]~9_combout  & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUSrcE~q  & ((\execute|mux_ra2E|y[9]~22_combout )))) # (\decode|regde|ALUControlE [0] & (((!\execute|mux_ra2E|y[9]~22_combout ) # (\decode|regde|ALUControlE [1])) # 
// (\decode|regde|ALUSrcE~q ))) ) ) ) # ( \execute|alu|sumador|forloop[8].sumador|Cout~3_combout  & ( !\execute|mux_ra1E|y[9]~9_combout  & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUSrcE~q  & (!\decode|regde|ALUControlE [1] & 
// \execute|mux_ra2E|y[9]~22_combout ))) # (\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] $ (((!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[9]~22_combout ))))) ) ) ) # ( !\execute|alu|sumador|forloop[8].sumador|Cout~3_combout  & ( 
// !\execute|mux_ra1E|y[9]~9_combout  & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] & ((!\execute|mux_ra2E|y[9]~22_combout ) # (\decode|regde|ALUSrcE~q )))) # (\decode|regde|ALUControlE [0] & (!\decode|regde|ALUSrcE~q  & 
// ((\execute|mux_ra2E|y[9]~22_combout )))) ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(!\decode|regde|ALUControlE [1]),
	.datad(!\execute|mux_ra2E|y[9]~22_combout ),
	.datae(!\execute|alu|sumador|forloop[8].sumador|Cout~3_combout ),
	.dataf(!\execute|mux_ra1E|y[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[9]~5 .extended_lut = "off";
defparam \execute|alu|Result[9]~5 .lut_mask = 64'hA0645094559DA56D;
defparam \execute|alu|Result[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N2
dffeas \execute|regem|ALUResultM[9] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[9]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[9] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [8]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [8]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [8]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [8]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N48
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # 
// ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a72~portadataout )) 
// ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a40~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a72~portadataout )) ) ) 
// )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h353500F035350FFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [8]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [8]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [8]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [8]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 8;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a168~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a200~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a200~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a168~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a200~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a168~portadataout 
// )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N33
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N35
dffeas \memory|regmw|ReadDataW[8] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[8] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y13_N19
dffeas \memory|regmw|ALUOutW[8] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[8] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N54
cyclonev_lcell_comb \mux_wb|y[8]~8 (
// Equation(s):
// \mux_wb|y[8]~8_combout  = ( \memory|regmw|ALUOutW [8] & ( (!\memory|regmw|MemtoRegW~DUPLICATE_q ) # (\memory|regmw|ReadDataW [8]) ) ) # ( !\memory|regmw|ALUOutW [8] & ( (\memory|regmw|ReadDataW [8] & \memory|regmw|MemtoRegW~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ReadDataW [8]),
	.datad(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\memory|regmw|ALUOutW [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[8]~8 .extended_lut = "off";
defparam \mux_wb|y[8]~8 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mux_wb|y[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N48
cyclonev_lcell_comb \decode|regde|rdo1~8 (
// Equation(s):
// \decode|regde|rdo1~8_combout  = ( \decode|BR|rf[3][8]~q  & ( \decode|BR|rf[1][8]~q  & ( ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[0][8]~q )) # (\fetch|regfd|instDV [15] & ((\decode|BR|rf[2][8]~q )))) # (\fetch|regfd|instDV [14]) ) ) ) # ( 
// !\decode|BR|rf[3][8]~q  & ( \decode|BR|rf[1][8]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[0][8]~q )) # (\fetch|regfd|instDV [15] & ((\decode|BR|rf[2][8]~q ))))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV 
// [15])))) ) ) ) # ( \decode|BR|rf[3][8]~q  & ( !\decode|BR|rf[1][8]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[0][8]~q )) # (\fetch|regfd|instDV [15] & ((\decode|BR|rf[2][8]~q ))))) # (\fetch|regfd|instDV [14] & 
// (((\fetch|regfd|instDV [15])))) ) ) ) # ( !\decode|BR|rf[3][8]~q  & ( !\decode|BR|rf[1][8]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[0][8]~q )) # (\fetch|regfd|instDV [15] & ((\decode|BR|rf[2][8]~q ))))) ) ) )

	.dataa(!\decode|BR|rf[0][8]~q ),
	.datab(!\fetch|regfd|instDV [14]),
	.datac(!\decode|BR|rf[2][8]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[3][8]~q ),
	.dataf(!\decode|BR|rf[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~8 .extended_lut = "off";
defparam \decode|regde|rdo1~8 .lut_mask = 64'h440C443F770C773F;
defparam \decode|regde|rdo1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N49
dffeas \decode|regde|rdo1[8] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[8] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N21
cyclonev_lcell_comb \execute|mux_ra1E|y[8]~8 (
// Equation(s):
// \execute|mux_ra1E|y[8]~8_combout  = ( \execute|regem|ALUResultM [8] & ( \hazard|ForwardAE [1] ) ) # ( \execute|regem|ALUResultM [8] & ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [8]))) # 
// (\hazard|ForwardAE[0]~0_combout  & (\mux_wb|y[8]~8_combout )) ) ) ) # ( !\execute|regem|ALUResultM [8] & ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [8]))) # (\hazard|ForwardAE[0]~0_combout  & 
// (\mux_wb|y[8]~8_combout )) ) ) )

	.dataa(!\mux_wb|y[8]~8_combout ),
	.datab(gnd),
	.datac(!\hazard|ForwardAE[0]~0_combout ),
	.datad(!\decode|regde|rdo1 [8]),
	.datae(!\execute|regem|ALUResultM [8]),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[8]~8 .extended_lut = "off";
defparam \execute|mux_ra1E|y[8]~8 .lut_mask = 64'h05F505F50000FFFF;
defparam \execute|mux_ra1E|y[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N39
cyclonev_lcell_comb \execute|alu|sumador|forloop[6].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[6].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[5].sumador|Cout~0_combout  & ( (\execute|alu|temp_B[6]~4_combout  & \execute|mux_ra1E|y[6]~6_combout ) ) ) # ( !\execute|alu|sumador|forloop[5].sumador|Cout~0_combout 
//  & ( (\execute|mux_ra1E|y[6]~6_combout ) # (\execute|alu|temp_B[6]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|alu|temp_B[6]~4_combout ),
	.datad(!\execute|mux_ra1E|y[6]~6_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[5].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[6].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[6].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[6].sumador|Cout~0 .lut_mask = 64'h0FFF0FFF000F000F;
defparam \execute|alu|sumador|forloop[6].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N42
cyclonev_lcell_comb \execute|alu|sumador|forloop[7].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[7].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[6].sumador|Cout~0_combout  & ( (\execute|mux_ra1E|y[7]~7_combout ) # (\execute|alu|temp_B[7]~5_combout ) ) ) # ( 
// !\execute|alu|sumador|forloop[6].sumador|Cout~0_combout  & ( (\execute|alu|temp_B[7]~5_combout  & \execute|mux_ra1E|y[7]~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|alu|temp_B[7]~5_combout ),
	.datad(!\execute|mux_ra1E|y[7]~7_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[6].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[7].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[7].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[7].sumador|Cout~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \execute|alu|sumador|forloop[7].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N24
cyclonev_lcell_comb \execute|alu|Result[8]~40 (
// Equation(s):
// \execute|alu|Result[8]~40_combout  = ( !\decode|regde|ALUSrcE~q  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ (!\execute|mux_ra2E|y[8]~20_combout  $ (!\execute|mux_ra1E|y[8]~8_combout  $ 
// (!\execute|alu|sumador|forloop[7].sumador|Cout~0_combout ))))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (\execute|mux_ra2E|y[8]~20_combout  & (\execute|mux_ra1E|y[8]~8_combout ))) # (\decode|regde|ALUControlE [0] & 
// (((\execute|mux_ra1E|y[8]~8_combout )) # (\execute|mux_ra2E|y[8]~20_combout ))))) ) ) # ( \decode|regde|ALUSrcE~q  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ (!\decode|regde|exto [8] $ (!\execute|mux_ra1E|y[8]~8_combout  $ 
// (!\execute|alu|sumador|forloop[7].sumador|Cout~0_combout ))))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (\decode|regde|exto [8] & (\execute|mux_ra1E|y[8]~8_combout ))) # (\decode|regde|ALUControlE [0] & 
// (((\execute|mux_ra1E|y[8]~8_combout )) # (\decode|regde|exto [8]))))) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\decode|regde|ALUControlE [1]),
	.datac(!\decode|regde|exto [8]),
	.datad(!\execute|mux_ra1E|y[8]~8_combout ),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|alu|sumador|forloop[7].sumador|Cout~0_combout ),
	.datag(!\execute|mux_ra2E|y[8]~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[8]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[8]~40 .extended_lut = "on";
defparam \execute|alu|Result[8]~40 .lut_mask = 64'h49974997855B855B;
defparam \execute|alu|Result[8]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y13_N23
dffeas \execute|regem|ALUResultM[8] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[8]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[8] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [7]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [7]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [7]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [7]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N27
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [7]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [7]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [7]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [7]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N30
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N31
dffeas \memory|regmw|ReadDataW[7] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[7] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N55
dffeas \memory|regmw|ALUOutW[7] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[7] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N51
cyclonev_lcell_comb \mux_wb|y[7]~7 (
// Equation(s):
// \mux_wb|y[7]~7_combout  = ( \memory|regmw|ALUOutW [7] & ( (!\memory|regmw|MemtoRegW~DUPLICATE_q ) # (\memory|regmw|ReadDataW [7]) ) ) # ( !\memory|regmw|ALUOutW [7] & ( (\memory|regmw|MemtoRegW~DUPLICATE_q  & \memory|regmw|ReadDataW [7]) ) )

	.dataa(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memory|regmw|ReadDataW [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|regmw|ALUOutW [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[7]~7 .extended_lut = "off";
defparam \mux_wb|y[7]~7 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mux_wb|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N23
dffeas \decode|BR|rf[1][7] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][7] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N12
cyclonev_lcell_comb \decode|regde|rdo1~7 (
// Equation(s):
// \decode|regde|rdo1~7_combout  = ( \fetch|regfd|instDV [15] & ( \decode|BR|rf[2][7]~q  & ( (!\fetch|regfd|instDV [14]) # (\decode|BR|rf[3][7]~q ) ) ) ) # ( !\fetch|regfd|instDV [15] & ( \decode|BR|rf[2][7]~q  & ( (!\fetch|regfd|instDV [14] & 
// ((\decode|BR|rf[0][7]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[1][7]~q )) ) ) ) # ( \fetch|regfd|instDV [15] & ( !\decode|BR|rf[2][7]~q  & ( (\fetch|regfd|instDV [14] & \decode|BR|rf[3][7]~q ) ) ) ) # ( !\fetch|regfd|instDV [15] & ( 
// !\decode|BR|rf[2][7]~q  & ( (!\fetch|regfd|instDV [14] & ((\decode|BR|rf[0][7]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[1][7]~q )) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[1][7]~q ),
	.datac(!\decode|BR|rf[3][7]~q ),
	.datad(!\decode|BR|rf[0][7]~q ),
	.datae(!\fetch|regfd|instDV [15]),
	.dataf(!\decode|BR|rf[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~7 .extended_lut = "off";
defparam \decode|regde|rdo1~7 .lut_mask = 64'h11BB050511BBAFAF;
defparam \decode|regde|rdo1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N14
dffeas \decode|regde|rdo1[7] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[7] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N21
cyclonev_lcell_comb \execute|mux_ra1E|y[7]~7 (
// Equation(s):
// \execute|mux_ra1E|y[7]~7_combout  = ( \mux_wb|y[7]~7_combout  & ( (!\hazard|ForwardAE [1] & (((\hazard|ForwardAE[0]~0_combout ) # (\decode|regde|rdo1 [7])))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [7])) ) ) # ( !\mux_wb|y[7]~7_combout  & ( 
// (!\hazard|ForwardAE [1] & (((\decode|regde|rdo1 [7] & !\hazard|ForwardAE[0]~0_combout )))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [7])) ) )

	.dataa(!\execute|regem|ALUResultM [7]),
	.datab(!\decode|regde|rdo1 [7]),
	.datac(!\hazard|ForwardAE[0]~0_combout ),
	.datad(!\hazard|ForwardAE [1]),
	.datae(gnd),
	.dataf(!\mux_wb|y[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[7]~7 .extended_lut = "off";
defparam \execute|mux_ra1E|y[7]~7 .lut_mask = 64'h305530553F553F55;
defparam \execute|mux_ra1E|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N54
cyclonev_lcell_comb \execute|alu|Result[7]~4 (
// Equation(s):
// \execute|alu|Result[7]~4_combout  = ( \execute|alu|sumador|forloop[6].sumador|Cout~0_combout  & ( \execute|mux_ra2E|y[7]~17_combout  & ( (!\execute|mux_ra1E|y[7]~7_combout  & ((!\decode|regde|ALUSrcE~q  & ((\decode|regde|ALUControlE [0]))) # 
// (\decode|regde|ALUSrcE~q  & (!\decode|regde|ALUControlE [1] & !\decode|regde|ALUControlE [0])))) # (\execute|mux_ra1E|y[7]~7_combout  & ((!\decode|regde|ALUSrcE~q  & ((!\decode|regde|ALUControlE [0]) # (\decode|regde|ALUControlE [1]))) # 
// (\decode|regde|ALUSrcE~q  & ((\decode|regde|ALUControlE [0]))))) ) ) ) # ( !\execute|alu|sumador|forloop[6].sumador|Cout~0_combout  & ( \execute|mux_ra2E|y[7]~17_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[7]~7_combout  $ 
// (!\decode|regde|ALUSrcE~q  $ (!\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[7]~7_combout  & (!\decode|regde|ALUSrcE~q  & \decode|regde|ALUControlE [0])) # (\execute|mux_ra1E|y[7]~7_combout  & 
// ((!\decode|regde|ALUSrcE~q ) # (\decode|regde|ALUControlE [0]))))) ) ) ) # ( \execute|alu|sumador|forloop[6].sumador|Cout~0_combout  & ( !\execute|mux_ra2E|y[7]~17_combout  & ( (!\execute|mux_ra1E|y[7]~7_combout  & (!\decode|regde|ALUControlE [1] & 
// !\decode|regde|ALUControlE [0])) # (\execute|mux_ra1E|y[7]~7_combout  & ((\decode|regde|ALUControlE [0]))) ) ) ) # ( !\execute|alu|sumador|forloop[6].sumador|Cout~0_combout  & ( !\execute|mux_ra2E|y[7]~17_combout  & ( (!\execute|mux_ra1E|y[7]~7_combout  & 
// (!\decode|regde|ALUControlE [1] & \decode|regde|ALUControlE [0])) # (\execute|mux_ra1E|y[7]~7_combout  & (!\decode|regde|ALUControlE [1] $ (\decode|regde|ALUControlE [0]))) ) ) )

	.dataa(!\execute|mux_ra1E|y[7]~7_combout ),
	.datab(!\decode|regde|ALUControlE [1]),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(!\execute|alu|sumador|forloop[6].sumador|Cout~0_combout ),
	.dataf(!\execute|mux_ra2E|y[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[7]~4 .extended_lut = "off";
defparam \execute|alu|Result[7]~4 .lut_mask = 64'h44998855947958B5;
defparam \execute|alu|Result[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N50
dffeas \execute|regem|ALUResultM[7] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[7] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [6]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [6]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [6]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [6]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N27
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) ) ) 
// ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~portadataout  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [6]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [6]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [6]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [6]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~portadataout ))))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~portadataout ))))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N43
dffeas \memory|regmw|ReadDataW[6] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[6] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N27
cyclonev_lcell_comb \mux_wb|y[6]~6 (
// Equation(s):
// \mux_wb|y[6]~6_combout  = ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [6] ) ) # ( !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ALUOutW [6]),
	.datad(!\memory|regmw|ReadDataW [6]),
	.datae(gnd),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[6]~6 .extended_lut = "off";
defparam \mux_wb|y[6]~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mux_wb|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N11
dffeas \decode|BR|rf[6][6] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][6] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N25
dffeas \decode|BR|rf[4][6] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][6] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N29
dffeas \decode|BR|rf[5][6] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][6] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y16_N17
dffeas \decode|BR|rf[7][6] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][6] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N21
cyclonev_lcell_comb \decode|regde|rdo2~21 (
// Equation(s):
// \decode|regde|rdo2~21_combout  = ( \decode|BR|rf[5][6]~q  & ( \decode|BR|rf[7][6]~q  & ( ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][6]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[6][6]~q ))) # (\decode|mux_ra2|y[0]~0_combout ) ) 
// ) ) # ( !\decode|BR|rf[5][6]~q  & ( \decode|BR|rf[7][6]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][6]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[6][6]~q )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( \decode|BR|rf[5][6]~q  & ( !\decode|BR|rf[7][6]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][6]~q ))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[6][6]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[5][6]~q  & ( !\decode|BR|rf[7][6]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][6]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[6][6]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[6][6]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[4][6]~q ),
	.datae(!\decode|BR|rf[5][6]~q ),
	.dataf(!\decode|BR|rf[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~21 .extended_lut = "off";
defparam \decode|regde|rdo2~21 .lut_mask = 64'h02A252F207A757F7;
defparam \decode|regde|rdo2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N36
cyclonev_lcell_comb \decode|regde|rdo2~20 (
// Equation(s):
// \decode|regde|rdo2~20_combout  = ( \decode|BR|rf[3][6]~q  & ( \decode|BR|rf[2][6]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][6]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][6]~q )))) # (\decode|mux_ra2|y[1]~1_combout ) ) 
// ) ) # ( !\decode|BR|rf[3][6]~q  & ( \decode|BR|rf[2][6]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[0][6]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[1][6]~q  & 
// !\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( \decode|BR|rf[3][6]~q  & ( !\decode|BR|rf[2][6]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][6]~q  & ((!\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[1][6]~q )))) ) ) ) # ( !\decode|BR|rf[3][6]~q  & ( !\decode|BR|rf[2][6]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][6]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][6]~q ))))) ) ) )

	.dataa(!\decode|BR|rf[0][6]~q ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[1][6]~q ),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|BR|rf[3][6]~q ),
	.dataf(!\decode|BR|rf[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~20 .extended_lut = "off";
defparam \decode|regde|rdo2~20 .lut_mask = 64'h4700473347CC47FF;
defparam \decode|regde|rdo2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N3
cyclonev_lcell_comb \decode|regde|rdo2~22 (
// Equation(s):
// \decode|regde|rdo2~22_combout  = ( \decode|regde|rdo2~20_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~21_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~17_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~20_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~21_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~17_sumout )))) ) )

	.dataa(!\fetch|Add0~17_sumout ),
	.datab(!\decode|mux_ra2|y[2]~2_combout ),
	.datac(!\decode|BR|Equal1~0_combout ),
	.datad(!\decode|regde|rdo2~21_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~22 .extended_lut = "off";
defparam \decode|regde|rdo2~22 .lut_mask = 64'h01310131CDFDCDFD;
defparam \decode|regde|rdo2~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N4
dffeas \decode|regde|rdo2[6] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[6] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N42
cyclonev_lcell_comb \execute|mux_ra2E|y[6]~14 (
// Equation(s):
// \execute|mux_ra2E|y[6]~14_combout  = ( \hazard|ForwardBE[1]~0_combout  & ( (!\hazard|Equal4~0_combout  & (\execute|regem|ALUResultM [6])) # (\hazard|Equal4~0_combout  & ((\decode|regde|rdo2 [6]))) ) ) # ( !\hazard|ForwardBE[1]~0_combout  & ( 
// \decode|regde|rdo2 [6] ) )

	.dataa(gnd),
	.datab(!\execute|regem|ALUResultM [6]),
	.datac(!\decode|regde|rdo2 [6]),
	.datad(!\hazard|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[6]~14 .extended_lut = "off";
defparam \execute|mux_ra2E|y[6]~14 .lut_mask = 64'h0F0F0F0F330F330F;
defparam \execute|mux_ra2E|y[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N0
cyclonev_lcell_comb \execute|mux_ra2E|y[6]~15 (
// Equation(s):
// \execute|mux_ra2E|y[6]~15_combout  = ( \hazard|ForwardBE[0]~2_combout  & ( \mux_wb|y[6]~6_combout  ) ) # ( !\hazard|ForwardBE[0]~2_combout  & ( \execute|mux_ra2E|y[6]~14_combout  ) )

	.dataa(gnd),
	.datab(!\execute|mux_ra2E|y[6]~14_combout ),
	.datac(!\mux_wb|y[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[6]~15 .extended_lut = "off";
defparam \execute|mux_ra2E|y[6]~15 .lut_mask = 64'h333333330F0F0F0F;
defparam \execute|mux_ra2E|y[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N12
cyclonev_lcell_comb \execute|alu|Result[6]~3 (
// Equation(s):
// \execute|alu|Result[6]~3_combout  = ( \decode|regde|ALUControlE [1] & ( \execute|alu|sumador|forloop[5].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & (\execute|mux_ra2E|y[6]~15_combout  & (!\decode|regde|ALUSrcE~q  & 
// \execute|mux_ra1E|y[6]~6_combout ))) # (\decode|regde|ALUControlE [0] & (((\execute|mux_ra2E|y[6]~15_combout  & !\decode|regde|ALUSrcE~q )) # (\execute|mux_ra1E|y[6]~6_combout ))) ) ) ) # ( !\decode|regde|ALUControlE [1] & ( 
// \execute|alu|sumador|forloop[5].sumador|Cout~0_combout  & ( !\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[6]~6_combout  $ (((\execute|mux_ra2E|y[6]~15_combout  & !\decode|regde|ALUSrcE~q )))) ) ) ) # ( \decode|regde|ALUControlE [1] & ( 
// !\execute|alu|sumador|forloop[5].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & (\execute|mux_ra2E|y[6]~15_combout  & (!\decode|regde|ALUSrcE~q  & \execute|mux_ra1E|y[6]~6_combout ))) # (\decode|regde|ALUControlE [0] & 
// (((\execute|mux_ra2E|y[6]~15_combout  & !\decode|regde|ALUSrcE~q )) # (\execute|mux_ra1E|y[6]~6_combout ))) ) ) ) # ( !\decode|regde|ALUControlE [1] & ( !\execute|alu|sumador|forloop[5].sumador|Cout~0_combout  & ( !\decode|regde|ALUControlE [0] $ 
// (!\execute|mux_ra1E|y[6]~6_combout  $ (((!\execute|mux_ra2E|y[6]~15_combout ) # (\decode|regde|ALUSrcE~q )))) ) ) )

	.dataa(!\execute|mux_ra2E|y[6]~15_combout ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\execute|mux_ra1E|y[6]~6_combout ),
	.datae(!\decode|regde|ALUControlE [1]),
	.dataf(!\execute|alu|sumador|forloop[5].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[6]~3 .extended_lut = "off";
defparam \execute|alu|Result[6]~3 .lut_mask = 64'h9C631073639C1073;
defparam \execute|alu|Result[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N8
dffeas \execute|regem|ALUResultM[6] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[6]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[6] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [5]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [5]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [5]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [5]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N24
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h440C443F770C773F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [5]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [5]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [5]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [5]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N27
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N15
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N16
dffeas \memory|regmw|ReadDataW[5] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[5] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N39
cyclonev_lcell_comb \memory|regmw|ALUOutW[5]~feeder (
// Equation(s):
// \memory|regmw|ALUOutW[5]~feeder_combout  = ( \execute|regem|ALUResultM [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|regmw|ALUOutW[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|regmw|ALUOutW[5]~feeder .extended_lut = "off";
defparam \memory|regmw|ALUOutW[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|regmw|ALUOutW[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N41
dffeas \memory|regmw|ALUOutW[5] (
	.clk(\clk~combout ),
	.d(\memory|regmw|ALUOutW[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[5] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N6
cyclonev_lcell_comb \mux_wb|y[5]~5 (
// Equation(s):
// \mux_wb|y[5]~5_combout  = ( \memory|regmw|ReadDataW [5] & ( \memory|regmw|ALUOutW [5] ) ) # ( !\memory|regmw|ReadDataW [5] & ( \memory|regmw|ALUOutW [5] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  ) ) ) # ( \memory|regmw|ReadDataW [5] & ( 
// !\memory|regmw|ALUOutW [5] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memory|regmw|ReadDataW [5]),
	.dataf(!\memory|regmw|ALUOutW [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[5]~5 .extended_lut = "off";
defparam \mux_wb|y[5]~5 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mux_wb|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N48
cyclonev_lcell_comb \decode|BR|rf[0][5]~feeder (
// Equation(s):
// \decode|BR|rf[0][5]~feeder_combout  = \mux_wb|y[5]~5_combout 

	.dataa(!\mux_wb|y[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][5]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N50
dffeas \decode|BR|rf[0][5] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][5] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N30
cyclonev_lcell_comb \decode|regde|rdo2~17 (
// Equation(s):
// \decode|regde|rdo2~17_combout  = ( \decode|BR|rf[3][5]~q  & ( \decode|BR|rf[2][5]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][5]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][5]~q )))) # (\decode|mux_ra2|y[1]~1_combout ) ) 
// ) ) # ( !\decode|BR|rf[3][5]~q  & ( \decode|BR|rf[2][5]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][5]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][5]~q ))))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout )) ) ) ) # ( \decode|BR|rf[3][5]~q  & ( !\decode|BR|rf[2][5]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][5]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][5]~q ))))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|mux_ra2|y[0]~0_combout )) ) ) ) # ( !\decode|BR|rf[3][5]~q  & ( !\decode|BR|rf[2][5]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][5]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][5]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[0][5]~q ),
	.datad(!\decode|BR|rf[1][5]~q ),
	.datae(!\decode|BR|rf[3][5]~q ),
	.dataf(!\decode|BR|rf[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~17 .extended_lut = "off";
defparam \decode|regde|rdo2~17 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \decode|regde|rdo2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N15
cyclonev_lcell_comb \decode|BR|rf[4][5]~feeder (
// Equation(s):
// \decode|BR|rf[4][5]~feeder_combout  = \mux_wb|y[5]~5_combout 

	.dataa(!\mux_wb|y[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][5]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N16
dffeas \decode|BR|rf[4][5] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][5] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N45
cyclonev_lcell_comb \decode|BR|rf[7][5]~feeder (
// Equation(s):
// \decode|BR|rf[7][5]~feeder_combout  = \mux_wb|y[5]~5_combout 

	.dataa(!\mux_wb|y[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][5]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N46
dffeas \decode|BR|rf[7][5] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][5] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y17_N11
dffeas \decode|BR|rf[6][5] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][5] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y17_N45
cyclonev_lcell_comb \decode|BR|rf[5][5]~feeder (
// Equation(s):
// \decode|BR|rf[5][5]~feeder_combout  = \mux_wb|y[5]~5_combout 

	.dataa(!\mux_wb|y[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][5]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y17_N47
dffeas \decode|BR|rf[5][5] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][5] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y17_N9
cyclonev_lcell_comb \decode|regde|rdo2~18 (
// Equation(s):
// \decode|regde|rdo2~18_combout  = ( \decode|BR|rf[6][5]~q  & ( \decode|BR|rf[5][5]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[4][5]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[7][5]~q )))) ) ) ) # ( !\decode|BR|rf[6][5]~q  & ( \decode|BR|rf[5][5]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][5]~q  & (!\decode|mux_ra2|y[1]~1_combout ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[7][5]~q )))) ) ) ) # ( \decode|BR|rf[6][5]~q  & ( !\decode|BR|rf[5][5]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # 
// (\decode|BR|rf[4][5]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[7][5]~q )))) ) ) ) # ( !\decode|BR|rf[6][5]~q  & ( !\decode|BR|rf[5][5]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][5]~q  & 
// (!\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[7][5]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[4][5]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[7][5]~q ),
	.datae(!\decode|BR|rf[6][5]~q ),
	.dataf(!\decode|BR|rf[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~18 .extended_lut = "off";
defparam \decode|regde|rdo2~18 .lut_mask = 64'h20252A2F70757A7F;
defparam \decode|regde|rdo2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N30
cyclonev_lcell_comb \decode|regde|rdo2~19 (
// Equation(s):
// \decode|regde|rdo2~19_combout  = ( \decode|regde|rdo2~18_combout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~17_combout )))) # (\decode|mux_ra2|y[2]~2_combout  & (((!\decode|BR|Equal1~0_combout )) # (\fetch|Add0~13_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~18_combout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~17_combout )))) # (\decode|mux_ra2|y[2]~2_combout  & (\fetch|Add0~13_sumout  & (\decode|BR|Equal1~0_combout ))) ) )

	.dataa(!\fetch|Add0~13_sumout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\decode|mux_ra2|y[2]~2_combout ),
	.datad(!\decode|regde|rdo2~17_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~19 .extended_lut = "off";
defparam \decode|regde|rdo2~19 .lut_mask = 64'h01F101F10DFD0DFD;
defparam \decode|regde|rdo2~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N32
dffeas \decode|regde|rdo2[5] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[5] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N0
cyclonev_lcell_comb \execute|mux_ra2E|y[5]~12 (
// Equation(s):
// \execute|mux_ra2E|y[5]~12_combout  = ( \hazard|Equal4~0_combout  & ( \hazard|ForwardBE[1]~0_combout  & ( \decode|regde|rdo2 [5] ) ) ) # ( !\hazard|Equal4~0_combout  & ( \hazard|ForwardBE[1]~0_combout  & ( \execute|regem|ALUResultM [5] ) ) ) # ( 
// \hazard|Equal4~0_combout  & ( !\hazard|ForwardBE[1]~0_combout  & ( \decode|regde|rdo2 [5] ) ) ) # ( !\hazard|Equal4~0_combout  & ( !\hazard|ForwardBE[1]~0_combout  & ( \decode|regde|rdo2 [5] ) ) )

	.dataa(gnd),
	.datab(!\decode|regde|rdo2 [5]),
	.datac(!\execute|regem|ALUResultM [5]),
	.datad(gnd),
	.datae(!\hazard|Equal4~0_combout ),
	.dataf(!\hazard|ForwardBE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[5]~12 .extended_lut = "off";
defparam \execute|mux_ra2E|y[5]~12 .lut_mask = 64'h333333330F0F3333;
defparam \execute|mux_ra2E|y[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N45
cyclonev_lcell_comb \execute|mux_ra2E|y[5]~13 (
// Equation(s):
// \execute|mux_ra2E|y[5]~13_combout  = (!\hazard|ForwardBE[0]~2_combout  & (\execute|mux_ra2E|y[5]~12_combout )) # (\hazard|ForwardBE[0]~2_combout  & ((\mux_wb|y[5]~5_combout )))

	.dataa(!\execute|mux_ra2E|y[5]~12_combout ),
	.datab(!\hazard|ForwardBE[0]~2_combout ),
	.datac(!\mux_wb|y[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[5]~13 .extended_lut = "off";
defparam \execute|mux_ra2E|y[5]~13 .lut_mask = 64'h4747474747474747;
defparam \execute|mux_ra2E|y[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N39
cyclonev_lcell_comb \execute|alu|sumador|forloop[3].sumador|Cout~3 (
// Equation(s):
// \execute|alu|sumador|forloop[3].sumador|Cout~3_combout  = ( !\execute|alu|sumador|forloop[3].sumador|Cout~0_combout  & ( !\execute|alu|sumador|forloop[3].sumador|Cout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|alu|sumador|forloop[3].sumador|Cout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[3].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[3].sumador|Cout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[3].sumador|Cout~3 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[3].sumador|Cout~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \execute|alu|sumador|forloop[3].sumador|Cout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N24
cyclonev_lcell_comb \execute|alu|sumador|forloop[4].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[4].sumador|Cout~0_combout  = ( \execute|mux_ra1E|y[4]~4_combout  & ( (!\execute|alu|sumador|forloop[3].sumador|Cout~3_combout ) # (\execute|alu|temp_B[4]~2_combout ) ) ) # ( !\execute|mux_ra1E|y[4]~4_combout  & ( 
// (\execute|alu|temp_B[4]~2_combout  & !\execute|alu|sumador|forloop[3].sumador|Cout~3_combout ) ) )

	.dataa(!\execute|alu|temp_B[4]~2_combout ),
	.datab(!\execute|alu|sumador|forloop[3].sumador|Cout~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra1E|y[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[4].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[4].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[4].sumador|Cout~0 .lut_mask = 64'h44444444DDDDDDDD;
defparam \execute|alu|sumador|forloop[4].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N6
cyclonev_lcell_comb \execute|alu|Result[5]~2 (
// Equation(s):
// \execute|alu|Result[5]~2_combout  = ( \decode|regde|ALUControlE [1] & ( \execute|alu|sumador|forloop[4].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[5]~5_combout  & (\execute|mux_ra2E|y[5]~13_combout  & (\decode|regde|ALUControlE [0] & 
// !\decode|regde|ALUSrcE~q ))) # (\execute|mux_ra1E|y[5]~5_combout  & (((\execute|mux_ra2E|y[5]~13_combout  & !\decode|regde|ALUSrcE~q )) # (\decode|regde|ALUControlE [0]))) ) ) ) # ( !\decode|regde|ALUControlE [1] & ( 
// \execute|alu|sumador|forloop[4].sumador|Cout~0_combout  & ( !\execute|mux_ra1E|y[5]~5_combout  $ (!\decode|regde|ALUControlE [0] $ (((!\execute|mux_ra2E|y[5]~13_combout ) # (\decode|regde|ALUSrcE~q )))) ) ) ) # ( \decode|regde|ALUControlE [1] & ( 
// !\execute|alu|sumador|forloop[4].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[5]~5_combout  & (\execute|mux_ra2E|y[5]~13_combout  & (\decode|regde|ALUControlE [0] & !\decode|regde|ALUSrcE~q ))) # (\execute|mux_ra1E|y[5]~5_combout  & 
// (((\execute|mux_ra2E|y[5]~13_combout  & !\decode|regde|ALUSrcE~q )) # (\decode|regde|ALUControlE [0]))) ) ) ) # ( !\decode|regde|ALUControlE [1] & ( !\execute|alu|sumador|forloop[4].sumador|Cout~0_combout  & ( !\execute|mux_ra1E|y[5]~5_combout  $ 
// (!\decode|regde|ALUControlE [0] $ (((\execute|mux_ra2E|y[5]~13_combout  & !\decode|regde|ALUSrcE~q )))) ) ) )

	.dataa(!\execute|mux_ra2E|y[5]~13_combout ),
	.datab(!\execute|mux_ra1E|y[5]~5_combout ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(!\decode|regde|ALUControlE [1]),
	.dataf(!\execute|alu|sumador|forloop[4].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[5]~2 .extended_lut = "off";
defparam \execute|alu|Result[5]~2 .lut_mask = 64'h693C170396C31703;
defparam \execute|alu|Result[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N8
dffeas \execute|regem|ALUResultM[5] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[5] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [4]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [4]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [4]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [4]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N33
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~portadataout  & 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~portadataout 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [4]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [4]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [4]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [4]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~portadataout )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~portadataout ))))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~portadataout ))))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N7
dffeas \memory|regmw|ReadDataW[4] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[4] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N23
dffeas \memory|regmw|ALUOutW[4] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[4] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N9
cyclonev_lcell_comb \mux_wb|y[4]~4 (
// Equation(s):
// \mux_wb|y[4]~4_combout  = ( \memory|regmw|MemtoRegW~q  & ( \memory|regmw|ReadDataW [4] ) ) # ( !\memory|regmw|MemtoRegW~q  & ( \memory|regmw|ALUOutW [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ReadDataW [4]),
	.datad(!\memory|regmw|ALUOutW [4]),
	.datae(gnd),
	.dataf(!\memory|regmw|MemtoRegW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[4]~4 .extended_lut = "off";
defparam \mux_wb|y[4]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mux_wb|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N6
cyclonev_lcell_comb \decode|regde|rdo1~4 (
// Equation(s):
// \decode|regde|rdo1~4_combout  = ( \decode|BR|rf[3][4]~q  & ( \decode|BR|rf[0][4]~q  & ( (!\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14])) # (\decode|BR|rf[1][4]~q ))) # (\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14]) # 
// (\decode|BR|rf[2][4]~q )))) ) ) ) # ( !\decode|BR|rf[3][4]~q  & ( \decode|BR|rf[0][4]~q  & ( (!\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14])) # (\decode|BR|rf[1][4]~q ))) # (\fetch|regfd|instDV [15] & (((\decode|BR|rf[2][4]~q  & 
// !\fetch|regfd|instDV [14])))) ) ) ) # ( \decode|BR|rf[3][4]~q  & ( !\decode|BR|rf[0][4]~q  & ( (!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][4]~q  & ((\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14]) # 
// (\decode|BR|rf[2][4]~q )))) ) ) ) # ( !\decode|BR|rf[3][4]~q  & ( !\decode|BR|rf[0][4]~q  & ( (!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][4]~q  & ((\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & (((\decode|BR|rf[2][4]~q  & 
// !\fetch|regfd|instDV [14])))) ) ) )

	.dataa(!\decode|BR|rf[1][4]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[2][4]~q ),
	.datad(!\fetch|regfd|instDV [14]),
	.datae(!\decode|BR|rf[3][4]~q ),
	.dataf(!\decode|BR|rf[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~4 .extended_lut = "off";
defparam \decode|regde|rdo1~4 .lut_mask = 64'h03440377CF44CF77;
defparam \decode|regde|rdo1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N4
dffeas \decode|regde|rdo1[4] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|rdo1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[4] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N33
cyclonev_lcell_comb \execute|mux_ra1E|y[4]~4 (
// Equation(s):
// \execute|mux_ra1E|y[4]~4_combout  = ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [4] ) ) # ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [4]))) # (\hazard|ForwardAE[0]~0_combout  & (\mux_wb|y[4]~4_combout 
// )) ) )

	.dataa(!\mux_wb|y[4]~4_combout ),
	.datab(!\decode|regde|rdo1 [4]),
	.datac(!\hazard|ForwardAE[0]~0_combout ),
	.datad(!\execute|regem|ALUResultM [4]),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[4]~4 .extended_lut = "off";
defparam \execute|mux_ra1E|y[4]~4 .lut_mask = 64'h3535353500FF00FF;
defparam \execute|mux_ra1E|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N0
cyclonev_lcell_comb \execute|alu|Result[4]~1 (
// Equation(s):
// \execute|alu|Result[4]~1_combout  = ( \decode|regde|ALUControlE [1] & ( \decode|regde|ALUControlE [0] & ( ((!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[4]~11_combout )) # (\execute|mux_ra1E|y[4]~4_combout ) ) ) ) # ( !\decode|regde|ALUControlE [1] & ( 
// \decode|regde|ALUControlE [0] & ( !\execute|mux_ra1E|y[4]~4_combout  $ (!\execute|alu|sumador|forloop[3].sumador|Cout~3_combout  $ (((!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[4]~11_combout )))) ) ) ) # ( \decode|regde|ALUControlE [1] & ( 
// !\decode|regde|ALUControlE [0] & ( (\execute|mux_ra1E|y[4]~4_combout  & (!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[4]~11_combout )) ) ) ) # ( !\decode|regde|ALUControlE [1] & ( !\decode|regde|ALUControlE [0] & ( !\execute|mux_ra1E|y[4]~4_combout  $ 
// (!\execute|alu|sumador|forloop[3].sumador|Cout~3_combout  $ (((!\execute|mux_ra2E|y[4]~11_combout ) # (\decode|regde|ALUSrcE~q )))) ) ) )

	.dataa(!\execute|mux_ra1E|y[4]~4_combout ),
	.datab(!\execute|alu|sumador|forloop[3].sumador|Cout~3_combout ),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\execute|mux_ra2E|y[4]~11_combout ),
	.datae(!\decode|regde|ALUControlE [1]),
	.dataf(!\decode|regde|ALUControlE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[4]~1 .extended_lut = "off";
defparam \execute|alu|Result[4]~1 .lut_mask = 64'h99690050669655F5;
defparam \execute|alu|Result[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N2
dffeas \execute|regem|ALUResultM[4] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[4] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [3]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [3]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [3]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [3]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N51
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~portadataout  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~portadataout 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h0035F0350F35FF35;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [3]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [3]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [3]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [3]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~portadataout 
// )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N3
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N5
dffeas \memory|regmw|ReadDataW[3] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[3] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N10
dffeas \memory|regmw|ALUOutW[3] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[3] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N6
cyclonev_lcell_comb \mux_wb|y[3]~3 (
// Equation(s):
// \mux_wb|y[3]~3_combout  = ( \memory|regmw|ReadDataW [3] & ( \memory|regmw|ALUOutW [3] ) ) # ( !\memory|regmw|ReadDataW [3] & ( \memory|regmw|ALUOutW [3] & ( !\memory|regmw|MemtoRegW~q  ) ) ) # ( \memory|regmw|ReadDataW [3] & ( !\memory|regmw|ALUOutW [3] & 
// ( \memory|regmw|MemtoRegW~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|regmw|MemtoRegW~q ),
	.datae(!\memory|regmw|ReadDataW [3]),
	.dataf(!\memory|regmw|ALUOutW [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[3]~3 .extended_lut = "off";
defparam \mux_wb|y[3]~3 .lut_mask = 64'h000000FFFF00FFFF;
defparam \mux_wb|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N53
dffeas \decode|BR|rf[2][3] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][3] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N48
cyclonev_lcell_comb \decode|regde|rdo1~3 (
// Equation(s):
// \decode|regde|rdo1~3_combout  = ( \decode|BR|rf[0][3]~q  & ( \decode|BR|rf[1][3]~q  & ( (!\fetch|regfd|instDV [15]) # ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][3]~q )) # (\fetch|regfd|instDV [14] & ((\decode|BR|rf[3][3]~q )))) ) ) ) # ( 
// !\decode|BR|rf[0][3]~q  & ( \decode|BR|rf[1][3]~q  & ( (!\fetch|regfd|instDV [14] & (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][3]~q ))) # (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15]) # ((\decode|BR|rf[3][3]~q )))) ) ) ) # ( 
// \decode|BR|rf[0][3]~q  & ( !\decode|BR|rf[1][3]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15]) # ((\decode|BR|rf[2][3]~q )))) # (\fetch|regfd|instDV [14] & (\fetch|regfd|instDV [15] & ((\decode|BR|rf[3][3]~q )))) ) ) ) # ( 
// !\decode|BR|rf[0][3]~q  & ( !\decode|BR|rf[1][3]~q  & ( (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][3]~q )) # (\fetch|regfd|instDV [14] & ((\decode|BR|rf[3][3]~q ))))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[2][3]~q ),
	.datad(!\decode|BR|rf[3][3]~q ),
	.datae(!\decode|BR|rf[0][3]~q ),
	.dataf(!\decode|BR|rf[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~3 .extended_lut = "off";
defparam \decode|regde|rdo1~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \decode|regde|rdo1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y14_N49
dffeas \decode|regde|rdo1[3] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[3] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N18
cyclonev_lcell_comb \execute|mux_ra1E|y[3]~3 (
// Equation(s):
// \execute|mux_ra1E|y[3]~3_combout  = ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [3] ) ) # ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [3])) # (\hazard|ForwardAE[0]~0_combout  & ((\mux_wb|y[3]~3_combout 
// ))) ) )

	.dataa(!\execute|regem|ALUResultM [3]),
	.datab(!\decode|regde|rdo1 [3]),
	.datac(!\mux_wb|y[3]~3_combout ),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[3]~3 .extended_lut = "off";
defparam \execute|mux_ra1E|y[3]~3 .lut_mask = 64'h330F330F55555555;
defparam \execute|mux_ra1E|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N21
cyclonev_lcell_comb \execute|alu|sumador|forloop[1].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[1].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[0].sumador|Cout~0_combout  & ( (\execute|mux_ra1E|y[1]~1_combout ) # (\execute|alu|temp_B[1]~0_combout ) ) ) # ( 
// !\execute|alu|sumador|forloop[0].sumador|Cout~0_combout  & ( (\execute|alu|temp_B[1]~0_combout  & \execute|mux_ra1E|y[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|alu|temp_B[1]~0_combout ),
	.datad(!\execute|mux_ra1E|y[1]~1_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[0].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[1].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[1].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[1].sumador|Cout~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \execute|alu|sumador|forloop[1].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N33
cyclonev_lcell_comb \execute|alu|sumador|forloop[2].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[2].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[1].sumador|Cout~0_combout  & ( (\execute|alu|temp_B[2]~1_combout ) # (\execute|mux_ra1E|y[2]~2_combout ) ) ) # ( 
// !\execute|alu|sumador|forloop[1].sumador|Cout~0_combout  & ( (\execute|mux_ra1E|y[2]~2_combout  & \execute|alu|temp_B[2]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra1E|y[2]~2_combout ),
	.datad(!\execute|alu|temp_B[2]~1_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[1].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[2].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[2].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[2].sumador|Cout~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \execute|alu|sumador|forloop[2].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N18
cyclonev_lcell_comb \execute|alu|Result[3]~44 (
// Equation(s):
// \execute|alu|Result[3]~44_combout  = ( !\decode|regde|ALUSrcE~q  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ (!\execute|mux_ra2E|y[3]~9_combout  $ (!\execute|mux_ra1E|y[3]~3_combout  $ 
// (!\execute|alu|sumador|forloop[2].sumador|Cout~0_combout ))))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (\execute|mux_ra2E|y[3]~9_combout  & (\execute|mux_ra1E|y[3]~3_combout ))) # (\decode|regde|ALUControlE [0] & 
// (((\execute|mux_ra1E|y[3]~3_combout )) # (\execute|mux_ra2E|y[3]~9_combout ))))) ) ) # ( \decode|regde|ALUSrcE~q  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ (!\decode|regde|exto [3] $ (!\execute|mux_ra1E|y[3]~3_combout  $ 
// (!\execute|alu|sumador|forloop[2].sumador|Cout~0_combout ))))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (\decode|regde|exto [3] & (\execute|mux_ra1E|y[3]~3_combout ))) # (\decode|regde|ALUControlE [0] & 
// (((\execute|mux_ra1E|y[3]~3_combout )) # (\decode|regde|exto [3]))))) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\decode|regde|ALUControlE [1]),
	.datac(!\decode|regde|exto [3]),
	.datad(!\execute|mux_ra1E|y[3]~3_combout ),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|alu|sumador|forloop[2].sumador|Cout~0_combout ),
	.datag(!\execute|mux_ra2E|y[3]~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[3]~44 .extended_lut = "on";
defparam \execute|alu|Result[3]~44 .lut_mask = 64'h49974997855B855B;
defparam \execute|alu|Result[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N56
dffeas \execute|regem|ALUResultM[3] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[3] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [2]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [2]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [2]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [2]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y19_N6
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~portadataout  & 
// ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~portadataout 
//  & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h330F5500330F55FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [2]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [2]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [2]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [2]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y19_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~portadataout 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~portadataout 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N57
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N58
dffeas \memory|regmw|ReadDataW[2] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[2] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N36
cyclonev_lcell_comb \memory|regmw|ALUOutW[2]~feeder (
// Equation(s):
// \memory|regmw|ALUOutW[2]~feeder_combout  = ( \execute|regem|ALUResultM [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|regmw|ALUOutW[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|regmw|ALUOutW[2]~feeder .extended_lut = "off";
defparam \memory|regmw|ALUOutW[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|regmw|ALUOutW[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N37
dffeas \memory|regmw|ALUOutW[2] (
	.clk(\clk~combout ),
	.d(\memory|regmw|ALUOutW[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[2] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N0
cyclonev_lcell_comb \mux_wb|y[2]~2 (
// Equation(s):
// \mux_wb|y[2]~2_combout  = ( \memory|regmw|ALUOutW [2] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [2] ) ) ) # ( !\memory|regmw|ALUOutW [2] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [2] ) ) ) # ( 
// \memory|regmw|ALUOutW [2] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|regmw|ReadDataW [2]),
	.datae(!\memory|regmw|ALUOutW [2]),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[2]~2 .extended_lut = "off";
defparam \mux_wb|y[2]~2 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \mux_wb|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N9
cyclonev_lcell_comb \decode|BR|rf[0][2]~feeder (
// Equation(s):
// \decode|BR|rf[0][2]~feeder_combout  = ( \mux_wb|y[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][2]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N11
dffeas \decode|BR|rf[0][2] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][2] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N39
cyclonev_lcell_comb \decode|regde|rdo1~2 (
// Equation(s):
// \decode|regde|rdo1~2_combout  = ( \decode|BR|rf[2][2]~q  & ( \decode|BR|rf[1][2]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])) # (\decode|BR|rf[0][2]~q ))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # 
// (\decode|BR|rf[3][2]~q )))) ) ) ) # ( !\decode|BR|rf[2][2]~q  & ( \decode|BR|rf[1][2]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][2]~q  & ((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # 
// (\decode|BR|rf[3][2]~q )))) ) ) ) # ( \decode|BR|rf[2][2]~q  & ( !\decode|BR|rf[1][2]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])) # (\decode|BR|rf[0][2]~q ))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[3][2]~q  & 
// \fetch|regfd|instDV [15])))) ) ) ) # ( !\decode|BR|rf[2][2]~q  & ( !\decode|BR|rf[1][2]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][2]~q  & ((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[3][2]~q  & 
// \fetch|regfd|instDV [15])))) ) ) )

	.dataa(!\decode|BR|rf[0][2]~q ),
	.datab(!\decode|BR|rf[3][2]~q ),
	.datac(!\fetch|regfd|instDV [14]),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[2][2]~q ),
	.dataf(!\decode|BR|rf[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~2 .extended_lut = "off";
defparam \decode|regde|rdo1~2 .lut_mask = 64'h500350F35F035FF3;
defparam \decode|regde|rdo1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N41
dffeas \decode|regde|rdo1[2] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[2] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y14_N27
cyclonev_lcell_comb \execute|mux_ra1E|y[2]~2 (
// Equation(s):
// \execute|mux_ra1E|y[2]~2_combout  = ( \hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & ((\mux_wb|y[2]~2_combout ))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [2])) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE 
// [1] & (\decode|regde|rdo1 [2])) # (\hazard|ForwardAE [1] & ((\execute|regem|ALUResultM [2]))) ) )

	.dataa(!\decode|regde|rdo1 [2]),
	.datab(!\execute|regem|ALUResultM [2]),
	.datac(!\hazard|ForwardAE [1]),
	.datad(!\mux_wb|y[2]~2_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[2]~2 .extended_lut = "off";
defparam \execute|mux_ra1E|y[2]~2 .lut_mask = 64'h5353535303F303F3;
defparam \execute|mux_ra1E|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y15_N48
cyclonev_lcell_comb \execute|alu|Result[2]~48 (
// Equation(s):
// \execute|alu|Result[2]~48_combout  = ( !\decode|regde|ALUSrcE~q  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[2]~2_combout  $ (!\execute|mux_ra2E|y[2]~6_combout  $ (!\execute|alu|sumador|forloop[1].sumador|Cout~0_combout  $ 
// (!\decode|regde|ALUControlE [0]))))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[2]~2_combout  & (\execute|mux_ra2E|y[2]~6_combout  & ((\decode|regde|ALUControlE [0])))) # (\execute|mux_ra1E|y[2]~2_combout  & (((\decode|regde|ALUControlE 
// [0])) # (\execute|mux_ra2E|y[2]~6_combout ))))) ) ) # ( \decode|regde|ALUSrcE~q  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[2]~2_combout  $ (!\decode|regde|exto [2] $ (!\execute|alu|sumador|forloop[1].sumador|Cout~0_combout  $ 
// (!\decode|regde|ALUControlE [0]))))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[2]~2_combout  & (\decode|regde|exto [2] & ((\decode|regde|ALUControlE [0])))) # (\execute|mux_ra1E|y[2]~2_combout  & (((\decode|regde|ALUControlE [0])) # 
// (\decode|regde|exto [2]))))) ) )

	.dataa(!\decode|regde|ALUControlE [1]),
	.datab(!\execute|mux_ra1E|y[2]~2_combout ),
	.datac(!\decode|regde|exto [2]),
	.datad(!\execute|alu|sumador|forloop[1].sumador|Cout~0_combout ),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\decode|regde|ALUControlE [0]),
	.datag(!\execute|mux_ra2E|y[2]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[2]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[2]~48 .extended_lut = "on";
defparam \execute|alu|Result[2]~48 .lut_mask = 64'h29832983973D973D;
defparam \execute|alu|Result[2]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y15_N50
dffeas \execute|regem|ALUResultM[2] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[2]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[2] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [1]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [1]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [1]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [1]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N27
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~portadataout 
// )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [1]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [1]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [1]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [1]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~portadataout ) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h447703034477CFCF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N57
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N59
dffeas \memory|regmw|ReadDataW[1] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[1] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y15_N16
dffeas \memory|regmw|ALUOutW[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[1] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N30
cyclonev_lcell_comb \mux_wb|y[1]~1 (
// Equation(s):
// \mux_wb|y[1]~1_combout  = ( \memory|regmw|ReadDataW [1] & ( \memory|regmw|ALUOutW [1] ) ) # ( !\memory|regmw|ReadDataW [1] & ( \memory|regmw|ALUOutW [1] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  ) ) ) # ( \memory|regmw|ReadDataW [1] & ( 
// !\memory|regmw|ALUOutW [1] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datae(!\memory|regmw|ReadDataW [1]),
	.dataf(!\memory|regmw|ALUOutW [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[1]~1 .extended_lut = "off";
defparam \mux_wb|y[1]~1 .lut_mask = 64'h000000FFFF00FFFF;
defparam \mux_wb|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N17
dffeas \decode|BR|rf[0][1] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][1] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N42
cyclonev_lcell_comb \decode|regde|rdo1~1 (
// Equation(s):
// \decode|regde|rdo1~1_combout  = ( \decode|BR|rf[2][1]~q  & ( \decode|BR|rf[3][1]~q  & ( ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][1]~q )) # (\fetch|regfd|instDV [14] & ((\decode|BR|rf[1][1]~q )))) # (\fetch|regfd|instDV [15]) ) ) ) # ( 
// !\decode|BR|rf[2][1]~q  & ( \decode|BR|rf[3][1]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][1]~q  & ((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15]) # (\decode|BR|rf[1][1]~q )))) ) ) ) # ( 
// \decode|BR|rf[2][1]~q  & ( !\decode|BR|rf[3][1]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])) # (\decode|BR|rf[0][1]~q ))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[1][1]~q  & !\fetch|regfd|instDV [15])))) ) ) ) # ( 
// !\decode|BR|rf[2][1]~q  & ( !\decode|BR|rf[3][1]~q  & ( (!\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][1]~q )) # (\fetch|regfd|instDV [14] & ((\decode|BR|rf[1][1]~q ))))) ) ) )

	.dataa(!\decode|BR|rf[0][1]~q ),
	.datab(!\fetch|regfd|instDV [14]),
	.datac(!\decode|BR|rf[1][1]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[2][1]~q ),
	.dataf(!\decode|BR|rf[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~1 .extended_lut = "off";
defparam \decode|regde|rdo1~1 .lut_mask = 64'h470047CC473347FF;
defparam \decode|regde|rdo1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N44
dffeas \decode|regde|rdo1[1] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[1] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N14
dffeas \execute|regem|ALUResultM[1] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[1]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[1] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N33
cyclonev_lcell_comb \execute|mux_ra1E|y[1]~1 (
// Equation(s):
// \execute|mux_ra1E|y[1]~1_combout  = ( \mux_wb|y[1]~1_combout  & ( \hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1]) # (\execute|regem|ALUResultM [1]) ) ) ) # ( !\mux_wb|y[1]~1_combout  & ( \hazard|ForwardAE[0]~0_combout  & ( (\hazard|ForwardAE 
// [1] & \execute|regem|ALUResultM [1]) ) ) ) # ( \mux_wb|y[1]~1_combout  & ( !\hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & (\decode|regde|rdo1 [1])) # (\hazard|ForwardAE [1] & ((\execute|regem|ALUResultM [1]))) ) ) ) # ( 
// !\mux_wb|y[1]~1_combout  & ( !\hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & (\decode|regde|rdo1 [1])) # (\hazard|ForwardAE [1] & ((\execute|regem|ALUResultM [1]))) ) ) )

	.dataa(gnd),
	.datab(!\decode|regde|rdo1 [1]),
	.datac(!\hazard|ForwardAE [1]),
	.datad(!\execute|regem|ALUResultM [1]),
	.datae(!\mux_wb|y[1]~1_combout ),
	.dataf(!\hazard|ForwardAE[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[1]~1 .extended_lut = "off";
defparam \execute|mux_ra1E|y[1]~1 .lut_mask = 64'h303F303F000FF0FF;
defparam \execute|mux_ra1E|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N27
cyclonev_lcell_comb \execute|alu|Result[1]~52 (
// Equation(s):
// \execute|alu|Result[1]~52_combout  = ( !\decode|regde|ALUSrcE~q  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[1]~1_combout  $ (!\execute|mux_ra2E|y[1]~4_combout  $ (!\decode|regde|ALUControlE [0] $ 
// (!\execute|alu|sumador|forloop[0].sumador|Cout~0_combout ))))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[1]~1_combout  & (\execute|mux_ra2E|y[1]~4_combout  & (\decode|regde|ALUControlE [0]))) # (\execute|mux_ra1E|y[1]~1_combout  & 
// (((\decode|regde|ALUControlE [0])) # (\execute|mux_ra2E|y[1]~4_combout ))))) ) ) # ( \decode|regde|ALUSrcE~q  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[1]~1_combout  $ (!\decode|regde|exto [1] $ (!\decode|regde|ALUControlE [0] $ 
// (!\execute|alu|sumador|forloop[0].sumador|Cout~0_combout ))))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[1]~1_combout  & (\decode|regde|exto [1] & (\decode|regde|ALUControlE [0]))) # (\execute|mux_ra1E|y[1]~1_combout  & 
// (((\decode|regde|ALUControlE [0])) # (\decode|regde|exto [1]))))) ) )

	.dataa(!\execute|mux_ra1E|y[1]~1_combout ),
	.datab(!\decode|regde|ALUControlE [1]),
	.datac(!\decode|regde|exto [1]),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|alu|sumador|forloop[0].sumador|Cout~0_combout ),
	.datag(!\execute|mux_ra2E|y[1]~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[1]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[1]~52 .extended_lut = "on";
defparam \execute|alu|Result[1]~52 .lut_mask = 64'h49974997855B855B;
defparam \execute|alu|Result[1]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y14_N13
dffeas \execute|regem|ALUResultM[1]~DUPLICATE (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|alu|Result[1]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[1]~DUPLICATE .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [14]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [14]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [14]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [14]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a238~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a174~portadataout )) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a206~portadataout 
//  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a238~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a174~portadataout )) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [14]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [14]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [14]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [14]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N51
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) 
// ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N57
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N58
dffeas \memory|regmw|ReadDataW[14] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w14_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[14] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N3
cyclonev_lcell_comb \mux_wb|y[14]~14 (
// Equation(s):
// \mux_wb|y[14]~14_combout  = ( \memory|regmw|MemtoRegW~q  & ( \memory|regmw|ReadDataW [14] ) ) # ( !\memory|regmw|MemtoRegW~q  & ( \memory|regmw|ALUOutW [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ReadDataW [14]),
	.datad(!\memory|regmw|ALUOutW [14]),
	.datae(gnd),
	.dataf(!\memory|regmw|MemtoRegW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[14]~14 .extended_lut = "off";
defparam \mux_wb|y[14]~14 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mux_wb|y[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N47
dffeas \decode|BR|rf[2][14] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][14] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N54
cyclonev_lcell_comb \decode|regde|rdo1~14 (
// Equation(s):
// \decode|regde|rdo1~14_combout  = ( \decode|BR|rf[0][14]~q  & ( \decode|BR|rf[3][14]~q  & ( (!\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14]) # ((\decode|BR|rf[1][14]~q )))) # (\fetch|regfd|instDV [15] & (((\decode|BR|rf[2][14]~q )) # 
// (\fetch|regfd|instDV [14]))) ) ) ) # ( !\decode|BR|rf[0][14]~q  & ( \decode|BR|rf[3][14]~q  & ( (!\fetch|regfd|instDV [15] & (\fetch|regfd|instDV [14] & ((\decode|BR|rf[1][14]~q )))) # (\fetch|regfd|instDV [15] & (((\decode|BR|rf[2][14]~q )) # 
// (\fetch|regfd|instDV [14]))) ) ) ) # ( \decode|BR|rf[0][14]~q  & ( !\decode|BR|rf[3][14]~q  & ( (!\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14]) # ((\decode|BR|rf[1][14]~q )))) # (\fetch|regfd|instDV [15] & (!\fetch|regfd|instDV [14] & 
// (\decode|BR|rf[2][14]~q ))) ) ) ) # ( !\decode|BR|rf[0][14]~q  & ( !\decode|BR|rf[3][14]~q  & ( (!\fetch|regfd|instDV [15] & (\fetch|regfd|instDV [14] & ((\decode|BR|rf[1][14]~q )))) # (\fetch|regfd|instDV [15] & (!\fetch|regfd|instDV [14] & 
// (\decode|BR|rf[2][14]~q ))) ) ) )

	.dataa(!\fetch|regfd|instDV [15]),
	.datab(!\fetch|regfd|instDV [14]),
	.datac(!\decode|BR|rf[2][14]~q ),
	.datad(!\decode|BR|rf[1][14]~q ),
	.datae(!\decode|BR|rf[0][14]~q ),
	.dataf(!\decode|BR|rf[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~14 .extended_lut = "off";
defparam \decode|regde|rdo1~14 .lut_mask = 64'h04268CAE15379DBF;
defparam \decode|regde|rdo1~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N56
dffeas \decode|regde|rdo1[14] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[14] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N0
cyclonev_lcell_comb \execute|mux_ra1E|y[14]~14 (
// Equation(s):
// \execute|mux_ra1E|y[14]~14_combout  = ( \mux_wb|y[14]~14_combout  & ( (!\hazard|ForwardAE [1] & (((\decode|regde|rdo1 [14])) # (\hazard|ForwardAE[0]~0_combout ))) # (\hazard|ForwardAE [1] & (((\execute|regem|ALUResultM [14])))) ) ) # ( 
// !\mux_wb|y[14]~14_combout  & ( (!\hazard|ForwardAE [1] & (!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [14]))) # (\hazard|ForwardAE [1] & (((\execute|regem|ALUResultM [14])))) ) )

	.dataa(!\hazard|ForwardAE[0]~0_combout ),
	.datab(!\hazard|ForwardAE [1]),
	.datac(!\decode|regde|rdo1 [14]),
	.datad(!\execute|regem|ALUResultM [14]),
	.datae(gnd),
	.dataf(!\mux_wb|y[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[14]~14 .extended_lut = "off";
defparam \execute|mux_ra1E|y[14]~14 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \execute|mux_ra1E|y[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y17_N49
dffeas \decode|BR|rf[3][13] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][13] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N26
dffeas \decode|BR|rf[2][13] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][13] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N42
cyclonev_lcell_comb \decode|BR|rf[0][13]~feeder (
// Equation(s):
// \decode|BR|rf[0][13]~feeder_combout  = ( \mux_wb|y[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][13]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y18_N44
dffeas \decode|BR|rf[0][13] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][13] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N14
dffeas \decode|BR|rf[1][13] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][13] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N21
cyclonev_lcell_comb \decode|regde|rdo1~13 (
// Equation(s):
// \decode|regde|rdo1~13_combout  = ( \decode|BR|rf[0][13]~q  & ( \decode|BR|rf[1][13]~q  & ( (!\fetch|regfd|instDV [15]) # ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][13]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][13]~q ))) ) ) ) # ( 
// !\decode|BR|rf[0][13]~q  & ( \decode|BR|rf[1][13]~q  & ( (!\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][13]~q ))) # (\fetch|regfd|instDV [14] & 
// (\decode|BR|rf[3][13]~q )))) ) ) ) # ( \decode|BR|rf[0][13]~q  & ( !\decode|BR|rf[1][13]~q  & ( (!\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][13]~q ))) # 
// (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][13]~q )))) ) ) ) # ( !\decode|BR|rf[0][13]~q  & ( !\decode|BR|rf[1][13]~q  & ( (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][13]~q ))) # (\fetch|regfd|instDV [14] & 
// (\decode|BR|rf[3][13]~q )))) ) ) )

	.dataa(!\decode|BR|rf[3][13]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[2][13]~q ),
	.datad(!\fetch|regfd|instDV [14]),
	.datae(!\decode|BR|rf[0][13]~q ),
	.dataf(!\decode|BR|rf[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~13 .extended_lut = "off";
defparam \decode|regde|rdo1~13 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \decode|regde|rdo1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N22
dffeas \decode|regde|rdo1[13] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[13] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N27
cyclonev_lcell_comb \execute|mux_ra1E|y[13]~13 (
// Equation(s):
// \execute|mux_ra1E|y[13]~13_combout  = ( \mux_wb|y[13]~13_combout  & ( \execute|regem|ALUResultM [13] & ( ((\hazard|ForwardAE [1]) # (\decode|regde|rdo1 [13])) # (\hazard|ForwardAE[0]~0_combout ) ) ) ) # ( !\mux_wb|y[13]~13_combout  & ( 
// \execute|regem|ALUResultM [13] & ( ((!\hazard|ForwardAE[0]~0_combout  & \decode|regde|rdo1 [13])) # (\hazard|ForwardAE [1]) ) ) ) # ( \mux_wb|y[13]~13_combout  & ( !\execute|regem|ALUResultM [13] & ( (!\hazard|ForwardAE [1] & ((\decode|regde|rdo1 [13]) # 
// (\hazard|ForwardAE[0]~0_combout ))) ) ) ) # ( !\mux_wb|y[13]~13_combout  & ( !\execute|regem|ALUResultM [13] & ( (!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [13] & !\hazard|ForwardAE [1])) ) ) )

	.dataa(!\hazard|ForwardAE[0]~0_combout ),
	.datab(!\decode|regde|rdo1 [13]),
	.datac(gnd),
	.datad(!\hazard|ForwardAE [1]),
	.datae(!\mux_wb|y[13]~13_combout ),
	.dataf(!\execute|regem|ALUResultM [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[13]~13 .extended_lut = "off";
defparam \execute|mux_ra1E|y[13]~13 .lut_mask = 64'h2200770022FF77FF;
defparam \execute|mux_ra1E|y[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N12
cyclonev_lcell_comb \execute|alu|sumador|forloop[13].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[13].sumador|Cout~0_combout  = ( \execute|mux_ra2E|y[13]~30_combout  & ( (\execute|mux_ra1E|y[13]~13_combout  & (!\decode|regde|ALUControlE [0] $ (\decode|regde|ALUSrcE~q ))) ) ) # ( !\execute|mux_ra2E|y[13]~30_combout  & ( 
// (\decode|regde|ALUControlE [0] & \execute|mux_ra1E|y[13]~13_combout ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(gnd),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\execute|mux_ra1E|y[13]~13_combout ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[13]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[13].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[13].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[13].sumador|Cout~0 .lut_mask = 64'h0055005500A500A5;
defparam \execute|alu|sumador|forloop[13].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N36
cyclonev_lcell_comb \execute|alu|temp_B[12]~9 (
// Equation(s):
// \execute|alu|temp_B[12]~9_combout  = ( \decode|regde|ALUSrcE~q  & ( \decode|regde|ALUControlE [0] ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\decode|regde|ALUControlE [0] $ (((!\hazard|ForwardBE[0]~2_combout  & (!\execute|mux_ra2E|y[12]~27_combout )) # 
// (\hazard|ForwardBE[0]~2_combout  & ((!\mux_wb|y[12]~12_combout ))))) ) )

	.dataa(!\hazard|ForwardBE[0]~2_combout ),
	.datab(!\execute|mux_ra2E|y[12]~27_combout ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\mux_wb|y[12]~12_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|ALUSrcE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[12]~9 .extended_lut = "off";
defparam \execute|alu|temp_B[12]~9 .lut_mask = 64'h2D782D780F0F0F0F;
defparam \execute|alu|temp_B[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N12
cyclonev_lcell_comb \decode|BR|rf[7][13]~feeder (
// Equation(s):
// \decode|BR|rf[7][13]~feeder_combout  = ( \mux_wb|y[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][13]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N13
dffeas \decode|BR|rf[7][13] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][13] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N51
cyclonev_lcell_comb \decode|BR|rf[4][13]~feeder (
// Equation(s):
// \decode|BR|rf[4][13]~feeder_combout  = ( \mux_wb|y[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][13]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N52
dffeas \decode|BR|rf[4][13] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][13] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N38
dffeas \decode|BR|rf[6][13] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][13] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N33
cyclonev_lcell_comb \decode|BR|rf[5][13]~feeder (
// Equation(s):
// \decode|BR|rf[5][13]~feeder_combout  = ( \mux_wb|y[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][13]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N35
dffeas \decode|BR|rf[5][13] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][13] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N36
cyclonev_lcell_comb \decode|regde|rdo2~42 (
// Equation(s):
// \decode|regde|rdo2~42_combout  = ( \decode|BR|rf[6][13]~q  & ( \decode|BR|rf[5][13]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][13]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[7][13]~q )))) ) ) ) # ( !\decode|BR|rf[6][13]~q  & ( \decode|BR|rf[5][13]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][13]~q )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[7][13]~q )))) ) ) ) # ( \decode|BR|rf[6][13]~q  & ( !\decode|BR|rf[5][13]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][13]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[7][13]~q ))) ) ) ) # ( !\decode|BR|rf[6][13]~q  & ( !\decode|BR|rf[5][13]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][13]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[7][13]~q ))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[7][13]~q ),
	.datad(!\decode|BR|rf[4][13]~q ),
	.datae(!\decode|BR|rf[6][13]~q ),
	.dataf(!\decode|BR|rf[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~42 .extended_lut = "off";
defparam \decode|regde|rdo2~42 .lut_mask = 64'h018923AB45CD67EF;
defparam \decode|regde|rdo2~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N48
cyclonev_lcell_comb \decode|regde|rdo2~41 (
// Equation(s):
// \decode|regde|rdo2~41_combout  = ( \decode|BR|rf[3][13]~q  & ( \decode|BR|rf[2][13]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][13]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][13]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][13]~q  & ( \decode|BR|rf[2][13]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][13]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][13]~q )))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[3][13]~q  & ( !\decode|BR|rf[2][13]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][13]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][13]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[3][13]~q  & ( !\decode|BR|rf[2][13]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][13]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][13]~q )))) ) ) )

	.dataa(!\decode|BR|rf[1][13]~q ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[0][13]~q ),
	.datae(!\decode|BR|rf[3][13]~q ),
	.dataf(!\decode|BR|rf[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~41 .extended_lut = "off";
defparam \decode|regde|rdo2~41 .lut_mask = 64'h04C407C734F437F7;
defparam \decode|regde|rdo2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N9
cyclonev_lcell_comb \decode|regde|rdo2~43 (
// Equation(s):
// \decode|regde|rdo2~43_combout  = ( \decode|regde|rdo2~42_combout  & ( \decode|regde|rdo2~41_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~45_sumout )) ) ) ) # ( !\decode|regde|rdo2~42_combout  & ( 
// \decode|regde|rdo2~41_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((\decode|BR|Equal1~0_combout  & \fetch|Add0~45_sumout )) ) ) ) # ( \decode|regde|rdo2~42_combout  & ( !\decode|regde|rdo2~41_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~45_sumout ))) ) ) ) # ( !\decode|regde|rdo2~42_combout  & ( !\decode|regde|rdo2~41_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & (\decode|BR|Equal1~0_combout  & \fetch|Add0~45_sumout )) ) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\fetch|Add0~45_sumout ),
	.datad(gnd),
	.datae(!\decode|regde|rdo2~42_combout ),
	.dataf(!\decode|regde|rdo2~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~43 .extended_lut = "off";
defparam \decode|regde|rdo2~43 .lut_mask = 64'h01014545ABABEFEF;
defparam \decode|regde|rdo2~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N10
dffeas \decode|regde|rdo2[13] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[13] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N15
cyclonev_lcell_comb \execute|mux_ra2E|y[13]~29 (
// Equation(s):
// \execute|mux_ra2E|y[13]~29_combout  = ( \execute|regem|ALUResultM [13] & ( ((!\hazard|Equal4~0_combout  & \hazard|ForwardBE[1]~0_combout )) # (\decode|regde|rdo2 [13]) ) ) # ( !\execute|regem|ALUResultM [13] & ( (\decode|regde|rdo2 [13] & 
// ((!\hazard|ForwardBE[1]~0_combout ) # (\hazard|Equal4~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hazard|Equal4~0_combout ),
	.datac(!\hazard|ForwardBE[1]~0_combout ),
	.datad(!\decode|regde|rdo2 [13]),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[13]~29 .extended_lut = "off";
defparam \execute|mux_ra2E|y[13]~29 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \execute|mux_ra2E|y[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N42
cyclonev_lcell_comb \execute|alu|sumador|forloop[13].sumador|Cout~1 (
// Equation(s):
// \execute|alu|sumador|forloop[13].sumador|Cout~1_combout  = ( \mux_wb|y[13]~13_combout  & ( !\execute|mux_ra1E|y[13]~13_combout  & ( !\decode|regde|ALUControlE [0] $ (((!\decode|regde|ALUSrcE~q  & ((\hazard|ForwardBE[0]~2_combout ) # 
// (\execute|mux_ra2E|y[13]~29_combout ))))) ) ) ) # ( !\mux_wb|y[13]~13_combout  & ( !\execute|mux_ra1E|y[13]~13_combout  & ( !\decode|regde|ALUControlE [0] $ (((\execute|mux_ra2E|y[13]~29_combout  & (!\hazard|ForwardBE[0]~2_combout  & 
// !\decode|regde|ALUSrcE~q )))) ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\execute|mux_ra2E|y[13]~29_combout ),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(!\mux_wb|y[13]~13_combout ),
	.dataf(!\execute|mux_ra1E|y[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[13].sumador|Cout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[13].sumador|Cout~1 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[13].sumador|Cout~1 .lut_mask = 64'h9AAA95AA00000000;
defparam \execute|alu|sumador|forloop[13].sumador|Cout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N24
cyclonev_lcell_comb \execute|alu|sumador|forloop[13].sumador|Cout~2 (
// Equation(s):
// \execute|alu|sumador|forloop[13].sumador|Cout~2_combout  = ( !\execute|alu|sumador|forloop[13].sumador|Cout~1_combout  & ( \execute|alu|sumador|forloop[10].sumador|Cout~0_combout  & ( (!\execute|alu|temp_B[12]~9_combout  & 
// (\execute|mux_ra1E|y[11]~11_combout  & (\execute|mux_ra1E|y[12]~12_combout  & \execute|alu|temp_B[11]~8_combout ))) # (\execute|alu|temp_B[12]~9_combout  & (((\execute|mux_ra1E|y[11]~11_combout  & \execute|alu|temp_B[11]~8_combout )) # 
// (\execute|mux_ra1E|y[12]~12_combout ))) ) ) ) # ( !\execute|alu|sumador|forloop[13].sumador|Cout~1_combout  & ( !\execute|alu|sumador|forloop[10].sumador|Cout~0_combout  & ( (!\execute|alu|temp_B[12]~9_combout  & (\execute|mux_ra1E|y[12]~12_combout  & 
// ((\execute|alu|temp_B[11]~8_combout ) # (\execute|mux_ra1E|y[11]~11_combout )))) # (\execute|alu|temp_B[12]~9_combout  & (((\execute|alu|temp_B[11]~8_combout ) # (\execute|mux_ra1E|y[12]~12_combout )) # (\execute|mux_ra1E|y[11]~11_combout ))) ) ) )

	.dataa(!\execute|alu|temp_B[12]~9_combout ),
	.datab(!\execute|mux_ra1E|y[11]~11_combout ),
	.datac(!\execute|mux_ra1E|y[12]~12_combout ),
	.datad(!\execute|alu|temp_B[11]~8_combout ),
	.datae(!\execute|alu|sumador|forloop[13].sumador|Cout~1_combout ),
	.dataf(!\execute|alu|sumador|forloop[10].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[13].sumador|Cout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[13].sumador|Cout~2 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[13].sumador|Cout~2 .lut_mask = 64'h175F000005170000;
defparam \execute|alu|sumador|forloop[13].sumador|Cout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N33
cyclonev_lcell_comb \execute|alu|sumador|forloop[13].sumador|Cout~3 (
// Equation(s):
// \execute|alu|sumador|forloop[13].sumador|Cout~3_combout  = ( !\execute|alu|sumador|forloop[13].sumador|Cout~2_combout  & ( !\execute|alu|sumador|forloop[13].sumador|Cout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\execute|alu|sumador|forloop[13].sumador|Cout~0_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[13].sumador|Cout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[13].sumador|Cout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[13].sumador|Cout~3 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[13].sumador|Cout~3 .lut_mask = 64'hFF00FF0000000000;
defparam \execute|alu|sumador|forloop[13].sumador|Cout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N33
cyclonev_lcell_comb \execute|alu|Result[14]~10 (
// Equation(s):
// \execute|alu|Result[14]~10_combout  = ( \execute|alu|sumador|forloop[13].sumador|Cout~3_combout  & ( \execute|mux_ra2E|y[14]~31_combout  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUSrcE~q  $ (!\execute|mux_ra1E|y[14]~14_combout  $ 
// (!\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUSrcE~q  & ((\decode|regde|ALUControlE [0]) # (\execute|mux_ra1E|y[14]~14_combout ))) # (\decode|regde|ALUSrcE~q  & (\execute|mux_ra1E|y[14]~14_combout  & 
// \decode|regde|ALUControlE [0])))) ) ) ) # ( !\execute|alu|sumador|forloop[13].sumador|Cout~3_combout  & ( \execute|mux_ra2E|y[14]~31_combout  & ( (!\decode|regde|ALUSrcE~q  & ((!\execute|mux_ra1E|y[14]~14_combout  & ((\decode|regde|ALUControlE [0]))) # 
// (\execute|mux_ra1E|y[14]~14_combout  & ((!\decode|regde|ALUControlE [0]) # (\decode|regde|ALUControlE [1]))))) # (\decode|regde|ALUSrcE~q  & ((!\execute|mux_ra1E|y[14]~14_combout  & (!\decode|regde|ALUControlE [1] & !\decode|regde|ALUControlE [0])) # 
// (\execute|mux_ra1E|y[14]~14_combout  & ((\decode|regde|ALUControlE [0]))))) ) ) ) # ( \execute|alu|sumador|forloop[13].sumador|Cout~3_combout  & ( !\execute|mux_ra2E|y[14]~31_combout  & ( (!\execute|mux_ra1E|y[14]~14_combout  & (!\decode|regde|ALUControlE 
// [1] & \decode|regde|ALUControlE [0])) # (\execute|mux_ra1E|y[14]~14_combout  & (!\decode|regde|ALUControlE [1] $ (\decode|regde|ALUControlE [0]))) ) ) ) # ( !\execute|alu|sumador|forloop[13].sumador|Cout~3_combout  & ( !\execute|mux_ra2E|y[14]~31_combout  
// & ( (!\execute|mux_ra1E|y[14]~14_combout  & (!\decode|regde|ALUControlE [1] & !\decode|regde|ALUControlE [0])) # (\execute|mux_ra1E|y[14]~14_combout  & ((\decode|regde|ALUControlE [0]))) ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\execute|mux_ra1E|y[14]~14_combout ),
	.datac(!\decode|regde|ALUControlE [1]),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(!\execute|alu|sumador|forloop[13].sumador|Cout~3_combout ),
	.dataf(!\execute|mux_ra2E|y[14]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[14]~10 .extended_lut = "off";
defparam \execute|alu|Result[14]~10 .lut_mask = 64'hC03330C3629B926B;
defparam \execute|alu|Result[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N35
dffeas \execute|regem|ALUResultM[14] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[14] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N3
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w[3] (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3] = ( !\execute|regem|ALUResultM [14] & ( (\execute|regem|ALUResultM [13] & (\execute|regem|MemWriteM~q  & \execute|regem|ALUResultM [15])) ) )

	.dataa(!\execute|regem|ALUResultM [13]),
	.datab(!\execute|regem|MemWriteM~q ),
	.datac(!\execute|regem|ALUResultM [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w[3] .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w[3] .lut_mask = 64'h0101010100000000;
defparam \memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y17_N44
dffeas \execute|regem|WriteDataM[13] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[13] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [13]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [13]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [13]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [13]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N9
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a205~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a173~portadataout ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a205~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a173~portadataout  & 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0505303FF5F5303F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [13]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [13]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [13]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [13]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) 
// ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a13~portadataout )) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N27
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N28
dffeas \memory|regmw|ReadDataW[13] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w13_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[13] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N24
cyclonev_lcell_comb \mux_wb|y[13]~13 (
// Equation(s):
// \mux_wb|y[13]~13_combout  = ( \memory|regmw|MemtoRegW~q  & ( \memory|regmw|ReadDataW [13] ) ) # ( !\memory|regmw|MemtoRegW~q  & ( \memory|regmw|ALUOutW [13] ) )

	.dataa(gnd),
	.datab(!\memory|regmw|ReadDataW [13]),
	.datac(!\memory|regmw|ALUOutW [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|regmw|MemtoRegW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[13]~13 .extended_lut = "off";
defparam \mux_wb|y[13]~13 .lut_mask = 64'h0F0F0F0F33333333;
defparam \mux_wb|y[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N33
cyclonev_lcell_comb \execute|mux_ra2E|y[13]~30 (
// Equation(s):
// \execute|mux_ra2E|y[13]~30_combout  = ( \execute|mux_ra2E|y[13]~29_combout  & ( (!\hazard|ForwardBE[0]~2_combout ) # (\mux_wb|y[13]~13_combout ) ) ) # ( !\execute|mux_ra2E|y[13]~29_combout  & ( (\hazard|ForwardBE[0]~2_combout  & \mux_wb|y[13]~13_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(!\mux_wb|y[13]~13_combout ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[13]~30 .extended_lut = "off";
defparam \execute|mux_ra2E|y[13]~30 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \execute|mux_ra2E|y[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N48
cyclonev_lcell_comb \execute|alu|sumador|forloop[12].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[12].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[11].sumador|Cout~0_combout  & ( (\execute|mux_ra1E|y[12]~12_combout ) # (\execute|alu|temp_B[12]~9_combout ) ) ) # ( 
// !\execute|alu|sumador|forloop[11].sumador|Cout~0_combout  & ( (\execute|alu|temp_B[12]~9_combout  & \execute|mux_ra1E|y[12]~12_combout ) ) )

	.dataa(!\execute|alu|temp_B[12]~9_combout ),
	.datab(gnd),
	.datac(!\execute|mux_ra1E|y[12]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[11].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[12].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[12].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[12].sumador|Cout~0 .lut_mask = 64'h050505055F5F5F5F;
defparam \execute|alu|sumador|forloop[12].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N54
cyclonev_lcell_comb \execute|alu|Result[13]~9 (
// Equation(s):
// \execute|alu|Result[13]~9_combout  = ( \decode|regde|ALUControlE [0] & ( \execute|alu|sumador|forloop[12].sumador|Cout~0_combout  & ( (!\execute|mux_ra2E|y[13]~30_combout  & (\execute|mux_ra1E|y[13]~13_combout )) # (\execute|mux_ra2E|y[13]~30_combout  & 
// ((!\execute|mux_ra1E|y[13]~13_combout  & (!\decode|regde|ALUSrcE~q )) # (\execute|mux_ra1E|y[13]~13_combout  & ((\decode|regde|ALUControlE [1]) # (\decode|regde|ALUSrcE~q ))))) ) ) ) # ( !\decode|regde|ALUControlE [0] & ( 
// \execute|alu|sumador|forloop[12].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[13]~13_combout  & (!\decode|regde|ALUControlE [1] & ((!\execute|mux_ra2E|y[13]~30_combout ) # (\decode|regde|ALUSrcE~q )))) # (\execute|mux_ra1E|y[13]~13_combout  & 
// (\execute|mux_ra2E|y[13]~30_combout  & (!\decode|regde|ALUSrcE~q ))) ) ) ) # ( \decode|regde|ALUControlE [0] & ( !\execute|alu|sumador|forloop[12].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[13]~13_combout  & (!\decode|regde|ALUControlE [1] $ 
// (((\execute|mux_ra2E|y[13]~30_combout  & !\decode|regde|ALUSrcE~q ))))) # (\execute|mux_ra1E|y[13]~13_combout  & (((\execute|mux_ra2E|y[13]~30_combout  & !\decode|regde|ALUSrcE~q )) # (\decode|regde|ALUControlE [1]))) ) ) ) # ( !\decode|regde|ALUControlE 
// [0] & ( !\execute|alu|sumador|forloop[12].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[13]~13_combout  & (\execute|mux_ra2E|y[13]~30_combout  & (!\decode|regde|ALUSrcE~q  & !\decode|regde|ALUControlE [1]))) # (\execute|mux_ra1E|y[13]~13_combout  & 
// (!\decode|regde|ALUControlE [1] $ (((\execute|mux_ra2E|y[13]~30_combout  & !\decode|regde|ALUSrcE~q ))))) ) ) )

	.dataa(!\execute|mux_ra2E|y[13]~30_combout ),
	.datab(!\execute|mux_ra1E|y[13]~13_combout ),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\decode|regde|ALUControlE [1]),
	.datae(!\decode|regde|ALUControlE [0]),
	.dataf(!\execute|alu|sumador|forloop[12].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[13]~9 .extended_lut = "off";
defparam \execute|alu|Result[13]~9 .lut_mask = 64'h63109C739C106373;
defparam \execute|alu|Result[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N56
dffeas \execute|regem|ALUResultM[13] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[13]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[13] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N16
dffeas \memory|regmw|ALUOutW[13] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[13] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N10
dffeas \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\memory|regmw|ALUOutW [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N35
dffeas \execute|regem|WriteDataM[15] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[15]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[15] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [15]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [15]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [15]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [15]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N48
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a143~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a143~portadataout 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a143~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a143~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [15]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [15]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [15]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [15]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N6
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) ) 
// ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a47~portadataout  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h0035F0350F35FF35;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N3
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N5
dffeas \memory|regmw|ReadDataW[15] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w15_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[15] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N0
cyclonev_lcell_comb \mux_wb|y[15]~15 (
// Equation(s):
// \mux_wb|y[15]~15_combout  = ( \memory|regmw|ReadDataW [15] & ( (\memory|regmw|ALUOutW [15]) # (\memory|regmw|MemtoRegW~DUPLICATE_q ) ) ) # ( !\memory|regmw|ReadDataW [15] & ( (!\memory|regmw|MemtoRegW~DUPLICATE_q  & \memory|regmw|ALUOutW [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datad(!\memory|regmw|ALUOutW [15]),
	.datae(gnd),
	.dataf(!\memory|regmw|ReadDataW [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[15]~15 .extended_lut = "off";
defparam \mux_wb|y[15]~15 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mux_wb|y[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N41
dffeas \fetch|PC|outPC[15] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[15] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N39
cyclonev_lcell_comb \fetch|Add0~53 (
// Equation(s):
// \fetch|Add0~53_sumout  = SUM(( \fetch|PC|outPC [15] ) + ( GND ) + ( \fetch|Add0~50  ))
// \fetch|Add0~54  = CARRY(( \fetch|PC|outPC [15] ) + ( GND ) + ( \fetch|Add0~50  ))

	.dataa(!\fetch|PC|outPC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~53_sumout ),
	.cout(\fetch|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~53 .extended_lut = "off";
defparam \fetch|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y15_N44
dffeas \decode|BR|rf[0][15] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][15] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N38
dffeas \decode|BR|rf[2][15] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][15] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y15_N20
dffeas \decode|BR|rf[3][15] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][15] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y16_N3
cyclonev_lcell_comb \decode|BR|rf[1][15]~feeder (
// Equation(s):
// \decode|BR|rf[1][15]~feeder_combout  = ( \mux_wb|y[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][15]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[1][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y16_N5
dffeas \decode|BR|rf[1][15] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][15] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y15_N18
cyclonev_lcell_comb \decode|regde|rdo2~47 (
// Equation(s):
// \decode|regde|rdo2~47_combout  = ( \decode|BR|rf[3][15]~q  & ( \decode|BR|rf[1][15]~q  & ( ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][15]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][15]~q )))) # (\decode|mux_ra2|y[0]~0_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][15]~q  & ( \decode|BR|rf[1][15]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][15]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][15]~q ))))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( \decode|BR|rf[3][15]~q  & ( !\decode|BR|rf[1][15]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][15]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][15]~q ))))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[3][15]~q  & ( !\decode|BR|rf[1][15]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][15]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][15]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[0][15]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[2][15]~q ),
	.datae(!\decode|BR|rf[3][15]~q ),
	.dataf(!\decode|BR|rf[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~47 .extended_lut = "off";
defparam \decode|regde|rdo2~47 .lut_mask = 64'h202A252F707A757F;
defparam \decode|regde|rdo2~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N19
dffeas \decode|BR|rf[4][15] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][15] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y17_N15
cyclonev_lcell_comb \decode|BR|rf[5][15]~feeder (
// Equation(s):
// \decode|BR|rf[5][15]~feeder_combout  = ( \mux_wb|y[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][15]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y17_N17
dffeas \decode|BR|rf[5][15] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][15] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y17_N20
dffeas \decode|BR|rf[6][15] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][15] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N49
dffeas \decode|BR|rf[7][15] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][15] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y17_N18
cyclonev_lcell_comb \decode|regde|rdo2~48 (
// Equation(s):
// \decode|regde|rdo2~48_combout  = ( \decode|BR|rf[6][15]~q  & ( \decode|BR|rf[7][15]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][15]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][15]~q )))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[6][15]~q  & ( \decode|BR|rf[7][15]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][15]~q  & (!\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[5][15]~q ) # 
// (\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( \decode|BR|rf[6][15]~q  & ( !\decode|BR|rf[7][15]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[4][15]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[5][15]~q )))) ) ) ) # ( !\decode|BR|rf[6][15]~q  & ( !\decode|BR|rf[7][15]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][15]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][15]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[4][15]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[5][15]~q ),
	.datae(!\decode|BR|rf[6][15]~q ),
	.dataf(!\decode|BR|rf[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~48 .extended_lut = "off";
defparam \decode|regde|rdo2~48 .lut_mask = 64'h20702A7A25752F7F;
defparam \decode|regde|rdo2~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N27
cyclonev_lcell_comb \decode|regde|rdo2~49 (
// Equation(s):
// \decode|regde|rdo2~49_combout  = ( \decode|regde|rdo2~47_combout  & ( \decode|regde|rdo2~48_combout  & ( ((!\decode|BR|Equal1~0_combout ) # (!\decode|mux_ra2|y[2]~2_combout )) # (\fetch|Add0~53_sumout ) ) ) ) # ( !\decode|regde|rdo2~47_combout  & ( 
// \decode|regde|rdo2~48_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~53_sumout ))) ) ) ) # ( \decode|regde|rdo2~47_combout  & ( !\decode|regde|rdo2~48_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # 
// ((\fetch|Add0~53_sumout  & \decode|BR|Equal1~0_combout )) ) ) ) # ( !\decode|regde|rdo2~47_combout  & ( !\decode|regde|rdo2~48_combout  & ( (\fetch|Add0~53_sumout  & (\decode|BR|Equal1~0_combout  & \decode|mux_ra2|y[2]~2_combout )) ) ) )

	.dataa(!\fetch|Add0~53_sumout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\decode|mux_ra2|y[2]~2_combout ),
	.datad(gnd),
	.datae(!\decode|regde|rdo2~47_combout ),
	.dataf(!\decode|regde|rdo2~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~49 .extended_lut = "off";
defparam \decode|regde|rdo2~49 .lut_mask = 64'h0101F1F10D0DFDFD;
defparam \decode|regde|rdo2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N29
dffeas \decode|regde|rdo2[15] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[15] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N51
cyclonev_lcell_comb \execute|mux_ra2E|y[15]~32 (
// Equation(s):
// \execute|mux_ra2E|y[15]~32_combout  = ( \execute|regem|ALUResultM [15] & ( (!\hazard|ForwardBE[0]~2_combout  & (((\hazard|ForwardBE [1]) # (\decode|regde|rdo2 [15])))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[15]~15_combout )) ) ) # ( 
// !\execute|regem|ALUResultM [15] & ( (!\hazard|ForwardBE[0]~2_combout  & (((\decode|regde|rdo2 [15] & !\hazard|ForwardBE [1])))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[15]~15_combout )) ) )

	.dataa(!\mux_wb|y[15]~15_combout ),
	.datab(!\decode|regde|rdo2 [15]),
	.datac(!\hazard|ForwardBE [1]),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[15]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[15]~32 .extended_lut = "off";
defparam \execute|mux_ra2E|y[15]~32 .lut_mask = 64'h305530553F553F55;
defparam \execute|mux_ra2E|y[15]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N0
cyclonev_lcell_comb \decode|regde|rdo1~15 (
// Equation(s):
// \decode|regde|rdo1~15_combout  = ( \fetch|regfd|instDV [14] & ( \decode|BR|rf[2][15]~q  & ( (!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][15]~q )) # (\fetch|regfd|instDV [15] & ((\decode|BR|rf[3][15]~q ))) ) ) ) # ( !\fetch|regfd|instDV [14] & ( 
// \decode|BR|rf[2][15]~q  & ( (\fetch|regfd|instDV [15]) # (\decode|BR|rf[0][15]~q ) ) ) ) # ( \fetch|regfd|instDV [14] & ( !\decode|BR|rf[2][15]~q  & ( (!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][15]~q )) # (\fetch|regfd|instDV [15] & 
// ((\decode|BR|rf[3][15]~q ))) ) ) ) # ( !\fetch|regfd|instDV [14] & ( !\decode|BR|rf[2][15]~q  & ( (\decode|BR|rf[0][15]~q  & !\fetch|regfd|instDV [15]) ) ) )

	.dataa(!\decode|BR|rf[1][15]~q ),
	.datab(!\decode|BR|rf[3][15]~q ),
	.datac(!\decode|BR|rf[0][15]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\fetch|regfd|instDV [14]),
	.dataf(!\decode|BR|rf[2][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~15 .extended_lut = "off";
defparam \decode|regde|rdo1~15 .lut_mask = 64'h0F0055330FFF5533;
defparam \decode|regde|rdo1~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y14_N1
dffeas \decode|regde|rdo1[15] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[15] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N3
cyclonev_lcell_comb \execute|mux_ra1E|y[15]~15 (
// Equation(s):
// \execute|mux_ra1E|y[15]~15_combout  = ( \hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & ((\mux_wb|y[15]~15_combout ))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [15])) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( 
// (!\hazard|ForwardAE [1] & ((\decode|regde|rdo1 [15]))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [15])) ) )

	.dataa(!\execute|regem|ALUResultM [15]),
	.datab(!\hazard|ForwardAE [1]),
	.datac(!\decode|regde|rdo1 [15]),
	.datad(!\mux_wb|y[15]~15_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[15]~15 .extended_lut = "off";
defparam \execute|mux_ra1E|y[15]~15 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \execute|mux_ra1E|y[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N15
cyclonev_lcell_comb \execute|alu|temp_B[14]~10 (
// Equation(s):
// \execute|alu|temp_B[14]~10_combout  = ( \decode|regde|ALUSrcE~q  & ( \execute|mux_ra2E|y[14]~31_combout  & ( \decode|regde|ALUControlE [0] ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( \execute|mux_ra2E|y[14]~31_combout  & ( !\decode|regde|ALUControlE [0] ) ) ) 
// # ( \decode|regde|ALUSrcE~q  & ( !\execute|mux_ra2E|y[14]~31_combout  & ( \decode|regde|ALUControlE [0] ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\execute|mux_ra2E|y[14]~31_combout  & ( \decode|regde|ALUControlE [0] ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|mux_ra2E|y[14]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[14]~10 .extended_lut = "off";
defparam \execute|alu|temp_B[14]~10 .lut_mask = 64'h55555555AAAA5555;
defparam \execute|alu|temp_B[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N3
cyclonev_lcell_comb \execute|alu|sumador|forloop[14].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[14].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[13].sumador|Cout~3_combout  & ( (\execute|alu|temp_B[14]~10_combout  & \execute|mux_ra1E|y[14]~14_combout ) ) ) # ( 
// !\execute|alu|sumador|forloop[13].sumador|Cout~3_combout  & ( (\execute|mux_ra1E|y[14]~14_combout ) # (\execute|alu|temp_B[14]~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|alu|temp_B[14]~10_combout ),
	.datad(!\execute|mux_ra1E|y[14]~14_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[13].sumador|Cout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[14].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[14].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[14].sumador|Cout~0 .lut_mask = 64'h0FFF0FFF000F000F;
defparam \execute|alu|sumador|forloop[14].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N18
cyclonev_lcell_comb \execute|alu|Result[15]~11 (
// Equation(s):
// \execute|alu|Result[15]~11_combout  = ( \decode|regde|ALUSrcE~q  & ( \execute|alu|sumador|forloop[14].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[15]~15_combout  & (!\decode|regde|ALUControlE [1] & !\decode|regde|ALUControlE [0])) # 
// (\execute|mux_ra1E|y[15]~15_combout  & ((\decode|regde|ALUControlE [0]))) ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( \execute|alu|sumador|forloop[14].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra2E|y[15]~32_combout  $ 
// (!\execute|mux_ra1E|y[15]~15_combout  $ (!\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra2E|y[15]~32_combout  & (\execute|mux_ra1E|y[15]~15_combout  & \decode|regde|ALUControlE [0])) # 
// (\execute|mux_ra2E|y[15]~32_combout  & ((\decode|regde|ALUControlE [0]) # (\execute|mux_ra1E|y[15]~15_combout ))))) ) ) ) # ( \decode|regde|ALUSrcE~q  & ( !\execute|alu|sumador|forloop[14].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & 
// (!\execute|mux_ra1E|y[15]~15_combout  $ (!\decode|regde|ALUControlE [0]))) # (\decode|regde|ALUControlE [1] & (\execute|mux_ra1E|y[15]~15_combout  & \decode|regde|ALUControlE [0])) ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( 
// !\execute|alu|sumador|forloop[14].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra2E|y[15]~32_combout  $ (!\execute|mux_ra1E|y[15]~15_combout  $ (\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & 
// ((!\execute|mux_ra2E|y[15]~32_combout  & (\execute|mux_ra1E|y[15]~15_combout  & \decode|regde|ALUControlE [0])) # (\execute|mux_ra2E|y[15]~32_combout  & ((\decode|regde|ALUControlE [0]) # (\execute|mux_ra1E|y[15]~15_combout ))))) ) ) )

	.dataa(!\decode|regde|ALUControlE [1]),
	.datab(!\execute|mux_ra2E|y[15]~32_combout ),
	.datac(!\execute|mux_ra1E|y[15]~15_combout ),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|alu|sumador|forloop[14].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[15]~11 .extended_lut = "off";
defparam \execute|alu|Result[15]~11 .lut_mask = 64'h29970AA5833DA00F;
defparam \execute|alu|Result[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N20
dffeas \execute|regem|ALUResultM[15] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[15]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[15] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N2
dffeas \memory|regmw|ALUOutW[15] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[15] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N58
dffeas \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\memory|regmw|ALUOutW [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N48
cyclonev_lcell_comb \execute|mux_ra2E|y[0]~2 (
// Equation(s):
// \execute|mux_ra2E|y[0]~2_combout  = ( \execute|mux_ra2E|y[0]~1_combout  ) # ( !\execute|mux_ra2E|y[0]~1_combout  & ( \execute|mux_ra2E|y[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\execute|mux_ra2E|y[0]~0_combout ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[0]~2 .extended_lut = "off";
defparam \execute|mux_ra2E|y[0]~2 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \execute|mux_ra2E|y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y16_N50
dffeas \execute|regem|WriteDataM[0] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[0] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [0]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [0]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [0]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [0]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) 
// ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~portadataout )))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) 
// ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~portadataout )))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~portadataout 
// ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [0]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [0]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [0]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [0]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N48
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N54
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h11111111BBBBBBBB;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N55
dffeas \memory|regmw|ReadDataW[0] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[0] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N9
cyclonev_lcell_comb \mux_wb|y[0]~0 (
// Equation(s):
// \mux_wb|y[0]~0_combout  = ( \memory|regmw|ReadDataW [0] & ( (\memory|regmw|ALUOutW [0]) # (\memory|regmw|MemtoRegW~DUPLICATE_q ) ) ) # ( !\memory|regmw|ReadDataW [0] & ( (!\memory|regmw|MemtoRegW~DUPLICATE_q  & \memory|regmw|ALUOutW [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datad(!\memory|regmw|ALUOutW [0]),
	.datae(gnd),
	.dataf(!\memory|regmw|ReadDataW [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[0]~0 .extended_lut = "off";
defparam \mux_wb|y[0]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mux_wb|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N12
cyclonev_lcell_comb \decode|regde|rdo1~0 (
// Equation(s):
// \decode|regde|rdo1~0_combout  = ( \decode|BR|rf[0][0]~q  & ( \decode|BR|rf[1][0]~q  & ( (!\fetch|regfd|instDV [15]) # ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][0]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][0]~q ))) ) ) ) # ( 
// !\decode|BR|rf[0][0]~q  & ( \decode|BR|rf[1][0]~q  & ( (!\fetch|regfd|instDV [15] & (\fetch|regfd|instDV [14])) # (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][0]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][0]~q 
// )))) ) ) ) # ( \decode|BR|rf[0][0]~q  & ( !\decode|BR|rf[1][0]~q  & ( (!\fetch|regfd|instDV [15] & (!\fetch|regfd|instDV [14])) # (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][0]~q ))) # (\fetch|regfd|instDV [14] & 
// (\decode|BR|rf[3][0]~q )))) ) ) ) # ( !\decode|BR|rf[0][0]~q  & ( !\decode|BR|rf[1][0]~q  & ( (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][0]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][0]~q )))) ) ) )

	.dataa(!\fetch|regfd|instDV [15]),
	.datab(!\fetch|regfd|instDV [14]),
	.datac(!\decode|BR|rf[3][0]~q ),
	.datad(!\decode|BR|rf[2][0]~q ),
	.datae(!\decode|BR|rf[0][0]~q ),
	.dataf(!\decode|BR|rf[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~0 .extended_lut = "off";
defparam \decode|regde|rdo1~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \decode|regde|rdo1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y16_N14
dffeas \decode|regde|rdo1[0] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[0] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N48
cyclonev_lcell_comb \execute|mux_ra1E|y[0]~0 (
// Equation(s):
// \execute|mux_ra1E|y[0]~0_combout  = ( \decode|regde|rdo1 [0] & ( \hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & ((\mux_wb|y[0]~0_combout ))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [0])) ) ) ) # ( !\decode|regde|rdo1 [0] & ( 
// \hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & ((\mux_wb|y[0]~0_combout ))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [0])) ) ) ) # ( \decode|regde|rdo1 [0] & ( !\hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1]) # 
// (\execute|regem|ALUResultM [0]) ) ) ) # ( !\decode|regde|rdo1 [0] & ( !\hazard|ForwardAE[0]~0_combout  & ( (\execute|regem|ALUResultM [0] & \hazard|ForwardAE [1]) ) ) )

	.dataa(!\execute|regem|ALUResultM [0]),
	.datab(gnd),
	.datac(!\mux_wb|y[0]~0_combout ),
	.datad(!\hazard|ForwardAE [1]),
	.datae(!\decode|regde|rdo1 [0]),
	.dataf(!\hazard|ForwardAE[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[0]~0 .extended_lut = "off";
defparam \execute|mux_ra1E|y[0]~0 .lut_mask = 64'h0055FF550F550F55;
defparam \execute|mux_ra1E|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y16_N42
cyclonev_lcell_comb \execute|alu|Result[0]~0 (
// Equation(s):
// \execute|alu|Result[0]~0_combout  = ( \decode|regde|ALUSrcE~q  & ( \execute|mux_ra2E|y[0]~2_combout  & ( (!\decode|regde|exto [0] & (\execute|mux_ra1E|y[0]~0_combout  & ((!\decode|regde|ALUControlE [1]) # (\decode|regde|ALUControlE [0])))) # 
// (\decode|regde|exto [0] & ((!\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[0]~0_combout ))) # (\decode|regde|ALUControlE [1] & ((\execute|mux_ra1E|y[0]~0_combout ) # (\decode|regde|ALUControlE [0]))))) ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( 
// \execute|mux_ra2E|y[0]~2_combout  & ( (!\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[0]~0_combout ))) # (\decode|regde|ALUControlE [1] & ((\execute|mux_ra1E|y[0]~0_combout ) # (\decode|regde|ALUControlE [0]))) ) ) ) # ( \decode|regde|ALUSrcE~q  
// & ( !\execute|mux_ra2E|y[0]~2_combout  & ( (!\decode|regde|exto [0] & (\execute|mux_ra1E|y[0]~0_combout  & ((!\decode|regde|ALUControlE [1]) # (\decode|regde|ALUControlE [0])))) # (\decode|regde|exto [0] & ((!\decode|regde|ALUControlE [1] & 
// ((!\execute|mux_ra1E|y[0]~0_combout ))) # (\decode|regde|ALUControlE [1] & ((\execute|mux_ra1E|y[0]~0_combout ) # (\decode|regde|ALUControlE [0]))))) ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\execute|mux_ra2E|y[0]~2_combout  & ( 
// (\execute|mux_ra1E|y[0]~0_combout  & ((!\decode|regde|ALUControlE [1]) # (\decode|regde|ALUControlE [0]))) ) ) )

	.dataa(!\decode|regde|exto [0]),
	.datab(!\decode|regde|ALUControlE [1]),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\execute|mux_ra1E|y[0]~0_combout ),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|mux_ra2E|y[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[0]~0 .extended_lut = "off";
defparam \execute|alu|Result[0]~0 .lut_mask = 64'h00CF459BCF33459B;
defparam \execute|alu|Result[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N8
dffeas \execute|regem|ALUResultM[16] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[16]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [16]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[16] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N24
cyclonev_lcell_comb \memory|regmw|ALUOutW[16]~feeder (
// Equation(s):
// \memory|regmw|ALUOutW[16]~feeder_combout  = \execute|regem|ALUResultM [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|regem|ALUResultM [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|regmw|ALUOutW[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|regmw|ALUOutW[16]~feeder .extended_lut = "off";
defparam \memory|regmw|ALUOutW[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memory|regmw|ALUOutW[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N25
dffeas \memory|regmw|ALUOutW[16] (
	.clk(\clk~combout ),
	.d(\memory|regmw|ALUOutW[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[16] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N43
dffeas \fetch|PC|outPC[16] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[16] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N42
cyclonev_lcell_comb \fetch|Add0~57 (
// Equation(s):
// \fetch|Add0~57_sumout  = SUM(( \fetch|PC|outPC [16] ) + ( GND ) + ( \fetch|Add0~54  ))
// \fetch|Add0~58  = CARRY(( \fetch|PC|outPC [16] ) + ( GND ) + ( \fetch|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|PC|outPC [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~57_sumout ),
	.cout(\fetch|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~57 .extended_lut = "off";
defparam \fetch|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \fetch|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N41
dffeas \decode|BR|rf[7][16] (
	.clk(!\clk~combout ),
	.d(\mux_wb|y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][16] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N54
cyclonev_lcell_comb \decode|BR|rf[4][16]~feeder (
// Equation(s):
// \decode|BR|rf[4][16]~feeder_combout  = ( \mux_wb|y[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][16]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N55
dffeas \decode|BR|rf[4][16] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][16] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N8
dffeas \decode|BR|rf[6][16] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][16] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N36
cyclonev_lcell_comb \decode|BR|rf[5][16]~feeder (
// Equation(s):
// \decode|BR|rf[5][16]~feeder_combout  = ( \mux_wb|y[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][16]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N37
dffeas \decode|BR|rf[5][16] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][16] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N6
cyclonev_lcell_comb \decode|regde|rdo2~51 (
// Equation(s):
// \decode|regde|rdo2~51_combout  = ( \decode|BR|rf[6][16]~q  & ( \decode|BR|rf[5][16]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][16]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[7][16]~q )))) ) ) ) # ( !\decode|BR|rf[6][16]~q  & ( \decode|BR|rf[5][16]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][16]~q )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[7][16]~q )))) ) ) ) # ( \decode|BR|rf[6][16]~q  & ( !\decode|BR|rf[5][16]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][16]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[7][16]~q ))) ) ) ) # ( !\decode|BR|rf[6][16]~q  & ( !\decode|BR|rf[5][16]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][16]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[7][16]~q ))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[7][16]~q ),
	.datad(!\decode|BR|rf[4][16]~q ),
	.datae(!\decode|BR|rf[6][16]~q ),
	.dataf(!\decode|BR|rf[5][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~51 .extended_lut = "off";
defparam \decode|regde|rdo2~51 .lut_mask = 64'h018923AB45CD67EF;
defparam \decode|regde|rdo2~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N11
dffeas \decode|BR|rf[1][16] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][16] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N14
dffeas \decode|BR|rf[2][16] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][16] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N57
cyclonev_lcell_comb \decode|BR|rf[0][16]~feeder (
// Equation(s):
// \decode|BR|rf[0][16]~feeder_combout  = ( \mux_wb|y[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][16]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N58
dffeas \decode|BR|rf[0][16] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][16] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N30
cyclonev_lcell_comb \decode|regde|rdo2~50 (
// Equation(s):
// \decode|regde|rdo2~50_combout  = ( \decode|BR|rf[3][16]~q  & ( \decode|BR|rf[0][16]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[2][16]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|BR|rf[1][16]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( !\decode|BR|rf[3][16]~q  & ( \decode|BR|rf[0][16]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[2][16]~q )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][16]~q ))) ) ) ) # ( \decode|BR|rf[3][16]~q  & ( !\decode|BR|rf[0][16]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|mux_ra2|y[1]~1_combout  & 
// ((\decode|BR|rf[2][16]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[1][16]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( !\decode|BR|rf[3][16]~q  & ( !\decode|BR|rf[0][16]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][16]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][16]~q ))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[1][16]~q ),
	.datad(!\decode|BR|rf[2][16]~q ),
	.datae(!\decode|BR|rf[3][16]~q ),
	.dataf(!\decode|BR|rf[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~50 .extended_lut = "off";
defparam \decode|regde|rdo2~50 .lut_mask = 64'h042615378CAE9DBF;
defparam \decode|regde|rdo2~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N39
cyclonev_lcell_comb \decode|regde|rdo2~52 (
// Equation(s):
// \decode|regde|rdo2~52_combout  = ( \decode|regde|rdo2~51_combout  & ( \decode|regde|rdo2~50_combout  & ( ((!\decode|BR|Equal1~0_combout ) # (!\decode|mux_ra2|y[2]~2_combout )) # (\fetch|Add0~57_sumout ) ) ) ) # ( !\decode|regde|rdo2~51_combout  & ( 
// \decode|regde|rdo2~50_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((\fetch|Add0~57_sumout  & \decode|BR|Equal1~0_combout )) ) ) ) # ( \decode|regde|rdo2~51_combout  & ( !\decode|regde|rdo2~50_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~57_sumout ))) ) ) ) # ( !\decode|regde|rdo2~51_combout  & ( !\decode|regde|rdo2~50_combout  & ( (\fetch|Add0~57_sumout  & (\decode|BR|Equal1~0_combout  & \decode|mux_ra2|y[2]~2_combout )) ) ) )

	.dataa(!\fetch|Add0~57_sumout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\decode|mux_ra2|y[2]~2_combout ),
	.datad(gnd),
	.datae(!\decode|regde|rdo2~51_combout ),
	.dataf(!\decode|regde|rdo2~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~52 .extended_lut = "off";
defparam \decode|regde|rdo2~52 .lut_mask = 64'h01010D0DF1F1FDFD;
defparam \decode|regde|rdo2~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N40
dffeas \decode|regde|rdo2[16] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[16] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N12
cyclonev_lcell_comb \execute|mux_ra2E|y[16]~33 (
// Equation(s):
// \execute|mux_ra2E|y[16]~33_combout  = ( \mux_wb|y[16]~16_combout  & ( ((!\hazard|ForwardBE [1] & ((\decode|regde|rdo2 [16]))) # (\hazard|ForwardBE [1] & (\execute|regem|ALUResultM [16]))) # (\hazard|ForwardBE[0]~2_combout ) ) ) # ( 
// !\mux_wb|y[16]~16_combout  & ( (!\hazard|ForwardBE[0]~2_combout  & ((!\hazard|ForwardBE [1] & ((\decode|regde|rdo2 [16]))) # (\hazard|ForwardBE [1] & (\execute|regem|ALUResultM [16])))) ) )

	.dataa(!\hazard|ForwardBE[0]~2_combout ),
	.datab(!\execute|regem|ALUResultM [16]),
	.datac(!\decode|regde|rdo2 [16]),
	.datad(!\hazard|ForwardBE [1]),
	.datae(gnd),
	.dataf(!\mux_wb|y[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[16]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[16]~33 .extended_lut = "off";
defparam \execute|mux_ra2E|y[16]~33 .lut_mask = 64'h0A220A225F775F77;
defparam \execute|mux_ra2E|y[16]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N12
cyclonev_lcell_comb \execute|regem|WriteDataM[16]~feeder (
// Equation(s):
// \execute|regem|WriteDataM[16]~feeder_combout  = ( \execute|mux_ra2E|y[16]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[16]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|regem|WriteDataM[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|regem|WriteDataM[16]~feeder .extended_lut = "off";
defparam \execute|regem|WriteDataM[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \execute|regem|WriteDataM[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N14
dffeas \execute|regem|WriteDataM[16] (
	.clk(\clk~combout ),
	.d(\execute|regem|WriteDataM[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [16]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[16] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [16]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [16]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [16]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [16]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a208~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a208~portadataout ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a176~portadataout )) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a176~portadataout )) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [16]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [16]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [16]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [16]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N45
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a112~portadataout  ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a48~portadataout  ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a80~portadataout  ) ) 
// ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a16~portadataout  ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h00FF555533330F0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0_combout  ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~1_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N14
dffeas \memory|regmw|ReadDataW[16] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w16_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[16] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N39
cyclonev_lcell_comb \mux_wb|y[16]~16 (
// Equation(s):
// \mux_wb|y[16]~16_combout  = ( \memory|regmw|ReadDataW [16] & ( \memory|regmw|MemtoRegW~q  ) ) # ( \memory|regmw|ReadDataW [16] & ( !\memory|regmw|MemtoRegW~q  & ( \memory|regmw|ALUOutW [16] ) ) ) # ( !\memory|regmw|ReadDataW [16] & ( 
// !\memory|regmw|MemtoRegW~q  & ( \memory|regmw|ALUOutW [16] ) ) )

	.dataa(gnd),
	.datab(!\memory|regmw|ALUOutW [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|regmw|ReadDataW [16]),
	.dataf(!\memory|regmw|MemtoRegW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[16]~16 .extended_lut = "off";
defparam \mux_wb|y[16]~16 .lut_mask = 64'h333333330000FFFF;
defparam \mux_wb|y[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N32
dffeas \decode|BR|rf[3][16] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][16] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N27
cyclonev_lcell_comb \decode|regde|rdo1~16 (
// Equation(s):
// \decode|regde|rdo1~16_combout  = ( \fetch|regfd|instDV [14] & ( \decode|BR|rf[2][16]~q  & ( (!\fetch|regfd|instDV [15] & ((\decode|BR|rf[1][16]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[3][16]~q )) ) ) ) # ( !\fetch|regfd|instDV [14] & ( 
// \decode|BR|rf[2][16]~q  & ( (\decode|BR|rf[0][16]~q ) # (\fetch|regfd|instDV [15]) ) ) ) # ( \fetch|regfd|instDV [14] & ( !\decode|BR|rf[2][16]~q  & ( (!\fetch|regfd|instDV [15] & ((\decode|BR|rf[1][16]~q ))) # (\fetch|regfd|instDV [15] & 
// (\decode|BR|rf[3][16]~q )) ) ) ) # ( !\fetch|regfd|instDV [14] & ( !\decode|BR|rf[2][16]~q  & ( (!\fetch|regfd|instDV [15] & \decode|BR|rf[0][16]~q ) ) ) )

	.dataa(!\decode|BR|rf[3][16]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[1][16]~q ),
	.datad(!\decode|BR|rf[0][16]~q ),
	.datae(!\fetch|regfd|instDV [14]),
	.dataf(!\decode|BR|rf[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~16 .extended_lut = "off";
defparam \decode|regde|rdo1~16 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \decode|regde|rdo1~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N28
dffeas \decode|regde|rdo1[16] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[16] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N57
cyclonev_lcell_comb \execute|mux_ra1E|y[16]~16 (
// Equation(s):
// \execute|mux_ra1E|y[16]~16_combout  = ( \mux_wb|y[16]~16_combout  & ( (!\hazard|ForwardAE [1] & (((\decode|regde|rdo1 [16])) # (\hazard|ForwardAE[0]~0_combout ))) # (\hazard|ForwardAE [1] & (((\execute|regem|ALUResultM [16])))) ) ) # ( 
// !\mux_wb|y[16]~16_combout  & ( (!\hazard|ForwardAE [1] & (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [16])))) # (\hazard|ForwardAE [1] & (((\execute|regem|ALUResultM [16])))) ) )

	.dataa(!\hazard|ForwardAE[0]~0_combout ),
	.datab(!\hazard|ForwardAE [1]),
	.datac(!\execute|regem|ALUResultM [16]),
	.datad(!\decode|regde|rdo1 [16]),
	.datae(gnd),
	.dataf(!\mux_wb|y[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[16]~16 .extended_lut = "off";
defparam \execute|mux_ra1E|y[16]~16 .lut_mask = 64'h038B038B47CF47CF;
defparam \execute|mux_ra1E|y[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N15
cyclonev_lcell_comb \execute|alu|temp_B[15]~11 (
// Equation(s):
// \execute|alu|temp_B[15]~11_combout  = ( \execute|mux_ra2E|y[15]~32_combout  & ( !\decode|regde|ALUSrcE~q  $ (\decode|regde|ALUControlE [0]) ) ) # ( !\execute|mux_ra2E|y[15]~32_combout  & ( \decode|regde|ALUControlE [0] ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[15]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[15]~11 .extended_lut = "off";
defparam \execute|alu|temp_B[15]~11 .lut_mask = 64'h3333333399999999;
defparam \execute|alu|temp_B[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N18
cyclonev_lcell_comb \execute|alu|sumador|forloop[15].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[15].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[13].sumador|Cout~0_combout  & ( \execute|alu|sumador|forloop[13].sumador|Cout~2_combout  & ( (!\execute|alu|temp_B[15]~11_combout  & 
// ((!\execute|mux_ra1E|y[15]~15_combout ) # ((!\execute|mux_ra1E|y[14]~14_combout  & !\execute|alu|temp_B[14]~10_combout )))) # (\execute|alu|temp_B[15]~11_combout  & (!\execute|mux_ra1E|y[14]~14_combout  & (!\execute|alu|temp_B[14]~10_combout  & 
// !\execute|mux_ra1E|y[15]~15_combout ))) ) ) ) # ( !\execute|alu|sumador|forloop[13].sumador|Cout~0_combout  & ( \execute|alu|sumador|forloop[13].sumador|Cout~2_combout  & ( (!\execute|alu|temp_B[15]~11_combout  & ((!\execute|mux_ra1E|y[15]~15_combout ) # 
// ((!\execute|mux_ra1E|y[14]~14_combout  & !\execute|alu|temp_B[14]~10_combout )))) # (\execute|alu|temp_B[15]~11_combout  & (!\execute|mux_ra1E|y[14]~14_combout  & (!\execute|alu|temp_B[14]~10_combout  & !\execute|mux_ra1E|y[15]~15_combout ))) ) ) ) # ( 
// \execute|alu|sumador|forloop[13].sumador|Cout~0_combout  & ( !\execute|alu|sumador|forloop[13].sumador|Cout~2_combout  & ( (!\execute|alu|temp_B[15]~11_combout  & ((!\execute|mux_ra1E|y[15]~15_combout ) # ((!\execute|mux_ra1E|y[14]~14_combout  & 
// !\execute|alu|temp_B[14]~10_combout )))) # (\execute|alu|temp_B[15]~11_combout  & (!\execute|mux_ra1E|y[14]~14_combout  & (!\execute|alu|temp_B[14]~10_combout  & !\execute|mux_ra1E|y[15]~15_combout ))) ) ) ) # ( 
// !\execute|alu|sumador|forloop[13].sumador|Cout~0_combout  & ( !\execute|alu|sumador|forloop[13].sumador|Cout~2_combout  & ( (!\execute|alu|temp_B[15]~11_combout  & ((!\execute|mux_ra1E|y[14]~14_combout ) # ((!\execute|alu|temp_B[14]~10_combout ) # 
// (!\execute|mux_ra1E|y[15]~15_combout )))) # (\execute|alu|temp_B[15]~11_combout  & (!\execute|mux_ra1E|y[15]~15_combout  & ((!\execute|mux_ra1E|y[14]~14_combout ) # (!\execute|alu|temp_B[14]~10_combout )))) ) ) )

	.dataa(!\execute|mux_ra1E|y[14]~14_combout ),
	.datab(!\execute|alu|temp_B[15]~11_combout ),
	.datac(!\execute|alu|temp_B[14]~10_combout ),
	.datad(!\execute|mux_ra1E|y[15]~15_combout ),
	.datae(!\execute|alu|sumador|forloop[13].sumador|Cout~0_combout ),
	.dataf(!\execute|alu|sumador|forloop[13].sumador|Cout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[15].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[15].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[15].sumador|Cout~0 .lut_mask = 64'hFEC8EC80EC80EC80;
defparam \execute|alu|sumador|forloop[15].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N6
cyclonev_lcell_comb \execute|alu|Result[16]~12 (
// Equation(s):
// \execute|alu|Result[16]~12_combout  = ( \decode|regde|ALUSrcE~q  & ( \execute|alu|sumador|forloop[15].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[16]~16_combout  & (!\decode|regde|ALUControlE [1] & \decode|regde|ALUControlE [0])) # 
// (\execute|mux_ra1E|y[16]~16_combout  & (!\decode|regde|ALUControlE [1] $ (\decode|regde|ALUControlE [0]))) ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( \execute|alu|sumador|forloop[15].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & 
// (!\execute|mux_ra1E|y[16]~16_combout  $ (!\execute|mux_ra2E|y[16]~33_combout  $ (\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[16]~16_combout  & (\execute|mux_ra2E|y[16]~33_combout  & \decode|regde|ALUControlE 
// [0])) # (\execute|mux_ra1E|y[16]~16_combout  & ((\decode|regde|ALUControlE [0]) # (\execute|mux_ra2E|y[16]~33_combout ))))) ) ) ) # ( \decode|regde|ALUSrcE~q  & ( !\execute|alu|sumador|forloop[15].sumador|Cout~0_combout  & ( 
// (!\execute|mux_ra1E|y[16]~16_combout  & (!\decode|regde|ALUControlE [1] & !\decode|regde|ALUControlE [0])) # (\execute|mux_ra1E|y[16]~16_combout  & ((\decode|regde|ALUControlE [0]))) ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( 
// !\execute|alu|sumador|forloop[15].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[16]~16_combout  & ((!\execute|mux_ra2E|y[16]~33_combout  & (!\decode|regde|ALUControlE [1] & !\decode|regde|ALUControlE [0])) # (\execute|mux_ra2E|y[16]~33_combout  & 
// ((\decode|regde|ALUControlE [0]))))) # (\execute|mux_ra1E|y[16]~16_combout  & ((!\execute|mux_ra2E|y[16]~33_combout  & ((\decode|regde|ALUControlE [0]))) # (\execute|mux_ra2E|y[16]~33_combout  & ((!\decode|regde|ALUControlE [0]) # 
// (\decode|regde|ALUControlE [1]))))) ) ) )

	.dataa(!\execute|mux_ra1E|y[16]~16_combout ),
	.datab(!\execute|mux_ra2E|y[16]~33_combout ),
	.datac(!\decode|regde|ALUControlE [1]),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|alu|sumador|forloop[15].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[16]~12 .extended_lut = "off";
defparam \execute|alu|Result[16]~12 .lut_mask = 64'h9167A055619750A5;
defparam \execute|alu|Result[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N29
dffeas \execute|regem|WriteDataM[17] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[17]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [17]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[17] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [17]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [17]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [17]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [17]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N15
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a145~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a209~portadataout  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) 
// ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a145~portadataout )))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a209~portadataout 
// ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a145~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a209~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [17]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [17]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [17]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [17]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 17;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a17~portadataout )) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a81~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N39
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1_combout  ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N40
dffeas \memory|regmw|ReadDataW[17] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w17_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[17] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N38
dffeas \execute|regem|ALUResultM[17] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[17]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [17]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[17] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N46
dffeas \memory|regmw|ALUOutW[17] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[17] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N12
cyclonev_lcell_comb \mux_wb|y[17]~17 (
// Equation(s):
// \mux_wb|y[17]~17_combout  = ( \memory|regmw|ALUOutW [17] & ( (!\memory|regmw|MemtoRegW~DUPLICATE_q ) # (\memory|regmw|ReadDataW [17]) ) ) # ( !\memory|regmw|ALUOutW [17] & ( (\memory|regmw|MemtoRegW~DUPLICATE_q  & \memory|regmw|ReadDataW [17]) ) )

	.dataa(gnd),
	.datab(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\memory|regmw|ReadDataW [17]),
	.datae(gnd),
	.dataf(!\memory|regmw|ALUOutW [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[17]~17 .extended_lut = "off";
defparam \mux_wb|y[17]~17 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mux_wb|y[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N33
cyclonev_lcell_comb \decode|BR|rf[1][17]~feeder (
// Equation(s):
// \decode|BR|rf[1][17]~feeder_combout  = ( \mux_wb|y[17]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][17]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N35
dffeas \decode|BR|rf[1][17] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][17] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N23
dffeas \decode|BR|rf[0][17] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][17] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N5
dffeas \decode|BR|rf[3][17] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][17] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N23
dffeas \decode|BR|rf[2][17] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][17] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N3
cyclonev_lcell_comb \decode|regde|rdo2~53 (
// Equation(s):
// \decode|regde|rdo2~53_combout  = ( \decode|BR|rf[3][17]~q  & ( \decode|BR|rf[2][17]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][17]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][17]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][17]~q  & ( \decode|BR|rf[2][17]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[0][17]~q ) # (\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][17]~q  & 
// (!\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( \decode|BR|rf[3][17]~q  & ( !\decode|BR|rf[2][17]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[0][17]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[1][17]~q ))) ) ) ) # ( !\decode|BR|rf[3][17]~q  & ( !\decode|BR|rf[2][17]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][17]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][17]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[1][17]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[0][17]~q ),
	.datae(!\decode|BR|rf[3][17]~q ),
	.dataf(!\decode|BR|rf[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~53 .extended_lut = "off";
defparam \decode|regde|rdo2~53 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \decode|regde|rdo2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N47
dffeas \fetch|PC|outPC[17] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[17] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N45
cyclonev_lcell_comb \fetch|Add0~61 (
// Equation(s):
// \fetch|Add0~61_sumout  = SUM(( \fetch|PC|outPC [17] ) + ( GND ) + ( \fetch|Add0~58  ))
// \fetch|Add0~62  = CARRY(( \fetch|PC|outPC [17] ) + ( GND ) + ( \fetch|Add0~58  ))

	.dataa(!\fetch|PC|outPC [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~61_sumout ),
	.cout(\fetch|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~61 .extended_lut = "off";
defparam \fetch|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N24
cyclonev_lcell_comb \decode|BR|rf[5][17]~feeder (
// Equation(s):
// \decode|BR|rf[5][17]~feeder_combout  = \mux_wb|y[17]~17_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[17]~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][17]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][17]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[5][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N26
dffeas \decode|BR|rf[5][17] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][17] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N49
dffeas \decode|BR|rf[7][17] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][17] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N32
dffeas \decode|BR|rf[6][17] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][17] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N4
dffeas \decode|BR|rf[4][17] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][17] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N30
cyclonev_lcell_comb \decode|regde|rdo2~54 (
// Equation(s):
// \decode|regde|rdo2~54_combout  = ( \decode|BR|rf[6][17]~q  & ( \decode|BR|rf[4][17]~q  & ( (!\decode|mux_ra2|y[0]~0_combout ) # ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][17]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][17]~q 
// )))) ) ) ) # ( !\decode|BR|rf[6][17]~q  & ( \decode|BR|rf[4][17]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][17]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][17]~q ))))) ) ) ) # ( \decode|BR|rf[6][17]~q  & ( !\decode|BR|rf[4][17]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][17]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][17]~q ))))) ) ) ) # ( !\decode|BR|rf[6][17]~q  & ( !\decode|BR|rf[4][17]~q  & ( (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][17]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][17]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[5][17]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[7][17]~q ),
	.datae(!\decode|BR|rf[6][17]~q ),
	.dataf(!\decode|BR|rf[4][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~54 .extended_lut = "off";
defparam \decode|regde|rdo2~54 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \decode|regde|rdo2~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N0
cyclonev_lcell_comb \decode|regde|rdo2~55 (
// Equation(s):
// \decode|regde|rdo2~55_combout  = ( \decode|regde|rdo2~54_combout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (\decode|regde|rdo2~53_combout )) # (\decode|mux_ra2|y[2]~2_combout  & (((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~61_sumout )))) ) ) # ( 
// !\decode|regde|rdo2~54_combout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (\decode|regde|rdo2~53_combout )) # (\decode|mux_ra2|y[2]~2_combout  & (((\fetch|Add0~61_sumout  & \decode|BR|Equal1~0_combout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|regde|rdo2~53_combout ),
	.datac(!\fetch|Add0~61_sumout ),
	.datad(!\decode|BR|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~55 .extended_lut = "off";
defparam \decode|regde|rdo2~55 .lut_mask = 64'h2227222777277727;
defparam \decode|regde|rdo2~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N2
dffeas \decode|regde|rdo2[17] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[17] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N30
cyclonev_lcell_comb \execute|mux_ra2E|y[17]~34 (
// Equation(s):
// \execute|mux_ra2E|y[17]~34_combout  = ( \mux_wb|y[17]~17_combout  & ( \execute|regem|ALUResultM [17] & ( ((\hazard|ForwardBE [1]) # (\hazard|ForwardBE[0]~2_combout )) # (\decode|regde|rdo2 [17]) ) ) ) # ( !\mux_wb|y[17]~17_combout  & ( 
// \execute|regem|ALUResultM [17] & ( (!\hazard|ForwardBE[0]~2_combout  & ((\hazard|ForwardBE [1]) # (\decode|regde|rdo2 [17]))) ) ) ) # ( \mux_wb|y[17]~17_combout  & ( !\execute|regem|ALUResultM [17] & ( ((\decode|regde|rdo2 [17] & !\hazard|ForwardBE [1])) 
// # (\hazard|ForwardBE[0]~2_combout ) ) ) ) # ( !\mux_wb|y[17]~17_combout  & ( !\execute|regem|ALUResultM [17] & ( (\decode|regde|rdo2 [17] & (!\hazard|ForwardBE[0]~2_combout  & !\hazard|ForwardBE [1])) ) ) )

	.dataa(!\decode|regde|rdo2 [17]),
	.datab(!\hazard|ForwardBE[0]~2_combout ),
	.datac(gnd),
	.datad(!\hazard|ForwardBE [1]),
	.datae(!\mux_wb|y[17]~17_combout ),
	.dataf(!\execute|regem|ALUResultM [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[17]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[17]~34 .extended_lut = "off";
defparam \execute|mux_ra2E|y[17]~34 .lut_mask = 64'h4400773344CC77FF;
defparam \execute|mux_ra2E|y[17]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N45
cyclonev_lcell_comb \decode|regde|rdo1~17 (
// Equation(s):
// \decode|regde|rdo1~17_combout  = ( \decode|BR|rf[2][17]~q  & ( \decode|BR|rf[1][17]~q  & ( (!\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14])) # (\decode|BR|rf[0][17]~q ))) # (\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14]) # 
// (\decode|BR|rf[3][17]~q )))) ) ) ) # ( !\decode|BR|rf[2][17]~q  & ( \decode|BR|rf[1][17]~q  & ( (!\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14])) # (\decode|BR|rf[0][17]~q ))) # (\fetch|regfd|instDV [15] & (((\decode|BR|rf[3][17]~q  & 
// \fetch|regfd|instDV [14])))) ) ) ) # ( \decode|BR|rf[2][17]~q  & ( !\decode|BR|rf[1][17]~q  & ( (!\fetch|regfd|instDV [15] & (\decode|BR|rf[0][17]~q  & ((!\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14]) # 
// (\decode|BR|rf[3][17]~q )))) ) ) ) # ( !\decode|BR|rf[2][17]~q  & ( !\decode|BR|rf[1][17]~q  & ( (!\fetch|regfd|instDV [15] & (\decode|BR|rf[0][17]~q  & ((!\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & (((\decode|BR|rf[3][17]~q  & 
// \fetch|regfd|instDV [14])))) ) ) )

	.dataa(!\decode|BR|rf[0][17]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[3][17]~q ),
	.datad(!\fetch|regfd|instDV [14]),
	.datae(!\decode|BR|rf[2][17]~q ),
	.dataf(!\decode|BR|rf[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~17 .extended_lut = "off";
defparam \decode|regde|rdo1~17 .lut_mask = 64'h4403770344CF77CF;
defparam \decode|regde|rdo1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N46
dffeas \decode|regde|rdo1[17] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[17] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N42
cyclonev_lcell_comb \execute|mux_ra1E|y[17]~17 (
// Equation(s):
// \execute|mux_ra1E|y[17]~17_combout  = ( \mux_wb|y[17]~17_combout  & ( \execute|regem|ALUResultM [17] & ( ((\decode|regde|rdo1 [17]) # (\hazard|ForwardAE [1])) # (\hazard|ForwardAE[0]~0_combout ) ) ) ) # ( !\mux_wb|y[17]~17_combout  & ( 
// \execute|regem|ALUResultM [17] & ( ((!\hazard|ForwardAE[0]~0_combout  & \decode|regde|rdo1 [17])) # (\hazard|ForwardAE [1]) ) ) ) # ( \mux_wb|y[17]~17_combout  & ( !\execute|regem|ALUResultM [17] & ( (!\hazard|ForwardAE [1] & ((\decode|regde|rdo1 [17]) # 
// (\hazard|ForwardAE[0]~0_combout ))) ) ) ) # ( !\mux_wb|y[17]~17_combout  & ( !\execute|regem|ALUResultM [17] & ( (!\hazard|ForwardAE[0]~0_combout  & (!\hazard|ForwardAE [1] & \decode|regde|rdo1 [17])) ) ) )

	.dataa(!\hazard|ForwardAE[0]~0_combout ),
	.datab(!\hazard|ForwardAE [1]),
	.datac(!\decode|regde|rdo1 [17]),
	.datad(gnd),
	.datae(!\mux_wb|y[17]~17_combout ),
	.dataf(!\execute|regem|ALUResultM [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[17]~17 .extended_lut = "off";
defparam \execute|mux_ra1E|y[17]~17 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \execute|mux_ra1E|y[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N45
cyclonev_lcell_comb \execute|alu|temp_B[16]~12 (
// Equation(s):
// \execute|alu|temp_B[16]~12_combout  = ( \decode|regde|ALUControlE [0] & ( \execute|mux_ra2E|y[16]~33_combout  & ( \decode|regde|ALUSrcE~q  ) ) ) # ( !\decode|regde|ALUControlE [0] & ( \execute|mux_ra2E|y[16]~33_combout  & ( !\decode|regde|ALUSrcE~q  ) ) ) 
// # ( \decode|regde|ALUControlE [0] & ( !\execute|mux_ra2E|y[16]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(gnd),
	.datae(!\decode|regde|ALUControlE [0]),
	.dataf(!\execute|mux_ra2E|y[16]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[16]~12 .extended_lut = "off";
defparam \execute|alu|temp_B[16]~12 .lut_mask = 64'h0000FFFFF0F00F0F;
defparam \execute|alu|temp_B[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N51
cyclonev_lcell_comb \execute|alu|sumador|forloop[16].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[16].sumador|Cout~0_combout  = ( \execute|alu|temp_B[16]~12_combout  & ( (!\execute|alu|sumador|forloop[15].sumador|Cout~0_combout ) # (\execute|mux_ra1E|y[16]~16_combout ) ) ) # ( !\execute|alu|temp_B[16]~12_combout  & ( 
// (\execute|mux_ra1E|y[16]~16_combout  & !\execute|alu|sumador|forloop[15].sumador|Cout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra1E|y[16]~16_combout ),
	.datad(!\execute|alu|sumador|forloop[15].sumador|Cout~0_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|temp_B[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[16].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[16].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[16].sumador|Cout~0 .lut_mask = 64'h0F000F00FF0FFF0F;
defparam \execute|alu|sumador|forloop[16].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N36
cyclonev_lcell_comb \execute|alu|Result[17]~13 (
// Equation(s):
// \execute|alu|Result[17]~13_combout  = ( \decode|regde|ALUSrcE~q  & ( \execute|alu|sumador|forloop[16].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[17]~17_combout  & (!\decode|regde|ALUControlE [0] & !\decode|regde|ALUControlE [1])) # 
// (\execute|mux_ra1E|y[17]~17_combout  & (\decode|regde|ALUControlE [0])) ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( \execute|alu|sumador|forloop[16].sumador|Cout~0_combout  & ( (!\execute|mux_ra2E|y[17]~34_combout  & ((!\execute|mux_ra1E|y[17]~17_combout  & 
// (!\decode|regde|ALUControlE [0] & !\decode|regde|ALUControlE [1])) # (\execute|mux_ra1E|y[17]~17_combout  & (\decode|regde|ALUControlE [0])))) # (\execute|mux_ra2E|y[17]~34_combout  & ((!\execute|mux_ra1E|y[17]~17_combout  & (\decode|regde|ALUControlE 
// [0])) # (\execute|mux_ra1E|y[17]~17_combout  & ((!\decode|regde|ALUControlE [0]) # (\decode|regde|ALUControlE [1]))))) ) ) ) # ( \decode|regde|ALUSrcE~q  & ( !\execute|alu|sumador|forloop[16].sumador|Cout~0_combout  & ( 
// (!\execute|mux_ra1E|y[17]~17_combout  & (\decode|regde|ALUControlE [0] & !\decode|regde|ALUControlE [1])) # (\execute|mux_ra1E|y[17]~17_combout  & (!\decode|regde|ALUControlE [0] $ (\decode|regde|ALUControlE [1]))) ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( 
// !\execute|alu|sumador|forloop[16].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra2E|y[17]~34_combout  $ (!\execute|mux_ra1E|y[17]~17_combout  $ (\decode|regde|ALUControlE [0])))) # (\decode|regde|ALUControlE [1] & 
// ((!\execute|mux_ra2E|y[17]~34_combout  & (\execute|mux_ra1E|y[17]~17_combout  & \decode|regde|ALUControlE [0])) # (\execute|mux_ra2E|y[17]~34_combout  & ((\decode|regde|ALUControlE [0]) # (\execute|mux_ra1E|y[17]~17_combout ))))) ) ) )

	.dataa(!\execute|mux_ra2E|y[17]~34_combout ),
	.datab(!\execute|mux_ra1E|y[17]~17_combout ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\decode|regde|ALUControlE [1]),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|alu|sumador|forloop[16].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[17]~13 .extended_lut = "off";
defparam \execute|alu|Result[17]~13 .lut_mask = 64'h69173C039617C303;
defparam \execute|alu|Result[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N44
dffeas \execute|regem|ALUResultM[18] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [18]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[18] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y15_N38
dffeas \memory|regmw|ALUOutW[18] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[18] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N50
dffeas \fetch|PC|outPC[18] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[18] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N48
cyclonev_lcell_comb \fetch|Add0~65 (
// Equation(s):
// \fetch|Add0~65_sumout  = SUM(( \fetch|PC|outPC [18] ) + ( GND ) + ( \fetch|Add0~62  ))
// \fetch|Add0~66  = CARRY(( \fetch|PC|outPC [18] ) + ( GND ) + ( \fetch|Add0~62  ))

	.dataa(!\fetch|PC|outPC [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~65_sumout ),
	.cout(\fetch|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~65 .extended_lut = "off";
defparam \fetch|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N8
dffeas \decode|BR|rf[4][18] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][18] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y15_N19
dffeas \decode|BR|rf[7][18] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][18] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N14
dffeas \decode|BR|rf[6][18] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][18] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N0
cyclonev_lcell_comb \decode|BR|rf[5][18]~feeder (
// Equation(s):
// \decode|BR|rf[5][18]~feeder_combout  = ( \mux_wb|y[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][18]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N1
dffeas \decode|BR|rf[5][18] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][18] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N12
cyclonev_lcell_comb \decode|regde|rdo2~57 (
// Equation(s):
// \decode|regde|rdo2~57_combout  = ( \decode|BR|rf[6][18]~q  & ( \decode|BR|rf[5][18]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[4][18]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((!\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[7][18]~q )))) ) ) ) # ( !\decode|BR|rf[6][18]~q  & ( \decode|BR|rf[5][18]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[4][18]~q ))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[7][18]~q )))) ) ) ) # ( \decode|BR|rf[6][18]~q  & ( !\decode|BR|rf[5][18]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[4][18]~q  & 
// (!\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[7][18]~q )))) ) ) ) # ( !\decode|BR|rf[6][18]~q  & ( !\decode|BR|rf[5][18]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// (\decode|BR|rf[4][18]~q  & (!\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[7][18]~q )))) ) ) )

	.dataa(!\decode|BR|rf[4][18]~q ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[7][18]~q ),
	.datae(!\decode|BR|rf[6][18]~q ),
	.dataf(!\decode|BR|rf[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~57 .extended_lut = "off";
defparam \decode|regde|rdo2~57 .lut_mask = 64'h404370734C4F7C7F;
defparam \decode|regde|rdo2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N44
dffeas \decode|BR|rf[2][18] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][18] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N36
cyclonev_lcell_comb \decode|BR|rf[1][18]~feeder (
// Equation(s):
// \decode|BR|rf[1][18]~feeder_combout  = \mux_wb|y[18]~18_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[18]~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][18]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][18]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N38
dffeas \decode|BR|rf[1][18] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][18] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N55
dffeas \decode|BR|rf[3][18] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][18] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N20
dffeas \decode|BR|rf[0][18] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][18] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N54
cyclonev_lcell_comb \decode|regde|rdo2~56 (
// Equation(s):
// \decode|regde|rdo2~56_combout  = ( \decode|BR|rf[3][18]~q  & ( \decode|BR|rf[0][18]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout ) # ((\decode|BR|rf[1][18]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((\decode|BR|rf[2][18]~q )) # (\decode|mux_ra2|y[0]~0_combout ))) ) ) ) # ( !\decode|BR|rf[3][18]~q  & ( \decode|BR|rf[0][18]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout ) # ((\decode|BR|rf[1][18]~q )))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[2][18]~q ))) ) ) ) # ( \decode|BR|rf[3][18]~q  & ( !\decode|BR|rf[0][18]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|mux_ra2|y[0]~0_combout  & 
// ((\decode|BR|rf[1][18]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[2][18]~q )) # (\decode|mux_ra2|y[0]~0_combout ))) ) ) ) # ( !\decode|BR|rf[3][18]~q  & ( !\decode|BR|rf[0][18]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[1][18]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[2][18]~q ))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[2][18]~q ),
	.datad(!\decode|BR|rf[1][18]~q ),
	.datae(!\decode|BR|rf[3][18]~q ),
	.dataf(!\decode|BR|rf[0][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~56 .extended_lut = "off";
defparam \decode|regde|rdo2~56 .lut_mask = 64'h042615378CAE9DBF;
defparam \decode|regde|rdo2~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N54
cyclonev_lcell_comb \decode|regde|rdo2~58 (
// Equation(s):
// \decode|regde|rdo2~58_combout  = ( \decode|regde|rdo2~57_combout  & ( \decode|regde|rdo2~56_combout  & ( ((!\decode|mux_ra2|y[2]~2_combout ) # (!\decode|BR|Equal1~0_combout )) # (\fetch|Add0~65_sumout ) ) ) ) # ( !\decode|regde|rdo2~57_combout  & ( 
// \decode|regde|rdo2~56_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((\fetch|Add0~65_sumout  & \decode|BR|Equal1~0_combout )) ) ) ) # ( \decode|regde|rdo2~57_combout  & ( !\decode|regde|rdo2~56_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~65_sumout ))) ) ) ) # ( !\decode|regde|rdo2~57_combout  & ( !\decode|regde|rdo2~56_combout  & ( (\fetch|Add0~65_sumout  & (\decode|mux_ra2|y[2]~2_combout  & \decode|BR|Equal1~0_combout )) ) ) )

	.dataa(!\fetch|Add0~65_sumout ),
	.datab(gnd),
	.datac(!\decode|mux_ra2|y[2]~2_combout ),
	.datad(!\decode|BR|Equal1~0_combout ),
	.datae(!\decode|regde|rdo2~57_combout ),
	.dataf(!\decode|regde|rdo2~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~58 .extended_lut = "off";
defparam \decode|regde|rdo2~58 .lut_mask = 64'h00050F05F0F5FFF5;
defparam \decode|regde|rdo2~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N56
dffeas \decode|regde|rdo2[18] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[18] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N51
cyclonev_lcell_comb \execute|mux_ra2E|y[18]~35 (
// Equation(s):
// \execute|mux_ra2E|y[18]~35_combout  = ( \hazard|ForwardBE[0]~2_combout  & ( \mux_wb|y[18]~18_combout  ) ) # ( !\hazard|ForwardBE[0]~2_combout  & ( (!\hazard|ForwardBE [1] & ((\decode|regde|rdo2 [18]))) # (\hazard|ForwardBE [1] & (\execute|regem|ALUResultM 
// [18])) ) )

	.dataa(!\mux_wb|y[18]~18_combout ),
	.datab(!\execute|regem|ALUResultM [18]),
	.datac(!\hazard|ForwardBE [1]),
	.datad(!\decode|regde|rdo2 [18]),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[18]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[18]~35 .extended_lut = "off";
defparam \execute|mux_ra2E|y[18]~35 .lut_mask = 64'h03F303F355555555;
defparam \execute|mux_ra2E|y[18]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N35
dffeas \execute|regem|WriteDataM[18] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[18]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [18]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[18] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [18]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\memory|regmw|ALUOutW [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [18]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [18]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [18]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N24
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) 
// ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) 
// ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) 
// ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [18]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [18]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [18]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [18]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 18;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N27
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a242~portadataout ) ) ) ) 
// # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a210~portadataout 
// )) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a242~portadataout  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a210~portadataout )) ) 
// ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h3355000F3355FF0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N39
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0_combout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1_combout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1_combout ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N40
dffeas \memory|regmw|ReadDataW[18] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w18_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[18] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N36
cyclonev_lcell_comb \mux_wb|y[18]~18 (
// Equation(s):
// \mux_wb|y[18]~18_combout  = ( \memory|regmw|ReadDataW [18] & ( (\memory|regmw|ALUOutW [18]) # (\memory|regmw|MemtoRegW~q ) ) ) # ( !\memory|regmw|ReadDataW [18] & ( (!\memory|regmw|MemtoRegW~q  & \memory|regmw|ALUOutW [18]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|MemtoRegW~q ),
	.datad(!\memory|regmw|ALUOutW [18]),
	.datae(gnd),
	.dataf(!\memory|regmw|ReadDataW [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[18]~18 .extended_lut = "off";
defparam \mux_wb|y[18]~18 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mux_wb|y[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N54
cyclonev_lcell_comb \decode|regde|rdo1~18 (
// Equation(s):
// \decode|regde|rdo1~18_combout  = ( \decode|BR|rf[0][18]~q  & ( \decode|BR|rf[2][18]~q  & ( (!\fetch|regfd|instDV [14]) # ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[1][18]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[3][18]~q ))) ) ) ) # ( 
// !\decode|BR|rf[0][18]~q  & ( \decode|BR|rf[2][18]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[1][18]~q ))) # (\fetch|regfd|instDV [15] & 
// (\decode|BR|rf[3][18]~q )))) ) ) ) # ( \decode|BR|rf[0][18]~q  & ( !\decode|BR|rf[2][18]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[1][18]~q ))) # 
// (\fetch|regfd|instDV [15] & (\decode|BR|rf[3][18]~q )))) ) ) ) # ( !\decode|BR|rf[0][18]~q  & ( !\decode|BR|rf[2][18]~q  & ( (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[1][18]~q ))) # (\fetch|regfd|instDV [15] & 
// (\decode|BR|rf[3][18]~q )))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[3][18]~q ),
	.datac(!\decode|BR|rf[1][18]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[0][18]~q ),
	.dataf(!\decode|BR|rf[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~18 .extended_lut = "off";
defparam \decode|regde|rdo1~18 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \decode|regde|rdo1~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N55
dffeas \decode|regde|rdo1[18] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[18] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N48
cyclonev_lcell_comb \execute|mux_ra1E|y[18]~18 (
// Equation(s):
// \execute|mux_ra1E|y[18]~18_combout  = ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [18] ) ) # ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [18]))) # (\hazard|ForwardAE[0]~0_combout  & 
// (\mux_wb|y[18]~18_combout )) ) )

	.dataa(!\mux_wb|y[18]~18_combout ),
	.datab(!\execute|regem|ALUResultM [18]),
	.datac(!\decode|regde|rdo1 [18]),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[18]~18 .extended_lut = "off";
defparam \execute|mux_ra1E|y[18]~18 .lut_mask = 64'h0F550F5533333333;
defparam \execute|mux_ra1E|y[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N21
cyclonev_lcell_comb \execute|alu|temp_B[17]~13 (
// Equation(s):
// \execute|alu|temp_B[17]~13_combout  = ( \execute|mux_ra2E|y[17]~34_combout  & ( !\decode|regde|ALUControlE [0] $ (\decode|regde|ALUSrcE~q ) ) ) # ( !\execute|mux_ra2E|y[17]~34_combout  & ( \decode|regde|ALUControlE [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[17]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[17]~13 .extended_lut = "off";
defparam \execute|alu|temp_B[17]~13 .lut_mask = 64'h0F0F0F0FF00FF00F;
defparam \execute|alu|temp_B[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N3
cyclonev_lcell_comb \execute|alu|sumador|forloop[17].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[17].sumador|Cout~0_combout  = ( \execute|alu|temp_B[17]~13_combout  & ( (\execute|alu|sumador|forloop[16].sumador|Cout~0_combout ) # (\execute|mux_ra1E|y[17]~17_combout ) ) ) # ( !\execute|alu|temp_B[17]~13_combout  & ( 
// (\execute|mux_ra1E|y[17]~17_combout  & \execute|alu|sumador|forloop[16].sumador|Cout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra1E|y[17]~17_combout ),
	.datad(!\execute|alu|sumador|forloop[16].sumador|Cout~0_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|temp_B[17]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[17].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[17].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[17].sumador|Cout~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \execute|alu|sumador|forloop[17].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N42
cyclonev_lcell_comb \execute|alu|Result[18]~14 (
// Equation(s):
// \execute|alu|Result[18]~14_combout  = ( \execute|mux_ra2E|y[18]~35_combout  & ( \execute|alu|sumador|forloop[17].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & ((!\execute|mux_ra1E|y[18]~18_combout  & (!\decode|regde|ALUControlE [1] & 
// \decode|regde|ALUSrcE~q )) # (\execute|mux_ra1E|y[18]~18_combout  & ((!\decode|regde|ALUSrcE~q ))))) # (\decode|regde|ALUControlE [0] & ((!\execute|mux_ra1E|y[18]~18_combout  & ((!\decode|regde|ALUSrcE~q ))) # (\execute|mux_ra1E|y[18]~18_combout  & 
// ((\decode|regde|ALUSrcE~q ) # (\decode|regde|ALUControlE [1]))))) ) ) ) # ( !\execute|mux_ra2E|y[18]~35_combout  & ( \execute|alu|sumador|forloop[17].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & (!\execute|mux_ra1E|y[18]~18_combout  & 
// !\decode|regde|ALUControlE [1])) # (\decode|regde|ALUControlE [0] & (\execute|mux_ra1E|y[18]~18_combout )) ) ) ) # ( \execute|mux_ra2E|y[18]~35_combout  & ( !\execute|alu|sumador|forloop[17].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & 
// (!\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[18]~18_combout  $ (!\decode|regde|ALUSrcE~q )))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (\execute|mux_ra1E|y[18]~18_combout  & !\decode|regde|ALUSrcE~q )) # 
// (\decode|regde|ALUControlE [0] & ((!\decode|regde|ALUSrcE~q ) # (\execute|mux_ra1E|y[18]~18_combout ))))) ) ) ) # ( !\execute|mux_ra2E|y[18]~35_combout  & ( !\execute|alu|sumador|forloop[17].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & 
// (\execute|mux_ra1E|y[18]~18_combout  & !\decode|regde|ALUControlE [1])) # (\decode|regde|ALUControlE [0] & (!\execute|mux_ra1E|y[18]~18_combout  $ (\decode|regde|ALUControlE [1]))) ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\execute|mux_ra1E|y[18]~18_combout ),
	.datac(!\decode|regde|ALUControlE [1]),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(!\execute|mux_ra2E|y[18]~35_combout ),
	.dataf(!\execute|alu|sumador|forloop[17].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[18]~14 .extended_lut = "off";
defparam \execute|alu|Result[18]~14 .lut_mask = 64'h6161976191916791;
defparam \execute|alu|Result[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N56
dffeas \execute|regem|ALUResultM[19] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[19]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [19]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[19] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N52
dffeas \fetch|PC|outPC[19] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[19] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N51
cyclonev_lcell_comb \fetch|Add0~69 (
// Equation(s):
// \fetch|Add0~69_sumout  = SUM(( \fetch|PC|outPC [19] ) + ( GND ) + ( \fetch|Add0~66  ))
// \fetch|Add0~70  = CARRY(( \fetch|PC|outPC [19] ) + ( GND ) + ( \fetch|Add0~66  ))

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~69_sumout ),
	.cout(\fetch|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~69 .extended_lut = "off";
defparam \fetch|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \fetch|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N2
dffeas \decode|BR|rf[1][19] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][19] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N12
cyclonev_lcell_comb \decode|BR|rf[0][19]~feeder (
// Equation(s):
// \decode|BR|rf[0][19]~feeder_combout  = ( \mux_wb|y[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][19]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N13
dffeas \decode|BR|rf[0][19] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][19] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N20
dffeas \decode|BR|rf[3][19] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][19] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N18
cyclonev_lcell_comb \decode|regde|rdo2~59 (
// Equation(s):
// \decode|regde|rdo2~59_combout  = ( \decode|BR|rf[3][19]~q  & ( \decode|BR|rf[2][19]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][19]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][19]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][19]~q  & ( \decode|BR|rf[2][19]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][19]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][19]~q )))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[3][19]~q  & ( !\decode|BR|rf[2][19]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][19]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][19]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[3][19]~q  & ( !\decode|BR|rf[2][19]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][19]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][19]~q )))) ) ) )

	.dataa(!\decode|BR|rf[1][19]~q ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[0][19]~q ),
	.datae(!\decode|BR|rf[3][19]~q ),
	.dataf(!\decode|BR|rf[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~59 .extended_lut = "off";
defparam \decode|regde|rdo2~59 .lut_mask = 64'h04C407C734F437F7;
defparam \decode|regde|rdo2~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N3
cyclonev_lcell_comb \decode|BR|rf[5][19]~feeder (
// Equation(s):
// \decode|BR|rf[5][19]~feeder_combout  = ( \mux_wb|y[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][19]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N4
dffeas \decode|BR|rf[5][19] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][19] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N9
cyclonev_lcell_comb \decode|BR|rf[4][19]~feeder (
// Equation(s):
// \decode|BR|rf[4][19]~feeder_combout  = ( \mux_wb|y[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][19]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N10
dffeas \decode|BR|rf[4][19] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][19] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N29
dffeas \decode|BR|rf[6][19] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][19] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \decode|BR|rf[7][19]~feeder (
// Equation(s):
// \decode|BR|rf[7][19]~feeder_combout  = \mux_wb|y[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_wb|y[19]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][19]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|BR|rf[7][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N14
dffeas \decode|BR|rf[7][19] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][19] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N27
cyclonev_lcell_comb \decode|regde|rdo2~60 (
// Equation(s):
// \decode|regde|rdo2~60_combout  = ( \decode|BR|rf[6][19]~q  & ( \decode|BR|rf[7][19]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[4][19]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[5][19]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[6][19]~q  & ( \decode|BR|rf[7][19]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][19]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[5][19]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( \decode|BR|rf[6][19]~q  & ( !\decode|BR|rf[7][19]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][19]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][19]~q ))) ) ) ) # ( !\decode|BR|rf[6][19]~q  & ( !\decode|BR|rf[7][19]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[4][19]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[5][19]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[5][19]~q ),
	.datad(!\decode|BR|rf[4][19]~q ),
	.datae(!\decode|BR|rf[6][19]~q ),
	.dataf(!\decode|BR|rf[7][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~60 .extended_lut = "off";
defparam \decode|regde|rdo2~60 .lut_mask = 64'h048C26AE159D37BF;
defparam \decode|regde|rdo2~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N42
cyclonev_lcell_comb \decode|regde|rdo2~61 (
// Equation(s):
// \decode|regde|rdo2~61_combout  = ( \decode|regde|rdo2~60_combout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~59_combout )))) # (\decode|mux_ra2|y[2]~2_combout  & (((!\decode|BR|Equal1~0_combout )) # (\fetch|Add0~69_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~60_combout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~59_combout )))) # (\decode|mux_ra2|y[2]~2_combout  & (\fetch|Add0~69_sumout  & (\decode|BR|Equal1~0_combout ))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\fetch|Add0~69_sumout ),
	.datac(!\decode|BR|Equal1~0_combout ),
	.datad(!\decode|regde|rdo2~59_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~61 .extended_lut = "off";
defparam \decode|regde|rdo2~61 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \decode|regde|rdo2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N43
dffeas \decode|regde|rdo2[19] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[19] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N6
cyclonev_lcell_comb \execute|mux_ra2E|y[19]~36 (
// Equation(s):
// \execute|mux_ra2E|y[19]~36_combout  = ( \mux_wb|y[19]~19_combout  & ( \decode|regde|rdo2 [19] & ( (!\hazard|ForwardBE [1]) # ((\execute|regem|ALUResultM [19]) # (\hazard|ForwardBE[0]~2_combout )) ) ) ) # ( !\mux_wb|y[19]~19_combout  & ( \decode|regde|rdo2 
// [19] & ( (!\hazard|ForwardBE[0]~2_combout  & ((!\hazard|ForwardBE [1]) # (\execute|regem|ALUResultM [19]))) ) ) ) # ( \mux_wb|y[19]~19_combout  & ( !\decode|regde|rdo2 [19] & ( ((\hazard|ForwardBE [1] & \execute|regem|ALUResultM [19])) # 
// (\hazard|ForwardBE[0]~2_combout ) ) ) ) # ( !\mux_wb|y[19]~19_combout  & ( !\decode|regde|rdo2 [19] & ( (\hazard|ForwardBE [1] & (!\hazard|ForwardBE[0]~2_combout  & \execute|regem|ALUResultM [19])) ) ) )

	.dataa(!\hazard|ForwardBE [1]),
	.datab(!\hazard|ForwardBE[0]~2_combout ),
	.datac(!\execute|regem|ALUResultM [19]),
	.datad(gnd),
	.datae(!\mux_wb|y[19]~19_combout ),
	.dataf(!\decode|regde|rdo2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[19]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[19]~36 .extended_lut = "off";
defparam \execute|mux_ra2E|y[19]~36 .lut_mask = 64'h040437378C8CBFBF;
defparam \execute|mux_ra2E|y[19]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N8
dffeas \execute|regem|WriteDataM[19] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[19]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [19]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[19] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [19]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [19]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [19]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [19]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N39
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a147~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a147~portadataout  & 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h0F000FFF55335533;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [19]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [19]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [19]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [19]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a115~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a19~portadataout  
// & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N6
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1_combout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0_combout  & 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~2 .lut_mask = 64'h05050505F5F5F5F5;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N7
dffeas \memory|regmw|ReadDataW[19] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w19_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[19] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N29
dffeas \memory|regmw|ALUOutW[19] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[19] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N27
cyclonev_lcell_comb \mux_wb|y[19]~19 (
// Equation(s):
// \mux_wb|y[19]~19_combout  = ( \memory|regmw|ALUOutW [19] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [19] ) ) ) # ( !\memory|regmw|ALUOutW [19] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [19] ) ) ) # ( 
// \memory|regmw|ALUOutW [19] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|regmw|ReadDataW [19]),
	.datae(!\memory|regmw|ALUOutW [19]),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[19]~19 .extended_lut = "off";
defparam \mux_wb|y[19]~19 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \mux_wb|y[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N30
cyclonev_lcell_comb \decode|BR|rf[2][19]~feeder (
// Equation(s):
// \decode|BR|rf[2][19]~feeder_combout  = \mux_wb|y[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_wb|y[19]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][19]~feeder .extended_lut = "off";
defparam \decode|BR|rf[2][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|BR|rf[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N32
dffeas \decode|BR|rf[2][19] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][19] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N0
cyclonev_lcell_comb \decode|regde|rdo1~19 (
// Equation(s):
// \decode|regde|rdo1~19_combout  = ( \fetch|regfd|instDV [14] & ( \decode|BR|rf[3][19]~q  & ( (\decode|BR|rf[1][19]~q ) # (\fetch|regfd|instDV [15]) ) ) ) # ( !\fetch|regfd|instDV [14] & ( \decode|BR|rf[3][19]~q  & ( (!\fetch|regfd|instDV [15] & 
// ((\decode|BR|rf[0][19]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][19]~q )) ) ) ) # ( \fetch|regfd|instDV [14] & ( !\decode|BR|rf[3][19]~q  & ( (!\fetch|regfd|instDV [15] & \decode|BR|rf[1][19]~q ) ) ) ) # ( !\fetch|regfd|instDV [14] & ( 
// !\decode|BR|rf[3][19]~q  & ( (!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][19]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][19]~q )) ) ) )

	.dataa(!\decode|BR|rf[2][19]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[0][19]~q ),
	.datad(!\decode|BR|rf[1][19]~q ),
	.datae(!\fetch|regfd|instDV [14]),
	.dataf(!\decode|BR|rf[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~19 .extended_lut = "off";
defparam \decode|regde|rdo1~19 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \decode|regde|rdo1~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N2
dffeas \decode|regde|rdo1[19] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[19] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N0
cyclonev_lcell_comb \execute|mux_ra1E|y[19]~19 (
// Equation(s):
// \execute|mux_ra1E|y[19]~19_combout  = ( \hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & ((\mux_wb|y[19]~19_combout ))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [19])) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( 
// (!\hazard|ForwardAE [1] & ((\decode|regde|rdo1 [19]))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [19])) ) )

	.dataa(!\execute|regem|ALUResultM [19]),
	.datab(!\decode|regde|rdo1 [19]),
	.datac(!\mux_wb|y[19]~19_combout ),
	.datad(!\hazard|ForwardAE [1]),
	.datae(!\hazard|ForwardAE[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[19]~19 .extended_lut = "off";
defparam \execute|mux_ra1E|y[19]~19 .lut_mask = 64'h33550F5533550F55;
defparam \execute|mux_ra1E|y[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N39
cyclonev_lcell_comb \execute|mux_op2|y[19]~0 (
// Equation(s):
// \execute|mux_op2|y[19]~0_combout  = ( !\decode|regde|ALUSrcE~q  & ( \execute|mux_ra2E|y[19]~36_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|mux_ra2E|y[19]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_op2|y[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_op2|y[19]~0 .extended_lut = "off";
defparam \execute|mux_op2|y[19]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \execute|mux_op2|y[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N30
cyclonev_lcell_comb \execute|alu|temp_B[18]~14 (
// Equation(s):
// \execute|alu|temp_B[18]~14_combout  = ( \execute|mux_ra2E|y[18]~35_combout  & ( !\decode|regde|ALUSrcE~q  $ (\decode|regde|ALUControlE [0]) ) ) # ( !\execute|mux_ra2E|y[18]~35_combout  & ( \decode|regde|ALUControlE [0] ) )

	.dataa(gnd),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[18]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[18]~14 .extended_lut = "off";
defparam \execute|alu|temp_B[18]~14 .lut_mask = 64'h0F0F0F0FC3C3C3C3;
defparam \execute|alu|temp_B[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N27
cyclonev_lcell_comb \execute|alu|sumador|forloop[18].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[18].sumador|Cout~0_combout  = ( \execute|alu|temp_B[18]~14_combout  & ( \execute|mux_ra1E|y[18]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra1E|y[18]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|alu|temp_B[18]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[18].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[18].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[18].sumador|Cout~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \execute|alu|sumador|forloop[18].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N6
cyclonev_lcell_comb \execute|alu|sumador|forloop[18].sumador|Cout~1 (
// Equation(s):
// \execute|alu|sumador|forloop[18].sumador|Cout~1_combout  = ( !\execute|alu|temp_B[18]~14_combout  & ( !\execute|mux_ra1E|y[18]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra1E|y[18]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|alu|temp_B[18]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[18].sumador|Cout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[18].sumador|Cout~1 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[18].sumador|Cout~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \execute|alu|sumador|forloop[18].sumador|Cout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N36
cyclonev_lcell_comb \execute|alu|sumador|forloop[18].sumador|Cout~2 (
// Equation(s):
// \execute|alu|sumador|forloop[18].sumador|Cout~2_combout  = ( \execute|alu|temp_B[16]~12_combout  & ( \execute|alu|sumador|forloop[15].sumador|Cout~0_combout  & ( (!\execute|alu|sumador|forloop[18].sumador|Cout~1_combout  & 
// ((!\execute|mux_ra1E|y[17]~17_combout  & (\execute|mux_ra1E|y[16]~16_combout  & \execute|alu|temp_B[17]~13_combout )) # (\execute|mux_ra1E|y[17]~17_combout  & ((\execute|alu|temp_B[17]~13_combout ) # (\execute|mux_ra1E|y[16]~16_combout ))))) ) ) ) # ( 
// !\execute|alu|temp_B[16]~12_combout  & ( \execute|alu|sumador|forloop[15].sumador|Cout~0_combout  & ( (\execute|mux_ra1E|y[17]~17_combout  & (!\execute|alu|sumador|forloop[18].sumador|Cout~1_combout  & \execute|alu|temp_B[17]~13_combout )) ) ) ) # ( 
// \execute|alu|temp_B[16]~12_combout  & ( !\execute|alu|sumador|forloop[15].sumador|Cout~0_combout  & ( (!\execute|alu|sumador|forloop[18].sumador|Cout~1_combout  & ((\execute|alu|temp_B[17]~13_combout ) # (\execute|mux_ra1E|y[17]~17_combout ))) ) ) ) # ( 
// !\execute|alu|temp_B[16]~12_combout  & ( !\execute|alu|sumador|forloop[15].sumador|Cout~0_combout  & ( (!\execute|alu|sumador|forloop[18].sumador|Cout~1_combout  & ((!\execute|mux_ra1E|y[17]~17_combout  & (\execute|mux_ra1E|y[16]~16_combout  & 
// \execute|alu|temp_B[17]~13_combout )) # (\execute|mux_ra1E|y[17]~17_combout  & ((\execute|alu|temp_B[17]~13_combout ) # (\execute|mux_ra1E|y[16]~16_combout ))))) ) ) )

	.dataa(!\execute|mux_ra1E|y[17]~17_combout ),
	.datab(!\execute|mux_ra1E|y[16]~16_combout ),
	.datac(!\execute|alu|sumador|forloop[18].sumador|Cout~1_combout ),
	.datad(!\execute|alu|temp_B[17]~13_combout ),
	.datae(!\execute|alu|temp_B[16]~12_combout ),
	.dataf(!\execute|alu|sumador|forloop[15].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[18].sumador|Cout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[18].sumador|Cout~2 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[18].sumador|Cout~2 .lut_mask = 64'h107050F000501070;
defparam \execute|alu|sumador|forloop[18].sumador|Cout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N54
cyclonev_lcell_comb \execute|alu|Result[19]~15 (
// Equation(s):
// \execute|alu|Result[19]~15_combout  = ( \execute|alu|sumador|forloop[18].sumador|Cout~0_combout  & ( \execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[19]~19_combout  & ((!\decode|regde|ALUControlE [0] & 
// (!\decode|regde|ALUControlE [1] & !\execute|mux_op2|y[19]~0_combout )) # (\decode|regde|ALUControlE [0] & ((\execute|mux_op2|y[19]~0_combout ))))) # (\execute|mux_ra1E|y[19]~19_combout  & ((!\decode|regde|ALUControlE [0] & 
// ((\execute|mux_op2|y[19]~0_combout ))) # (\decode|regde|ALUControlE [0] & ((!\execute|mux_op2|y[19]~0_combout ) # (\decode|regde|ALUControlE [1]))))) ) ) ) # ( !\execute|alu|sumador|forloop[18].sumador|Cout~0_combout  & ( 
// \execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[19]~19_combout  & ((!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] & !\execute|mux_op2|y[19]~0_combout )) # (\decode|regde|ALUControlE [0] & 
// ((\execute|mux_op2|y[19]~0_combout ))))) # (\execute|mux_ra1E|y[19]~19_combout  & ((!\decode|regde|ALUControlE [0] & ((\execute|mux_op2|y[19]~0_combout ))) # (\decode|regde|ALUControlE [0] & ((!\execute|mux_op2|y[19]~0_combout ) # 
// (\decode|regde|ALUControlE [1]))))) ) ) ) # ( \execute|alu|sumador|forloop[18].sumador|Cout~0_combout  & ( !\execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[19]~19_combout  & ((!\decode|regde|ALUControlE [0] & 
// (!\decode|regde|ALUControlE [1] & !\execute|mux_op2|y[19]~0_combout )) # (\decode|regde|ALUControlE [0] & ((\execute|mux_op2|y[19]~0_combout ))))) # (\execute|mux_ra1E|y[19]~19_combout  & ((!\decode|regde|ALUControlE [0] & 
// ((\execute|mux_op2|y[19]~0_combout ))) # (\decode|regde|ALUControlE [0] & ((!\execute|mux_op2|y[19]~0_combout ) # (\decode|regde|ALUControlE [1]))))) ) ) ) # ( !\execute|alu|sumador|forloop[18].sumador|Cout~0_combout  & ( 
// !\execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[19]~19_combout  $ (!\decode|regde|ALUControlE [0] $ (\execute|mux_op2|y[19]~0_combout )))) # (\decode|regde|ALUControlE [1] & 
// ((!\execute|mux_ra1E|y[19]~19_combout  & (\decode|regde|ALUControlE [0] & \execute|mux_op2|y[19]~0_combout )) # (\execute|mux_ra1E|y[19]~19_combout  & ((\execute|mux_op2|y[19]~0_combout ) # (\decode|regde|ALUControlE [0]))))) ) ) )

	.dataa(!\execute|mux_ra1E|y[19]~19_combout ),
	.datab(!\decode|regde|ALUControlE [1]),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\execute|mux_op2|y[19]~0_combout ),
	.datae(!\execute|alu|sumador|forloop[18].sumador|Cout~0_combout ),
	.dataf(!\execute|alu|sumador|forloop[18].sumador|Cout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[19]~15 .extended_lut = "off";
defparam \execute|alu|Result[19]~15 .lut_mask = 64'h4997855B855B855B;
defparam \execute|alu|Result[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N33
cyclonev_lcell_comb \decode|BR|rf[7][20]~feeder (
// Equation(s):
// \decode|BR|rf[7][20]~feeder_combout  = \mux_wb|y[20]~20_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[20]~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][20]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[7][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N34
dffeas \decode|BR|rf[7][20] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][20] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y17_N23
dffeas \decode|BR|rf[5][20] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][20] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N38
dffeas \decode|BR|rf[6][20] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][20] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y17_N12
cyclonev_lcell_comb \decode|BR|rf[4][20]~feeder (
// Equation(s):
// \decode|BR|rf[4][20]~feeder_combout  = \mux_wb|y[20]~20_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[20]~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][20]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y17_N14
dffeas \decode|BR|rf[4][20] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][20] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N36
cyclonev_lcell_comb \decode|regde|rdo2~63 (
// Equation(s):
// \decode|regde|rdo2~63_combout  = ( \decode|BR|rf[6][20]~q  & ( \decode|BR|rf[4][20]~q  & ( (!\decode|mux_ra2|y[0]~0_combout ) # ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[5][20]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[7][20]~q 
// ))) ) ) ) # ( !\decode|BR|rf[6][20]~q  & ( \decode|BR|rf[4][20]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[5][20]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[7][20]~q  & 
// (\decode|mux_ra2|y[0]~0_combout ))) ) ) ) # ( \decode|BR|rf[6][20]~q  & ( !\decode|BR|rf[4][20]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[5][20]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[7][20]~q ))) ) ) ) # ( !\decode|BR|rf[6][20]~q  & ( !\decode|BR|rf[4][20]~q  & ( (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[5][20]~q ))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[7][20]~q )))) ) ) )

	.dataa(!\decode|BR|rf[7][20]~q ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[5][20]~q ),
	.datae(!\decode|BR|rf[6][20]~q ),
	.dataf(!\decode|BR|rf[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~63 .extended_lut = "off";
defparam \decode|regde|rdo2~63 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \decode|regde|rdo2~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N55
dffeas \fetch|PC|outPC[20] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[20] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N54
cyclonev_lcell_comb \fetch|Add0~73 (
// Equation(s):
// \fetch|Add0~73_sumout  = SUM(( \fetch|PC|outPC [20] ) + ( GND ) + ( \fetch|Add0~70  ))
// \fetch|Add0~74  = CARRY(( \fetch|PC|outPC [20] ) + ( GND ) + ( \fetch|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~73_sumout ),
	.cout(\fetch|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~73 .extended_lut = "off";
defparam \fetch|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fetch|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N17
dffeas \decode|BR|rf[1][20] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][20] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y16_N19
dffeas \decode|BR|rf[3][20] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][20] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N17
dffeas \decode|BR|rf[2][20] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][20] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N18
cyclonev_lcell_comb \decode|regde|rdo2~62 (
// Equation(s):
// \decode|regde|rdo2~62_combout  = ( \decode|BR|rf[3][20]~q  & ( \decode|BR|rf[2][20]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][20]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][20]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][20]~q  & ( \decode|BR|rf[2][20]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][20]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][20]~q )))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[3][20]~q  & ( !\decode|BR|rf[2][20]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][20]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][20]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[3][20]~q  & ( !\decode|BR|rf[2][20]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][20]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][20]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[1][20]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[0][20]~q ),
	.datae(!\decode|BR|rf[3][20]~q ),
	.dataf(!\decode|BR|rf[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~62 .extended_lut = "off";
defparam \decode|regde|rdo2~62 .lut_mask = 64'h02A207A752F257F7;
defparam \decode|regde|rdo2~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N48
cyclonev_lcell_comb \decode|regde|rdo2~64 (
// Equation(s):
// \decode|regde|rdo2~64_combout  = ( \decode|BR|Equal1~0_combout  & ( \decode|regde|rdo2~62_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # (\fetch|Add0~73_sumout ) ) ) ) # ( !\decode|BR|Equal1~0_combout  & ( \decode|regde|rdo2~62_combout  & ( 
// (!\decode|mux_ra2|y[2]~2_combout ) # (\decode|regde|rdo2~63_combout ) ) ) ) # ( \decode|BR|Equal1~0_combout  & ( !\decode|regde|rdo2~62_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & \fetch|Add0~73_sumout ) ) ) ) # ( !\decode|BR|Equal1~0_combout  & ( 
// !\decode|regde|rdo2~62_combout  & ( (\decode|regde|rdo2~63_combout  & \decode|mux_ra2|y[2]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\decode|regde|rdo2~63_combout ),
	.datac(!\decode|mux_ra2|y[2]~2_combout ),
	.datad(!\fetch|Add0~73_sumout ),
	.datae(!\decode|BR|Equal1~0_combout ),
	.dataf(!\decode|regde|rdo2~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~64 .extended_lut = "off";
defparam \decode|regde|rdo2~64 .lut_mask = 64'h0303000FF3F3F0FF;
defparam \decode|regde|rdo2~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N49
dffeas \decode|regde|rdo2[20] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[20] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y13_N38
dffeas \execute|regem|ALUResultM[20] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[20]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [20]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[20] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N30
cyclonev_lcell_comb \execute|mux_ra2E|y[20]~37 (
// Equation(s):
// \execute|mux_ra2E|y[20]~37_combout  = ( \mux_wb|y[20]~20_combout  & ( \execute|regem|ALUResultM [20] & ( ((\hazard|ForwardBE[0]~2_combout ) # (\hazard|ForwardBE [1])) # (\decode|regde|rdo2 [20]) ) ) ) # ( !\mux_wb|y[20]~20_combout  & ( 
// \execute|regem|ALUResultM [20] & ( (!\hazard|ForwardBE[0]~2_combout  & ((\hazard|ForwardBE [1]) # (\decode|regde|rdo2 [20]))) ) ) ) # ( \mux_wb|y[20]~20_combout  & ( !\execute|regem|ALUResultM [20] & ( ((\decode|regde|rdo2 [20] & !\hazard|ForwardBE [1])) 
// # (\hazard|ForwardBE[0]~2_combout ) ) ) ) # ( !\mux_wb|y[20]~20_combout  & ( !\execute|regem|ALUResultM [20] & ( (\decode|regde|rdo2 [20] & (!\hazard|ForwardBE [1] & !\hazard|ForwardBE[0]~2_combout )) ) ) )

	.dataa(!\decode|regde|rdo2 [20]),
	.datab(!\hazard|ForwardBE [1]),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(gnd),
	.datae(!\mux_wb|y[20]~20_combout ),
	.dataf(!\execute|regem|ALUResultM [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[20]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[20]~37 .extended_lut = "off";
defparam \execute|mux_ra2E|y[20]~37 .lut_mask = 64'h40404F4F70707F7F;
defparam \execute|mux_ra2E|y[20]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N44
dffeas \execute|regem|WriteDataM[20] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[20]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [20]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[20] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [20]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [20]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [20]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [20]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N45
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [20]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [20]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [20]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [20]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 20;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y17_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a148~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a212~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a148~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a148~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a148~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h0C440C773F443F77;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N21
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1_combout  ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~0_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N23
dffeas \memory|regmw|ReadDataW[20] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w20_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[20] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N19
dffeas \memory|regmw|ALUOutW[20] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[20] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N48
cyclonev_lcell_comb \mux_wb|y[20]~20 (
// Equation(s):
// \mux_wb|y[20]~20_combout  = ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [20] & ( \memory|regmw|ReadDataW [20] ) ) ) # ( !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [20] ) ) # ( \memory|regmw|MemtoRegW~DUPLICATE_q  
// & ( !\memory|regmw|ALUOutW [20] & ( \memory|regmw|ReadDataW [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ReadDataW [20]),
	.datad(gnd),
	.datae(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.dataf(!\memory|regmw|ALUOutW [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[20]~20 .extended_lut = "off";
defparam \mux_wb|y[20]~20 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \mux_wb|y[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N29
dffeas \decode|BR|rf[0][20] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][20] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N6
cyclonev_lcell_comb \decode|regde|rdo1~20 (
// Equation(s):
// \decode|regde|rdo1~20_combout  = ( \decode|BR|rf[1][20]~q  & ( \decode|BR|rf[2][20]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])) # (\decode|BR|rf[0][20]~q ))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # 
// (\decode|BR|rf[3][20]~q )))) ) ) ) # ( !\decode|BR|rf[1][20]~q  & ( \decode|BR|rf[2][20]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])) # (\decode|BR|rf[0][20]~q ))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[3][20]~q  & 
// \fetch|regfd|instDV [15])))) ) ) ) # ( \decode|BR|rf[1][20]~q  & ( !\decode|BR|rf[2][20]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][20]~q  & ((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # 
// (\decode|BR|rf[3][20]~q )))) ) ) ) # ( !\decode|BR|rf[1][20]~q  & ( !\decode|BR|rf[2][20]~q  & ( (!\fetch|regfd|instDV [14] & (\decode|BR|rf[0][20]~q  & ((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((\decode|BR|rf[3][20]~q  & 
// \fetch|regfd|instDV [15])))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[0][20]~q ),
	.datac(!\decode|BR|rf[3][20]~q ),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[1][20]~q ),
	.dataf(!\decode|BR|rf[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~20 .extended_lut = "off";
defparam \decode|regde|rdo1~20 .lut_mask = 64'h2205770522AF77AF;
defparam \decode|regde|rdo1~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y14_N7
dffeas \decode|regde|rdo1[20] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[20] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N57
cyclonev_lcell_comb \execute|mux_ra1E|y[20]~20 (
// Equation(s):
// \execute|mux_ra1E|y[20]~20_combout  = ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [20] ) ) # ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [20])) # (\hazard|ForwardAE[0]~0_combout  & 
// ((\mux_wb|y[20]~20_combout ))) ) )

	.dataa(!\decode|regde|rdo1 [20]),
	.datab(!\execute|regem|ALUResultM [20]),
	.datac(!\mux_wb|y[20]~20_combout ),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[20]~20 .extended_lut = "off";
defparam \execute|mux_ra1E|y[20]~20 .lut_mask = 64'h550F550F33333333;
defparam \execute|mux_ra1E|y[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N54
cyclonev_lcell_comb \execute|alu|temp_B[19]~15 (
// Equation(s):
// \execute|alu|temp_B[19]~15_combout  = ( !\decode|regde|ALUControlE [0] & ( \execute|mux_op2|y[19]~0_combout  ) ) # ( \decode|regde|ALUControlE [0] & ( !\execute|mux_op2|y[19]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\decode|regde|ALUControlE [0]),
	.dataf(!\execute|mux_op2|y[19]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[19]~15 .extended_lut = "off";
defparam \execute|alu|temp_B[19]~15 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \execute|alu|temp_B[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N42
cyclonev_lcell_comb \execute|alu|sumador|forloop[19].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[19].sumador|Cout~0_combout  = ( !\execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( \execute|alu|temp_B[19]~15_combout  & ( (!\execute|mux_ra1E|y[19]~19_combout  & 
// !\execute|alu|sumador|forloop[18].sumador|Cout~0_combout ) ) ) ) # ( \execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( !\execute|alu|temp_B[19]~15_combout  & ( !\execute|mux_ra1E|y[19]~19_combout  ) ) ) # ( 
// !\execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( !\execute|alu|temp_B[19]~15_combout  & ( (!\execute|mux_ra1E|y[19]~19_combout ) # (!\execute|alu|sumador|forloop[18].sumador|Cout~0_combout ) ) ) )

	.dataa(!\execute|mux_ra1E|y[19]~19_combout ),
	.datab(gnd),
	.datac(!\execute|alu|sumador|forloop[18].sumador|Cout~0_combout ),
	.datad(gnd),
	.datae(!\execute|alu|sumador|forloop[18].sumador|Cout~2_combout ),
	.dataf(!\execute|alu|temp_B[19]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[19].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[19].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[19].sumador|Cout~0 .lut_mask = 64'hFAFAAAAAA0A00000;
defparam \execute|alu|sumador|forloop[19].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N36
cyclonev_lcell_comb \execute|alu|Result[20]~16 (
// Equation(s):
// \execute|alu|Result[20]~16_combout  = ( \execute|alu|sumador|forloop[19].sumador|Cout~0_combout  & ( \execute|mux_ra2E|y[20]~37_combout  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUSrcE~q  $ (!\decode|regde|ALUControlE [0] $ 
// (!\execute|mux_ra1E|y[20]~20_combout )))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUSrcE~q  & ((\execute|mux_ra1E|y[20]~20_combout ) # (\decode|regde|ALUControlE [0]))) # (\decode|regde|ALUSrcE~q  & (\decode|regde|ALUControlE [0] & 
// \execute|mux_ra1E|y[20]~20_combout )))) ) ) ) # ( !\execute|alu|sumador|forloop[19].sumador|Cout~0_combout  & ( \execute|mux_ra2E|y[20]~37_combout  & ( (!\decode|regde|ALUSrcE~q  & ((!\decode|regde|ALUControlE [0] & ((\execute|mux_ra1E|y[20]~20_combout 
// ))) # (\decode|regde|ALUControlE [0] & ((!\execute|mux_ra1E|y[20]~20_combout ) # (\decode|regde|ALUControlE [1]))))) # (\decode|regde|ALUSrcE~q  & ((!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] & !\execute|mux_ra1E|y[20]~20_combout )) 
// # (\decode|regde|ALUControlE [0] & ((\execute|mux_ra1E|y[20]~20_combout ))))) ) ) ) # ( \execute|alu|sumador|forloop[19].sumador|Cout~0_combout  & ( !\execute|mux_ra2E|y[20]~37_combout  & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] 
// & \execute|mux_ra1E|y[20]~20_combout )) # (\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] $ (\execute|mux_ra1E|y[20]~20_combout ))) ) ) ) # ( !\execute|alu|sumador|forloop[19].sumador|Cout~0_combout  & ( 
// !\execute|mux_ra2E|y[20]~37_combout  & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] & !\execute|mux_ra1E|y[20]~20_combout )) # (\decode|regde|ALUControlE [0] & ((\execute|mux_ra1E|y[20]~20_combout ))) ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\decode|regde|ALUControlE [1]),
	.datad(!\execute|mux_ra1E|y[20]~20_combout ),
	.datae(!\execute|alu|sumador|forloop[19].sumador|Cout~0_combout ),
	.dataf(!\execute|mux_ra2E|y[20]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[20]~16 .extended_lut = "off";
defparam \execute|alu|Result[20]~16 .lut_mask = 64'hC03330C3629B926B;
defparam \execute|alu|Result[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N44
dffeas \execute|regem|ALUResultM[21] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[21]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [21]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[21] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N22
dffeas \memory|regmw|ALUOutW[21] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[21] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N59
dffeas \fetch|PC|outPC[21] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[21] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N57
cyclonev_lcell_comb \fetch|Add0~77 (
// Equation(s):
// \fetch|Add0~77_sumout  = SUM(( \fetch|PC|outPC [21] ) + ( GND ) + ( \fetch|Add0~74  ))
// \fetch|Add0~78  = CARRY(( \fetch|PC|outPC [21] ) + ( GND ) + ( \fetch|Add0~74  ))

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~77_sumout ),
	.cout(\fetch|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~77 .extended_lut = "off";
defparam \fetch|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \fetch|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N48
cyclonev_lcell_comb \decode|BR|rf[4][21]~feeder (
// Equation(s):
// \decode|BR|rf[4][21]~feeder_combout  = ( \mux_wb|y[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][21]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N50
dffeas \decode|BR|rf[4][21] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][21] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y18_N4
dffeas \decode|BR|rf[7][21] (
	.clk(!\clk~combout ),
	.d(\mux_wb|y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][21] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N44
dffeas \decode|BR|rf[6][21] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][21] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N54
cyclonev_lcell_comb \decode|BR|rf[5][21]~feeder (
// Equation(s):
// \decode|BR|rf[5][21]~feeder_combout  = ( \mux_wb|y[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][21]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N56
dffeas \decode|BR|rf[5][21] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][21] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N42
cyclonev_lcell_comb \decode|regde|rdo2~66 (
// Equation(s):
// \decode|regde|rdo2~66_combout  = ( \decode|BR|rf[6][21]~q  & ( \decode|BR|rf[5][21]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[4][21]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[7][21]~q )))) ) ) ) # ( !\decode|BR|rf[6][21]~q  & ( \decode|BR|rf[5][21]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][21]~q  & ((!\decode|mux_ra2|y[1]~1_combout )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[7][21]~q )))) ) ) ) # ( \decode|BR|rf[6][21]~q  & ( !\decode|BR|rf[5][21]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # 
// (\decode|BR|rf[4][21]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[7][21]~q  & \decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[6][21]~q  & ( !\decode|BR|rf[5][21]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[4][21]~q  & ((!\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[7][21]~q  & \decode|mux_ra2|y[1]~1_combout )))) ) ) )

	.dataa(!\decode|BR|rf[4][21]~q ),
	.datab(!\decode|BR|rf[7][21]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|BR|rf[6][21]~q ),
	.dataf(!\decode|BR|rf[5][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~66 .extended_lut = "off";
defparam \decode|regde|rdo2~66 .lut_mask = 64'h500350F35F035FF3;
defparam \decode|regde|rdo2~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N54
cyclonev_lcell_comb \decode|BR|rf[1][21]~feeder (
// Equation(s):
// \decode|BR|rf[1][21]~feeder_combout  = ( \mux_wb|y[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][21]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N56
dffeas \decode|BR|rf[1][21] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][21] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N36
cyclonev_lcell_comb \decode|BR|rf[2][21]~feeder (
// Equation(s):
// \decode|BR|rf[2][21]~feeder_combout  = ( \mux_wb|y[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][21]~feeder .extended_lut = "off";
defparam \decode|BR|rf[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N38
dffeas \decode|BR|rf[2][21] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][21] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N32
dffeas \decode|BR|rf[3][21] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][21] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N15
cyclonev_lcell_comb \decode|BR|rf[0][21]~feeder (
// Equation(s):
// \decode|BR|rf[0][21]~feeder_combout  = ( \mux_wb|y[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][21]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N16
dffeas \decode|BR|rf[0][21] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][21] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N30
cyclonev_lcell_comb \decode|regde|rdo2~65 (
// Equation(s):
// \decode|regde|rdo2~65_combout  = ( \decode|BR|rf[3][21]~q  & ( \decode|BR|rf[0][21]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[1][21]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((\decode|BR|rf[2][21]~q ) # (\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[3][21]~q  & ( \decode|BR|rf[0][21]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[1][21]~q ))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[2][21]~q )))) ) ) ) # ( \decode|BR|rf[3][21]~q  & ( !\decode|BR|rf[0][21]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][21]~q  & 
// (\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[2][21]~q ) # (\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[3][21]~q  & ( !\decode|BR|rf[0][21]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// (\decode|BR|rf[1][21]~q  & (\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[2][21]~q )))) ) ) )

	.dataa(!\decode|BR|rf[1][21]~q ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[2][21]~q ),
	.datae(!\decode|BR|rf[3][21]~q ),
	.dataf(!\decode|BR|rf[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~65 .extended_lut = "off";
defparam \decode|regde|rdo2~65 .lut_mask = 64'h04340737C4F4C7F7;
defparam \decode|regde|rdo2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N30
cyclonev_lcell_comb \decode|regde|rdo2~67 (
// Equation(s):
// \decode|regde|rdo2~67_combout  = ( \decode|regde|rdo2~66_combout  & ( \decode|regde|rdo2~65_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~77_sumout )) ) ) ) # ( !\decode|regde|rdo2~66_combout  & ( 
// \decode|regde|rdo2~65_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((\fetch|Add0~77_sumout  & \decode|BR|Equal1~0_combout )) ) ) ) # ( \decode|regde|rdo2~66_combout  & ( !\decode|regde|rdo2~65_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~77_sumout ))) ) ) ) # ( !\decode|regde|rdo2~66_combout  & ( !\decode|regde|rdo2~65_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & (\fetch|Add0~77_sumout  & \decode|BR|Equal1~0_combout )) ) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\fetch|Add0~77_sumout ),
	.datac(gnd),
	.datad(!\decode|BR|Equal1~0_combout ),
	.datae(!\decode|regde|rdo2~66_combout ),
	.dataf(!\decode|regde|rdo2~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~67 .extended_lut = "off";
defparam \decode|regde|rdo2~67 .lut_mask = 64'h00115511AABBFFBB;
defparam \decode|regde|rdo2~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N31
dffeas \decode|regde|rdo2[21] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[21] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N12
cyclonev_lcell_comb \execute|mux_ra2E|y[21]~38 (
// Equation(s):
// \execute|mux_ra2E|y[21]~38_combout  = ( \hazard|ForwardBE [1] & ( (!\hazard|ForwardBE[0]~2_combout  & ((\execute|regem|ALUResultM [21]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[21]~21_combout )) ) ) # ( !\hazard|ForwardBE [1] & ( 
// (!\hazard|ForwardBE[0]~2_combout  & ((\decode|regde|rdo2 [21]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[21]~21_combout )) ) )

	.dataa(!\mux_wb|y[21]~21_combout ),
	.datab(!\execute|regem|ALUResultM [21]),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(!\decode|regde|rdo2 [21]),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[21]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[21]~38 .extended_lut = "off";
defparam \execute|mux_ra2E|y[21]~38 .lut_mask = 64'h05F505F535353535;
defparam \execute|mux_ra2E|y[21]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N41
dffeas \execute|regem|WriteDataM[21] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[21]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [21]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[21] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [21]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [21]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [21]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [21]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a149~portadataout  & 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a245~portadataout  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a149~portadataout  & 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a245~portadataout  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [21]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [21]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [21]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [21]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 21;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N51
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a85~portadataout  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a53~portadataout 
// ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a85~portadataout 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a85~portadataout  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h0530F530053FF53F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N30
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1_combout  ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N31
dffeas \memory|regmw|ReadDataW[21] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w21_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[21] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N3
cyclonev_lcell_comb \mux_wb|y[21]~21 (
// Equation(s):
// \mux_wb|y[21]~21_combout  = ( \memory|regmw|ReadDataW [21] & ( (\memory|regmw|ALUOutW [21]) # (\memory|regmw|MemtoRegW~q ) ) ) # ( !\memory|regmw|ReadDataW [21] & ( (!\memory|regmw|MemtoRegW~q  & \memory|regmw|ALUOutW [21]) ) )

	.dataa(gnd),
	.datab(!\memory|regmw|MemtoRegW~q ),
	.datac(gnd),
	.datad(!\memory|regmw|ALUOutW [21]),
	.datae(gnd),
	.dataf(!\memory|regmw|ReadDataW [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[21]~21 .extended_lut = "off";
defparam \mux_wb|y[21]~21 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mux_wb|y[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N6
cyclonev_lcell_comb \decode|regde|rdo1~21 (
// Equation(s):
// \decode|regde|rdo1~21_combout  = ( \decode|BR|rf[1][21]~q  & ( \decode|BR|rf[0][21]~q  & ( (!\fetch|regfd|instDV [15]) # ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][21]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][21]~q ))) ) ) ) # ( 
// !\decode|BR|rf[1][21]~q  & ( \decode|BR|rf[0][21]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # (\decode|BR|rf[2][21]~q )))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][21]~q  & ((\fetch|regfd|instDV [15])))) ) ) ) # ( 
// \decode|BR|rf[1][21]~q  & ( !\decode|BR|rf[0][21]~q  & ( (!\fetch|regfd|instDV [14] & (((\decode|BR|rf[2][21]~q  & \fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])) # (\decode|BR|rf[3][21]~q ))) ) ) ) # ( 
// !\decode|BR|rf[1][21]~q  & ( !\decode|BR|rf[0][21]~q  & ( (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][21]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][21]~q )))) ) ) )

	.dataa(!\decode|BR|rf[3][21]~q ),
	.datab(!\decode|BR|rf[2][21]~q ),
	.datac(!\fetch|regfd|instDV [14]),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[1][21]~q ),
	.dataf(!\decode|BR|rf[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~21 .extended_lut = "off";
defparam \decode|regde|rdo1~21 .lut_mask = 64'h00350F35F035FF35;
defparam \decode|regde|rdo1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N7
dffeas \decode|regde|rdo1[21] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[21] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N15
cyclonev_lcell_comb \execute|mux_ra1E|y[21]~21 (
// Equation(s):
// \execute|mux_ra1E|y[21]~21_combout  = ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [21] ) ) # ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [21]))) # (\hazard|ForwardAE[0]~0_combout  & 
// (\mux_wb|y[21]~21_combout )) ) )

	.dataa(!\mux_wb|y[21]~21_combout ),
	.datab(!\execute|regem|ALUResultM [21]),
	.datac(!\decode|regde|rdo1 [21]),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[21]~21 .extended_lut = "off";
defparam \execute|mux_ra1E|y[21]~21 .lut_mask = 64'h0F550F5533333333;
defparam \execute|mux_ra1E|y[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N12
cyclonev_lcell_comb \execute|alu|temp_B[20]~16 (
// Equation(s):
// \execute|alu|temp_B[20]~16_combout  = ( \execute|mux_ra2E|y[20]~37_combout  & ( !\decode|regde|ALUControlE [0] $ (\decode|regde|ALUSrcE~q ) ) ) # ( !\execute|mux_ra2E|y[20]~37_combout  & ( \decode|regde|ALUControlE [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[20]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[20]~16 .extended_lut = "off";
defparam \execute|alu|temp_B[20]~16 .lut_mask = 64'h0F0F0F0FF00FF00F;
defparam \execute|alu|temp_B[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N48
cyclonev_lcell_comb \execute|alu|sumador|forloop[20].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[20].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( \execute|alu|temp_B[19]~15_combout  & ( (\execute|alu|temp_B[20]~16_combout ) # (\execute|mux_ra1E|y[20]~20_combout ) ) ) ) # ( 
// !\execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( \execute|alu|temp_B[19]~15_combout  & ( (!\execute|mux_ra1E|y[20]~20_combout  & (\execute|alu|temp_B[20]~16_combout  & ((\execute|alu|sumador|forloop[18].sumador|Cout~0_combout ) # 
// (\execute|mux_ra1E|y[19]~19_combout )))) # (\execute|mux_ra1E|y[20]~20_combout  & (((\execute|alu|temp_B[20]~16_combout ) # (\execute|alu|sumador|forloop[18].sumador|Cout~0_combout )) # (\execute|mux_ra1E|y[19]~19_combout ))) ) ) ) # ( 
// \execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( !\execute|alu|temp_B[19]~15_combout  & ( (!\execute|mux_ra1E|y[19]~19_combout  & (\execute|mux_ra1E|y[20]~20_combout  & \execute|alu|temp_B[20]~16_combout )) # 
// (\execute|mux_ra1E|y[19]~19_combout  & ((\execute|alu|temp_B[20]~16_combout ) # (\execute|mux_ra1E|y[20]~20_combout ))) ) ) ) # ( !\execute|alu|sumador|forloop[18].sumador|Cout~2_combout  & ( !\execute|alu|temp_B[19]~15_combout  & ( 
// (!\execute|mux_ra1E|y[20]~20_combout  & (\execute|mux_ra1E|y[19]~19_combout  & (\execute|alu|sumador|forloop[18].sumador|Cout~0_combout  & \execute|alu|temp_B[20]~16_combout ))) # (\execute|mux_ra1E|y[20]~20_combout  & 
// (((\execute|mux_ra1E|y[19]~19_combout  & \execute|alu|sumador|forloop[18].sumador|Cout~0_combout )) # (\execute|alu|temp_B[20]~16_combout ))) ) ) )

	.dataa(!\execute|mux_ra1E|y[19]~19_combout ),
	.datab(!\execute|mux_ra1E|y[20]~20_combout ),
	.datac(!\execute|alu|sumador|forloop[18].sumador|Cout~0_combout ),
	.datad(!\execute|alu|temp_B[20]~16_combout ),
	.datae(!\execute|alu|sumador|forloop[18].sumador|Cout~2_combout ),
	.dataf(!\execute|alu|temp_B[19]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[20].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[20].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[20].sumador|Cout~0 .lut_mask = 64'h01371177137F33FF;
defparam \execute|alu|sumador|forloop[20].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N42
cyclonev_lcell_comb \execute|alu|Result[21]~17 (
// Equation(s):
// \execute|alu|Result[21]~17_combout  = ( \execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( \execute|mux_ra2E|y[21]~38_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[21]~21_combout  $ (!\decode|regde|ALUControlE [0] $ 
// (\decode|regde|ALUSrcE~q )))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[21]~21_combout  & (\decode|regde|ALUControlE [0] & !\decode|regde|ALUSrcE~q )) # (\execute|mux_ra1E|y[21]~21_combout  & ((!\decode|regde|ALUSrcE~q ) # 
// (\decode|regde|ALUControlE [0]))))) ) ) ) # ( !\execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( \execute|mux_ra2E|y[21]~38_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[21]~21_combout  $ (!\decode|regde|ALUControlE [0] $ 
// (!\decode|regde|ALUSrcE~q )))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[21]~21_combout  & (\decode|regde|ALUControlE [0] & !\decode|regde|ALUSrcE~q )) # (\execute|mux_ra1E|y[21]~21_combout  & ((!\decode|regde|ALUSrcE~q ) # 
// (\decode|regde|ALUControlE [0]))))) ) ) ) # ( \execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( !\execute|mux_ra2E|y[21]~38_combout  & ( (!\execute|mux_ra1E|y[21]~21_combout  & (!\decode|regde|ALUControlE [1] & !\decode|regde|ALUControlE [0])) 
// # (\execute|mux_ra1E|y[21]~21_combout  & ((\decode|regde|ALUControlE [0]))) ) ) ) # ( !\execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( !\execute|mux_ra2E|y[21]~38_combout  & ( (!\decode|regde|ALUControlE [1] & 
// (!\execute|mux_ra1E|y[21]~21_combout  $ (!\decode|regde|ALUControlE [0]))) # (\decode|regde|ALUControlE [1] & (\execute|mux_ra1E|y[21]~21_combout  & \decode|regde|ALUControlE [0])) ) ) )

	.dataa(!\decode|regde|ALUControlE [1]),
	.datab(!\execute|mux_ra1E|y[21]~21_combout ),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(!\execute|alu|sumador|forloop[20].sumador|Cout~0_combout ),
	.dataf(!\execute|mux_ra2E|y[21]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[21]~17 .extended_lut = "off";
defparam \execute|alu|Result[21]~17 .lut_mask = 64'h2929838397293D83;
defparam \execute|alu|Result[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N24
cyclonev_lcell_comb \execute|alu|temp_B[21]~17 (
// Equation(s):
// \execute|alu|temp_B[21]~17_combout  = ( \decode|regde|ALUSrcE~q  & ( \execute|mux_ra2E|y[21]~38_combout  & ( \decode|regde|ALUControlE [0] ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( \execute|mux_ra2E|y[21]~38_combout  & ( !\decode|regde|ALUControlE [0] ) ) ) 
// # ( \decode|regde|ALUSrcE~q  & ( !\execute|mux_ra2E|y[21]~38_combout  & ( \decode|regde|ALUControlE [0] ) ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\execute|mux_ra2E|y[21]~38_combout  & ( \decode|regde|ALUControlE [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(gnd),
	.datae(!\decode|regde|ALUSrcE~q ),
	.dataf(!\execute|mux_ra2E|y[21]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[21]~17 .extended_lut = "off";
defparam \execute|alu|temp_B[21]~17 .lut_mask = 64'h0F0F0F0FF0F00F0F;
defparam \execute|alu|temp_B[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N56
dffeas \execute|regem|ALUResultM[22] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[22]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [22]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[22] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y17_N31
dffeas \fetch|PC|outPC[22] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[22] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N30
cyclonev_lcell_comb \fetch|Add0~81 (
// Equation(s):
// \fetch|Add0~81_sumout  = SUM(( \fetch|PC|outPC [22] ) + ( GND ) + ( \fetch|Add0~78  ))
// \fetch|Add0~82  = CARRY(( \fetch|PC|outPC [22] ) + ( GND ) + ( \fetch|Add0~78  ))

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~81_sumout ),
	.cout(\fetch|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~81 .extended_lut = "off";
defparam \fetch|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \fetch|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N57
cyclonev_lcell_comb \decode|BR|rf[4][22]~feeder (
// Equation(s):
// \decode|BR|rf[4][22]~feeder_combout  = ( \mux_wb|y[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][22]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N58
dffeas \decode|BR|rf[4][22] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][22] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N45
cyclonev_lcell_comb \decode|BR|rf[7][22]~feeder (
// Equation(s):
// \decode|BR|rf[7][22]~feeder_combout  = ( \mux_wb|y[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][22]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N46
dffeas \decode|BR|rf[7][22] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][22] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N17
dffeas \decode|BR|rf[6][22] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][22] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N57
cyclonev_lcell_comb \decode|BR|rf[5][22]~feeder (
// Equation(s):
// \decode|BR|rf[5][22]~feeder_combout  = ( \mux_wb|y[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][22]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N58
dffeas \decode|BR|rf[5][22] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][22] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N15
cyclonev_lcell_comb \decode|regde|rdo2~69 (
// Equation(s):
// \decode|regde|rdo2~69_combout  = ( \decode|BR|rf[6][22]~q  & ( \decode|BR|rf[5][22]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[4][22]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[7][22]~q )))) ) ) ) # ( !\decode|BR|rf[6][22]~q  & ( \decode|BR|rf[5][22]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][22]~q  & (!\decode|mux_ra2|y[1]~1_combout ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[7][22]~q )))) ) ) ) # ( \decode|BR|rf[6][22]~q  & ( !\decode|BR|rf[5][22]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # 
// (\decode|BR|rf[4][22]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[7][22]~q )))) ) ) ) # ( !\decode|BR|rf[6][22]~q  & ( !\decode|BR|rf[5][22]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[4][22]~q  & (!\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[7][22]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[4][22]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[7][22]~q ),
	.datae(!\decode|BR|rf[6][22]~q ),
	.dataf(!\decode|BR|rf[5][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~69 .extended_lut = "off";
defparam \decode|regde|rdo2~69 .lut_mask = 64'h20252A2F70757A7F;
defparam \decode|regde|rdo2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N17
dffeas \decode|BR|rf[0][22] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][22] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N59
dffeas \decode|BR|rf[1][22] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][22] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N33
cyclonev_lcell_comb \decode|BR|rf[2][22]~feeder (
// Equation(s):
// \decode|BR|rf[2][22]~feeder_combout  = ( \mux_wb|y[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][22]~feeder .extended_lut = "off";
defparam \decode|BR|rf[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N35
dffeas \decode|BR|rf[2][22] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][22] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N51
cyclonev_lcell_comb \decode|regde|rdo2~68 (
// Equation(s):
// \decode|regde|rdo2~68_combout  = ( \decode|BR|rf[1][22]~q  & ( \decode|BR|rf[2][22]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[0][22]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[3][22]~q )))) ) ) ) # ( !\decode|BR|rf[1][22]~q  & ( \decode|BR|rf[2][22]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[0][22]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[3][22]~q )))) ) ) ) # ( \decode|BR|rf[1][22]~q  & ( !\decode|BR|rf[2][22]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][22]~q  & 
// (!\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[3][22]~q )))) ) ) ) # ( !\decode|BR|rf[1][22]~q  & ( !\decode|BR|rf[2][22]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[0][22]~q  & (!\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[3][22]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[0][22]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[3][22]~q ),
	.datae(!\decode|BR|rf[1][22]~q ),
	.dataf(!\decode|BR|rf[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~68 .extended_lut = "off";
defparam \decode|regde|rdo2~68 .lut_mask = 64'h202570752A2F7A7F;
defparam \decode|regde|rdo2~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N27
cyclonev_lcell_comb \decode|regde|rdo2~70 (
// Equation(s):
// \decode|regde|rdo2~70_combout  = ( \decode|regde|rdo2~68_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~69_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~81_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~68_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~69_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~81_sumout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\fetch|Add0~81_sumout ),
	.datad(!\decode|regde|rdo2~69_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~70 .extended_lut = "off";
defparam \decode|regde|rdo2~70 .lut_mask = 64'h01450145ABEFABEF;
defparam \decode|regde|rdo2~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N28
dffeas \decode|regde|rdo2[22] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[22] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N18
cyclonev_lcell_comb \execute|mux_ra2E|y[22]~39 (
// Equation(s):
// \execute|mux_ra2E|y[22]~39_combout  = ( \hazard|ForwardBE [1] & ( (!\hazard|ForwardBE[0]~2_combout  & ((\execute|regem|ALUResultM [22]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[22]~22_combout )) ) ) # ( !\hazard|ForwardBE [1] & ( 
// (!\hazard|ForwardBE[0]~2_combout  & ((\decode|regde|rdo2 [22]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[22]~22_combout )) ) )

	.dataa(!\mux_wb|y[22]~22_combout ),
	.datab(!\decode|regde|rdo2 [22]),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(!\execute|regem|ALUResultM [22]),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[22]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[22]~39 .extended_lut = "off";
defparam \execute|mux_ra2E|y[22]~39 .lut_mask = 64'h3535353505F505F5;
defparam \execute|mux_ra2E|y[22]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N17
dffeas \execute|regem|WriteDataM[22] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[22]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [22]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[22] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [22]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [22]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [22]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [22]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a118~portadataout ) ) ) ) 
// # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a86~portadataout )) 
// ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a118~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a86~portadataout )) ) ) 
// )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h05AF111105AFBBBB;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [22]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [22]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [22]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [22]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_bit_number = 22;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a182~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a150~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a182~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a150~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a182~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N45
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~1_combout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N47
dffeas \memory|regmw|ReadDataW[22] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w22_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[22] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N36
cyclonev_lcell_comb \memory|regmw|ALUOutW[22]~feeder (
// Equation(s):
// \memory|regmw|ALUOutW[22]~feeder_combout  = ( \execute|regem|ALUResultM [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|regem|ALUResultM [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|regmw|ALUOutW[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|regmw|ALUOutW[22]~feeder .extended_lut = "off";
defparam \memory|regmw|ALUOutW[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|regmw|ALUOutW[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N37
dffeas \memory|regmw|ALUOutW[22] (
	.clk(\clk~combout ),
	.d(\memory|regmw|ALUOutW[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[22] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N42
cyclonev_lcell_comb \mux_wb|y[22]~22 (
// Equation(s):
// \mux_wb|y[22]~22_combout  = ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [22] ) ) # ( !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [22] ) )

	.dataa(!\memory|regmw|ReadDataW [22]),
	.datab(!\memory|regmw|ALUOutW [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[22]~22 .extended_lut = "off";
defparam \mux_wb|y[22]~22 .lut_mask = 64'h3333333355555555;
defparam \mux_wb|y[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N50
dffeas \decode|BR|rf[3][22] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][22] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N27
cyclonev_lcell_comb \decode|regde|rdo1~22 (
// Equation(s):
// \decode|regde|rdo1~22_combout  = ( \fetch|regfd|instDV [15] & ( \decode|BR|rf[2][22]~q  & ( (!\fetch|regfd|instDV [14]) # (\decode|BR|rf[3][22]~q ) ) ) ) # ( !\fetch|regfd|instDV [15] & ( \decode|BR|rf[2][22]~q  & ( (!\fetch|regfd|instDV [14] & 
// ((\decode|BR|rf[0][22]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[1][22]~q )) ) ) ) # ( \fetch|regfd|instDV [15] & ( !\decode|BR|rf[2][22]~q  & ( (\decode|BR|rf[3][22]~q  & \fetch|regfd|instDV [14]) ) ) ) # ( !\fetch|regfd|instDV [15] & ( 
// !\decode|BR|rf[2][22]~q  & ( (!\fetch|regfd|instDV [14] & ((\decode|BR|rf[0][22]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[1][22]~q )) ) ) )

	.dataa(!\decode|BR|rf[3][22]~q ),
	.datab(!\fetch|regfd|instDV [14]),
	.datac(!\decode|BR|rf[1][22]~q ),
	.datad(!\decode|BR|rf[0][22]~q ),
	.datae(!\fetch|regfd|instDV [15]),
	.dataf(!\decode|BR|rf[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~22 .extended_lut = "off";
defparam \decode|regde|rdo1~22 .lut_mask = 64'h03CF111103CFDDDD;
defparam \decode|regde|rdo1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N48
cyclonev_lcell_comb \decode|regde|rdo1[22]~feeder (
// Equation(s):
// \decode|regde|rdo1[22]~feeder_combout  = ( \decode|regde|rdo1~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\decode|regde|rdo1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1[22]~feeder .extended_lut = "off";
defparam \decode|regde|rdo1[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|regde|rdo1[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N49
dffeas \decode|regde|rdo1[22] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[22] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N6
cyclonev_lcell_comb \execute|mux_ra1E|y[22]~22 (
// Equation(s):
// \execute|mux_ra1E|y[22]~22_combout  = ( \mux_wb|y[22]~22_combout  & ( (!\hazard|ForwardAE [1] & (((\hazard|ForwardAE[0]~0_combout ) # (\decode|regde|rdo1 [22])))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [22])) ) ) # ( 
// !\mux_wb|y[22]~22_combout  & ( (!\hazard|ForwardAE [1] & (((\decode|regde|rdo1 [22] & !\hazard|ForwardAE[0]~0_combout )))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [22])) ) )

	.dataa(!\execute|regem|ALUResultM [22]),
	.datab(!\hazard|ForwardAE [1]),
	.datac(!\decode|regde|rdo1 [22]),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\mux_wb|y[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[22]~22 .extended_lut = "off";
defparam \execute|mux_ra1E|y[22]~22 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \execute|mux_ra1E|y[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N48
cyclonev_lcell_comb \execute|alu|Result[22]~18 (
// Equation(s):
// \execute|alu|Result[22]~18_combout  = ( \execute|mux_ra2E|y[22]~39_combout  & ( (!\decode|regde|ALUSrcE~q  & ((\execute|mux_ra1E|y[22]~22_combout ) # (\decode|regde|ALUControlE [0]))) # (\decode|regde|ALUSrcE~q  & (\decode|regde|ALUControlE [0] & 
// \execute|mux_ra1E|y[22]~22_combout )) ) ) # ( !\execute|mux_ra2E|y[22]~39_combout  & ( (\decode|regde|ALUControlE [0] & \execute|mux_ra1E|y[22]~22_combout ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(gnd),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\execute|mux_ra1E|y[22]~22_combout ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[22]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[22]~18 .extended_lut = "off";
defparam \execute|alu|Result[22]~18 .lut_mask = 64'h000F000F0AAF0AAF;
defparam \execute|alu|Result[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N9
cyclonev_lcell_comb \execute|alu|temp_B[22]~18 (
// Equation(s):
// \execute|alu|temp_B[22]~18_combout  = ( \execute|mux_ra2E|y[22]~39_combout  & ( !\decode|regde|ALUControlE [0] $ (\decode|regde|ALUSrcE~q ) ) ) # ( !\execute|mux_ra2E|y[22]~39_combout  & ( \decode|regde|ALUControlE [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[22]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[22]~18 .extended_lut = "off";
defparam \execute|alu|temp_B[22]~18 .lut_mask = 64'h0F0F0F0FF00FF00F;
defparam \execute|alu|temp_B[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N54
cyclonev_lcell_comb \execute|alu|Result[22]~36 (
// Equation(s):
// \execute|alu|Result[22]~36_combout  = ( !\decode|regde|ALUControlE [1] & ( !\execute|mux_ra1E|y[22]~22_combout  $ (!\execute|alu|temp_B[22]~18_combout  $ (((!\execute|alu|temp_B[21]~17_combout  & (\execute|mux_ra1E|y[21]~21_combout  & 
// \execute|alu|sumador|forloop[20].sumador|Cout~0_combout )) # (\execute|alu|temp_B[21]~17_combout  & ((\execute|alu|sumador|forloop[20].sumador|Cout~0_combout ) # (\execute|mux_ra1E|y[21]~21_combout )))))) ) ) # ( \decode|regde|ALUControlE [1] & ( 
// (((\execute|alu|Result[22]~18_combout ))) ) )

	.dataa(!\execute|alu|temp_B[21]~17_combout ),
	.datab(!\execute|mux_ra1E|y[21]~21_combout ),
	.datac(!\execute|alu|Result[22]~18_combout ),
	.datad(!\execute|alu|sumador|forloop[20].sumador|Cout~0_combout ),
	.datae(!\decode|regde|ALUControlE [1]),
	.dataf(!\execute|alu|temp_B[22]~18_combout ),
	.datag(!\execute|mux_ra1E|y[22]~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[22]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[22]~36 .extended_lut = "on";
defparam \execute|alu|Result[22]~36 .lut_mask = 64'h1E780F0FE1870F0F;
defparam \execute|alu|Result[22]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N54
cyclonev_lcell_comb \execute|alu|sumador|forloop[22].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[22].sumador|Cout~0_combout  = ( \execute|alu|temp_B[22]~18_combout  & ( \execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( ((\execute|alu|temp_B[21]~17_combout ) # (\execute|mux_ra1E|y[22]~22_combout )) # 
// (\execute|mux_ra1E|y[21]~21_combout ) ) ) ) # ( !\execute|alu|temp_B[22]~18_combout  & ( \execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( (\execute|mux_ra1E|y[22]~22_combout  & ((\execute|alu|temp_B[21]~17_combout ) # 
// (\execute|mux_ra1E|y[21]~21_combout ))) ) ) ) # ( \execute|alu|temp_B[22]~18_combout  & ( !\execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( ((\execute|mux_ra1E|y[21]~21_combout  & \execute|alu|temp_B[21]~17_combout )) # 
// (\execute|mux_ra1E|y[22]~22_combout ) ) ) ) # ( !\execute|alu|temp_B[22]~18_combout  & ( !\execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( (\execute|mux_ra1E|y[21]~21_combout  & (\execute|mux_ra1E|y[22]~22_combout  & 
// \execute|alu|temp_B[21]~17_combout )) ) ) )

	.dataa(gnd),
	.datab(!\execute|mux_ra1E|y[21]~21_combout ),
	.datac(!\execute|mux_ra1E|y[22]~22_combout ),
	.datad(!\execute|alu|temp_B[21]~17_combout ),
	.datae(!\execute|alu|temp_B[22]~18_combout ),
	.dataf(!\execute|alu|sumador|forloop[20].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[22].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[22].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[22].sumador|Cout~0 .lut_mask = 64'h00030F3F030F3FFF;
defparam \execute|alu|sumador|forloop[22].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N38
dffeas \execute|regem|ALUResultM[23] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[23]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [23]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[23] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N36
cyclonev_lcell_comb \decode|BR|rf[4][23]~feeder (
// Equation(s):
// \decode|BR|rf[4][23]~feeder_combout  = ( \mux_wb|y[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][23]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N38
dffeas \decode|BR|rf[4][23] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][23] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N42
cyclonev_lcell_comb \decode|BR|rf[5][23]~feeder (
// Equation(s):
// \decode|BR|rf[5][23]~feeder_combout  = ( \mux_wb|y[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][23]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N43
dffeas \decode|BR|rf[5][23] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][23] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N8
dffeas \decode|BR|rf[6][23] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][23] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N12
cyclonev_lcell_comb \decode|BR|rf[7][23]~feeder (
// Equation(s):
// \decode|BR|rf[7][23]~feeder_combout  = \mux_wb|y[23]~23_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[23]~23_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][23]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][23]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[7][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N14
dffeas \decode|BR|rf[7][23] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][23] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N6
cyclonev_lcell_comb \decode|regde|rdo2~72 (
// Equation(s):
// \decode|regde|rdo2~72_combout  = ( \decode|BR|rf[6][23]~q  & ( \decode|BR|rf[7][23]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][23]~q )) # (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][23]~q )))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[6][23]~q  & ( \decode|BR|rf[7][23]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[4][23]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[5][23]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( \decode|BR|rf[6][23]~q  & ( !\decode|BR|rf[7][23]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][23]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[5][23]~q )))) ) ) ) # ( !\decode|BR|rf[6][23]~q  & ( !\decode|BR|rf[7][23]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[4][23]~q )) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[5][23]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[4][23]~q ),
	.datad(!\decode|BR|rf[5][23]~q ),
	.datae(!\decode|BR|rf[6][23]~q ),
	.dataf(!\decode|BR|rf[7][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~72 .extended_lut = "off";
defparam \decode|regde|rdo2~72 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \decode|regde|rdo2~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N35
dffeas \fetch|PC|outPC[23] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[23] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N33
cyclonev_lcell_comb \fetch|Add0~85 (
// Equation(s):
// \fetch|Add0~85_sumout  = SUM(( \fetch|PC|outPC [23] ) + ( GND ) + ( \fetch|Add0~82  ))
// \fetch|Add0~86  = CARRY(( \fetch|PC|outPC [23] ) + ( GND ) + ( \fetch|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~85_sumout ),
	.cout(\fetch|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~85 .extended_lut = "off";
defparam \fetch|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fetch|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N39
cyclonev_lcell_comb \decode|BR|rf[1][23]~feeder (
// Equation(s):
// \decode|BR|rf[1][23]~feeder_combout  = ( \mux_wb|y[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][23]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N41
dffeas \decode|BR|rf[1][23] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][23] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N44
dffeas \decode|BR|rf[3][23] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][23] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N18
cyclonev_lcell_comb \decode|BR|rf[2][23]~feeder (
// Equation(s):
// \decode|BR|rf[2][23]~feeder_combout  = ( \mux_wb|y[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][23]~feeder .extended_lut = "off";
defparam \decode|BR|rf[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N20
dffeas \decode|BR|rf[2][23] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][23] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N26
dffeas \decode|BR|rf[0][23] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][23] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N45
cyclonev_lcell_comb \decode|regde|rdo2~71 (
// Equation(s):
// \decode|regde|rdo2~71_combout  = ( \decode|BR|rf[2][23]~q  & ( \decode|BR|rf[0][23]~q  & ( (!\decode|mux_ra2|y[0]~0_combout ) # ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][23]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[3][23]~q 
// )))) ) ) ) # ( !\decode|BR|rf[2][23]~q  & ( \decode|BR|rf[0][23]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[1][23]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[3][23]~q  & 
// \decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[2][23]~q  & ( !\decode|BR|rf[0][23]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][23]~q  & ((\decode|mux_ra2|y[0]~0_combout )))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((!\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[3][23]~q )))) ) ) ) # ( !\decode|BR|rf[2][23]~q  & ( !\decode|BR|rf[0][23]~q  & ( (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][23]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[3][23]~q ))))) ) ) )

	.dataa(!\decode|BR|rf[1][23]~q ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[3][23]~q ),
	.datad(!\decode|mux_ra2|y[0]~0_combout ),
	.datae(!\decode|BR|rf[2][23]~q ),
	.dataf(!\decode|BR|rf[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~71 .extended_lut = "off";
defparam \decode|regde|rdo2~71 .lut_mask = 64'h00473347CC47FF47;
defparam \decode|regde|rdo2~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N9
cyclonev_lcell_comb \decode|regde|rdo2~73 (
// Equation(s):
// \decode|regde|rdo2~73_combout  = ( \decode|regde|rdo2~71_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & (\decode|regde|rdo2~72_combout )) # (\decode|BR|Equal1~0_combout  & ((\fetch|Add0~85_sumout )))) ) ) # ( 
// !\decode|regde|rdo2~71_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & (\decode|regde|rdo2~72_combout )) # (\decode|BR|Equal1~0_combout  & ((\fetch|Add0~85_sumout ))))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\decode|regde|rdo2~72_combout ),
	.datad(!\fetch|Add0~85_sumout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~73 .extended_lut = "off";
defparam \decode|regde|rdo2~73 .lut_mask = 64'h04150415AEBFAEBF;
defparam \decode|regde|rdo2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N10
dffeas \decode|regde|rdo2[23] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[23] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N30
cyclonev_lcell_comb \execute|mux_ra2E|y[23]~40 (
// Equation(s):
// \execute|mux_ra2E|y[23]~40_combout  = ( \hazard|ForwardBE [1] & ( (!\hazard|ForwardBE[0]~2_combout  & ((\execute|regem|ALUResultM [23]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[23]~23_combout )) ) ) # ( !\hazard|ForwardBE [1] & ( 
// (!\hazard|ForwardBE[0]~2_combout  & ((\decode|regde|rdo2 [23]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[23]~23_combout )) ) )

	.dataa(!\mux_wb|y[23]~23_combout ),
	.datab(!\execute|regem|ALUResultM [23]),
	.datac(!\decode|regde|rdo2 [23]),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[23]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[23]~40 .extended_lut = "off";
defparam \execute|mux_ra2E|y[23]~40 .lut_mask = 64'h0F550F5533553355;
defparam \execute|mux_ra2E|y[23]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N11
dffeas \execute|regem|WriteDataM[23] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [23]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[23] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [23]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [23]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [23]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [23]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N21
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a151~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a183~portadataout  & 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [23]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [23]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [23]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [23]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 23;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N54
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a119~portadataout  ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a55~portadataout  ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a87~portadataout  ) ) 
// ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a23~portadataout  ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1 .lut_mask = 64'h33330F0F555500FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N3
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1_combout  ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N4
dffeas \memory|regmw|ReadDataW[23] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w23_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[23] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N4
dffeas \memory|regmw|ALUOutW[23] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[23] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N3
cyclonev_lcell_comb \mux_wb|y[23]~23 (
// Equation(s):
// \mux_wb|y[23]~23_combout  = ( \memory|regmw|ALUOutW [23] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [23] ) ) ) # ( !\memory|regmw|ALUOutW [23] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [23] ) ) ) # ( 
// \memory|regmw|ALUOutW [23] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|regmw|ReadDataW [23]),
	.datae(!\memory|regmw|ALUOutW [23]),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[23]~23 .extended_lut = "off";
defparam \mux_wb|y[23]~23 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \mux_wb|y[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N33
cyclonev_lcell_comb \decode|regde|rdo1~23 (
// Equation(s):
// \decode|regde|rdo1~23_combout  = ( \fetch|regfd|instDV [14] & ( \decode|BR|rf[2][23]~q  & ( (!\fetch|regfd|instDV [15] & ((\decode|BR|rf[1][23]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[3][23]~q )) ) ) ) # ( !\fetch|regfd|instDV [14] & ( 
// \decode|BR|rf[2][23]~q  & ( (\fetch|regfd|instDV [15]) # (\decode|BR|rf[0][23]~q ) ) ) ) # ( \fetch|regfd|instDV [14] & ( !\decode|BR|rf[2][23]~q  & ( (!\fetch|regfd|instDV [15] & ((\decode|BR|rf[1][23]~q ))) # (\fetch|regfd|instDV [15] & 
// (\decode|BR|rf[3][23]~q )) ) ) ) # ( !\fetch|regfd|instDV [14] & ( !\decode|BR|rf[2][23]~q  & ( (\decode|BR|rf[0][23]~q  & !\fetch|regfd|instDV [15]) ) ) )

	.dataa(!\decode|BR|rf[0][23]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[3][23]~q ),
	.datad(!\decode|BR|rf[1][23]~q ),
	.datae(!\fetch|regfd|instDV [14]),
	.dataf(!\decode|BR|rf[2][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~23 .extended_lut = "off";
defparam \decode|regde|rdo1~23 .lut_mask = 64'h444403CF777703CF;
defparam \decode|regde|rdo1~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N34
dffeas \decode|regde|rdo1[23] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[23] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N33
cyclonev_lcell_comb \execute|mux_ra1E|y[23]~23 (
// Equation(s):
// \execute|mux_ra1E|y[23]~23_combout  = ( \decode|regde|rdo1 [23] & ( (!\hazard|ForwardAE [1] & (((!\hazard|ForwardAE[0]~0_combout )) # (\mux_wb|y[23]~23_combout ))) # (\hazard|ForwardAE [1] & (((\execute|regem|ALUResultM [23])))) ) ) # ( 
// !\decode|regde|rdo1 [23] & ( (!\hazard|ForwardAE [1] & (\mux_wb|y[23]~23_combout  & ((\hazard|ForwardAE[0]~0_combout )))) # (\hazard|ForwardAE [1] & (((\execute|regem|ALUResultM [23])))) ) )

	.dataa(!\mux_wb|y[23]~23_combout ),
	.datab(!\execute|regem|ALUResultM [23]),
	.datac(!\hazard|ForwardAE[0]~0_combout ),
	.datad(!\hazard|ForwardAE [1]),
	.datae(gnd),
	.dataf(!\decode|regde|rdo1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[23]~23 .extended_lut = "off";
defparam \execute|mux_ra1E|y[23]~23 .lut_mask = 64'h05330533F533F533;
defparam \execute|mux_ra1E|y[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N36
cyclonev_lcell_comb \execute|alu|Result[23]~19 (
// Equation(s):
// \execute|alu|Result[23]~19_combout  = ( \execute|mux_ra1E|y[23]~23_combout  & ( \execute|mux_ra2E|y[23]~40_combout  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUSrcE~q  $ (!\decode|regde|ALUControlE [0] $ 
// (\execute|alu|sumador|forloop[22].sumador|Cout~0_combout )))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUSrcE~q ) # ((\decode|regde|ALUControlE [0])))) ) ) ) # ( !\execute|mux_ra1E|y[23]~23_combout  & ( \execute|mux_ra2E|y[23]~40_combout  & ( 
// (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUSrcE~q  $ (!\decode|regde|ALUControlE [0] $ (!\execute|alu|sumador|forloop[22].sumador|Cout~0_combout )))) # (\decode|regde|ALUControlE [1] & (!\decode|regde|ALUSrcE~q  & (\decode|regde|ALUControlE 
// [0]))) ) ) ) # ( \execute|mux_ra1E|y[23]~23_combout  & ( !\execute|mux_ra2E|y[23]~40_combout  & ( !\decode|regde|ALUControlE [0] $ (((\decode|regde|ALUControlE [1]) # (\execute|alu|sumador|forloop[22].sumador|Cout~0_combout ))) ) ) ) # ( 
// !\execute|mux_ra1E|y[23]~23_combout  & ( !\execute|mux_ra2E|y[23]~40_combout  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ (!\execute|alu|sumador|forloop[22].sumador|Cout~0_combout ))) ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\execute|alu|sumador|forloop[22].sumador|Cout~0_combout ),
	.datad(!\decode|regde|ALUControlE [1]),
	.datae(!\execute|mux_ra1E|y[23]~23_combout ),
	.dataf(!\execute|mux_ra2E|y[23]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[23]~19 .extended_lut = "off";
defparam \execute|alu|Result[23]~19 .lut_mask = 64'h3C00C333962269BB;
defparam \execute|alu|Result[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N37
dffeas \fetch|PC|outPC[24] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[24] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N36
cyclonev_lcell_comb \fetch|Add0~89 (
// Equation(s):
// \fetch|Add0~89_sumout  = SUM(( \fetch|PC|outPC [24] ) + ( GND ) + ( \fetch|Add0~86  ))
// \fetch|Add0~90  = CARRY(( \fetch|PC|outPC [24] ) + ( GND ) + ( \fetch|Add0~86  ))

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~89_sumout ),
	.cout(\fetch|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~89 .extended_lut = "off";
defparam \fetch|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \fetch|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N15
cyclonev_lcell_comb \decode|BR|rf[5][24]~feeder (
// Equation(s):
// \decode|BR|rf[5][24]~feeder_combout  = ( \mux_wb|y[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][24]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N16
dffeas \decode|BR|rf[5][24] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][24] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N51
cyclonev_lcell_comb \decode|BR|rf[4][24]~feeder (
// Equation(s):
// \decode|BR|rf[4][24]~feeder_combout  = ( \mux_wb|y[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][24]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y17_N52
dffeas \decode|BR|rf[4][24] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][24] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N32
dffeas \decode|BR|rf[6][24] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][24] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N58
dffeas \decode|BR|rf[7][24] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][24] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N30
cyclonev_lcell_comb \decode|regde|rdo2~75 (
// Equation(s):
// \decode|regde|rdo2~75_combout  = ( \decode|BR|rf[6][24]~q  & ( \decode|BR|rf[7][24]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[4][24]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[5][24]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[6][24]~q  & ( \decode|BR|rf[7][24]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[4][24]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[5][24]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( \decode|BR|rf[6][24]~q  & ( !\decode|BR|rf[7][24]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][24]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[5][24]~q ))) ) ) ) # ( !\decode|BR|rf[6][24]~q  & ( !\decode|BR|rf[7][24]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[4][24]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[5][24]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[5][24]~q ),
	.datad(!\decode|BR|rf[4][24]~q ),
	.datae(!\decode|BR|rf[6][24]~q ),
	.dataf(!\decode|BR|rf[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~75 .extended_lut = "off";
defparam \decode|regde|rdo2~75 .lut_mask = 64'h048C26AE159D37BF;
defparam \decode|regde|rdo2~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N11
dffeas \decode|BR|rf[3][24] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][24] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N53
dffeas \decode|BR|rf[2][24] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][24] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y14_N5
dffeas \decode|BR|rf[0][24] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][24] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N6
cyclonev_lcell_comb \decode|regde|rdo2~74 (
// Equation(s):
// \decode|regde|rdo2~74_combout  = ( \decode|BR|rf[2][24]~q  & ( \decode|BR|rf[0][24]~q  & ( (!\decode|mux_ra2|y[0]~0_combout ) # ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[1][24]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[3][24]~q 
// ))) ) ) ) # ( !\decode|BR|rf[2][24]~q  & ( \decode|BR|rf[0][24]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[1][24]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[3][24]~q  & 
// (\decode|mux_ra2|y[0]~0_combout ))) ) ) ) # ( \decode|BR|rf[2][24]~q  & ( !\decode|BR|rf[0][24]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[1][24]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[3][24]~q ))) ) ) ) # ( !\decode|BR|rf[2][24]~q  & ( !\decode|BR|rf[0][24]~q  & ( (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[1][24]~q ))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[3][24]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[3][24]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[1][24]~q ),
	.datae(!\decode|BR|rf[2][24]~q ),
	.dataf(!\decode|BR|rf[0][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~74 .extended_lut = "off";
defparam \decode|regde|rdo2~74 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \decode|regde|rdo2~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N6
cyclonev_lcell_comb \decode|regde|rdo2~76 (
// Equation(s):
// \decode|regde|rdo2~76_combout  = ( \decode|regde|rdo2~74_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~75_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~89_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~74_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~75_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~89_sumout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\fetch|Add0~89_sumout ),
	.datad(!\decode|regde|rdo2~75_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~76 .extended_lut = "off";
defparam \decode|regde|rdo2~76 .lut_mask = 64'h01450145ABEFABEF;
defparam \decode|regde|rdo2~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N8
dffeas \decode|regde|rdo2[24] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[24] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N32
dffeas \execute|regem|ALUResultM[24] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[24]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [24]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[24] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N24
cyclonev_lcell_comb \execute|mux_ra2E|y[24]~41 (
// Equation(s):
// \execute|mux_ra2E|y[24]~41_combout  = ( \hazard|ForwardBE[0]~2_combout  & ( \hazard|ForwardBE [1] & ( \mux_wb|y[24]~24_combout  ) ) ) # ( !\hazard|ForwardBE[0]~2_combout  & ( \hazard|ForwardBE [1] & ( \execute|regem|ALUResultM [24] ) ) ) # ( 
// \hazard|ForwardBE[0]~2_combout  & ( !\hazard|ForwardBE [1] & ( \mux_wb|y[24]~24_combout  ) ) ) # ( !\hazard|ForwardBE[0]~2_combout  & ( !\hazard|ForwardBE [1] & ( \decode|regde|rdo2 [24] ) ) )

	.dataa(!\decode|regde|rdo2 [24]),
	.datab(!\execute|regem|ALUResultM [24]),
	.datac(gnd),
	.datad(!\mux_wb|y[24]~24_combout ),
	.datae(!\hazard|ForwardBE[0]~2_combout ),
	.dataf(!\hazard|ForwardBE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[24]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[24]~41 .extended_lut = "off";
defparam \execute|mux_ra2E|y[24]~41 .lut_mask = 64'h555500FF333300FF;
defparam \execute|mux_ra2E|y[24]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N8
dffeas \execute|regem|WriteDataM[24] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[24]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [24]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[24] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [24]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [24]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [24]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [24]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a120~portadataout 
//  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a24~portadataout 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1 .lut_mask = 64'h04C407C734F437F7;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [24]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [24]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [24]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [24]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_bit_number = 24;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N15
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a248~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a184~portadataout )) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a216~portadataout 
//  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a248~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a184~portadataout )) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~1_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N32
dffeas \memory|regmw|ReadDataW[24] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w24_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[24] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N14
dffeas \memory|regmw|ALUOutW[24] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[24] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N54
cyclonev_lcell_comb \mux_wb|y[24]~24 (
// Equation(s):
// \mux_wb|y[24]~24_combout  = ( \memory|regmw|ALUOutW [24] & ( \memory|regmw|MemtoRegW~q  & ( \memory|regmw|ReadDataW [24] ) ) ) # ( !\memory|regmw|ALUOutW [24] & ( \memory|regmw|MemtoRegW~q  & ( \memory|regmw|ReadDataW [24] ) ) ) # ( \memory|regmw|ALUOutW 
// [24] & ( !\memory|regmw|MemtoRegW~q  ) )

	.dataa(gnd),
	.datab(!\memory|regmw|ReadDataW [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|regmw|ALUOutW [24]),
	.dataf(!\memory|regmw|MemtoRegW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[24]~24 .extended_lut = "off";
defparam \mux_wb|y[24]~24 .lut_mask = 64'h0000FFFF33333333;
defparam \mux_wb|y[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N48
cyclonev_lcell_comb \decode|BR|rf[1][24]~feeder (
// Equation(s):
// \decode|BR|rf[1][24]~feeder_combout  = ( \mux_wb|y[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][24]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[1][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N50
dffeas \decode|BR|rf[1][24] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][24] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N39
cyclonev_lcell_comb \decode|regde|rdo1~24 (
// Equation(s):
// \decode|regde|rdo1~24_combout  = ( \decode|BR|rf[0][24]~q  & ( \decode|BR|rf[2][24]~q  & ( (!\fetch|regfd|instDV [14]) # ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][24]~q )) # (\fetch|regfd|instDV [15] & ((\decode|BR|rf[3][24]~q )))) ) ) ) # ( 
// !\decode|BR|rf[0][24]~q  & ( \decode|BR|rf[2][24]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][24]~q )) # (\fetch|regfd|instDV [15] & 
// ((\decode|BR|rf[3][24]~q ))))) ) ) ) # ( \decode|BR|rf[0][24]~q  & ( !\decode|BR|rf[2][24]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][24]~q )) # 
// (\fetch|regfd|instDV [15] & ((\decode|BR|rf[3][24]~q ))))) ) ) ) # ( !\decode|BR|rf[0][24]~q  & ( !\decode|BR|rf[2][24]~q  & ( (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][24]~q )) # (\fetch|regfd|instDV [15] & 
// ((\decode|BR|rf[3][24]~q ))))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[1][24]~q ),
	.datac(!\fetch|regfd|instDV [15]),
	.datad(!\decode|BR|rf[3][24]~q ),
	.datae(!\decode|BR|rf[0][24]~q ),
	.dataf(!\decode|BR|rf[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~24 .extended_lut = "off";
defparam \decode|regde|rdo1~24 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \decode|regde|rdo1~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N40
dffeas \decode|regde|rdo1[24] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[24] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N9
cyclonev_lcell_comb \execute|mux_ra1E|y[24]~24 (
// Equation(s):
// \execute|mux_ra1E|y[24]~24_combout  = ( \hazard|ForwardAE[0]~0_combout  & ( (!\hazard|ForwardAE [1] & (\mux_wb|y[24]~24_combout )) # (\hazard|ForwardAE [1] & ((\execute|regem|ALUResultM [24]))) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( 
// (!\hazard|ForwardAE [1] & (\decode|regde|rdo1 [24])) # (\hazard|ForwardAE [1] & ((\execute|regem|ALUResultM [24]))) ) )

	.dataa(!\decode|regde|rdo1 [24]),
	.datab(!\mux_wb|y[24]~24_combout ),
	.datac(!\execute|regem|ALUResultM [24]),
	.datad(!\hazard|ForwardAE [1]),
	.datae(!\hazard|ForwardAE[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[24]~24 .extended_lut = "off";
defparam \execute|mux_ra1E|y[24]~24 .lut_mask = 64'h550F330F550F330F;
defparam \execute|mux_ra1E|y[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N9
cyclonev_lcell_comb \execute|mux_op2|y[24]~1 (
// Equation(s):
// \execute|mux_op2|y[24]~1_combout  = ( \execute|mux_ra2E|y[24]~41_combout  & ( !\decode|regde|ALUSrcE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[24]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_op2|y[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_op2|y[24]~1 .extended_lut = "off";
defparam \execute|mux_op2|y[24]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \execute|mux_op2|y[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N45
cyclonev_lcell_comb \execute|alu|temp_B[23]~19 (
// Equation(s):
// \execute|alu|temp_B[23]~19_combout  = ( \decode|regde|ALUSrcE~q  & ( \decode|regde|ALUControlE [0] ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\execute|mux_ra2E|y[23]~40_combout  $ (!\decode|regde|ALUControlE [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\execute|mux_ra2E|y[23]~40_combout ),
	.datad(!\decode|regde|ALUControlE [0]),
	.datae(gnd),
	.dataf(!\decode|regde|ALUSrcE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[23]~19 .extended_lut = "off";
defparam \execute|alu|temp_B[23]~19 .lut_mask = 64'h0FF00FF000FF00FF;
defparam \execute|alu|temp_B[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N15
cyclonev_lcell_comb \execute|alu|sumador|forloop[23].sumador|Cout~1 (
// Equation(s):
// \execute|alu|sumador|forloop[23].sumador|Cout~1_combout  = (!\execute|mux_ra1E|y[23]~23_combout  & !\execute|alu|temp_B[23]~19_combout )

	.dataa(!\execute|mux_ra1E|y[23]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\execute|alu|temp_B[23]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[23].sumador|Cout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[23].sumador|Cout~1 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[23].sumador|Cout~1 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \execute|alu|sumador|forloop[23].sumador|Cout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N12
cyclonev_lcell_comb \execute|alu|sumador|forloop[23].sumador|Cout~2 (
// Equation(s):
// \execute|alu|sumador|forloop[23].sumador|Cout~2_combout  = ( \execute|alu|temp_B[21]~17_combout  & ( \execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( (!\execute|alu|sumador|forloop[23].sumador|Cout~1_combout  & 
// ((\execute|alu|temp_B[22]~18_combout ) # (\execute|mux_ra1E|y[22]~22_combout ))) ) ) ) # ( !\execute|alu|temp_B[21]~17_combout  & ( \execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( (!\execute|alu|sumador|forloop[23].sumador|Cout~1_combout  & 
// ((!\execute|mux_ra1E|y[22]~22_combout  & (\execute|alu|temp_B[22]~18_combout  & \execute|mux_ra1E|y[21]~21_combout )) # (\execute|mux_ra1E|y[22]~22_combout  & ((\execute|mux_ra1E|y[21]~21_combout ) # (\execute|alu|temp_B[22]~18_combout ))))) ) ) ) # ( 
// \execute|alu|temp_B[21]~17_combout  & ( !\execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( (!\execute|alu|sumador|forloop[23].sumador|Cout~1_combout  & ((!\execute|mux_ra1E|y[22]~22_combout  & (\execute|alu|temp_B[22]~18_combout  & 
// \execute|mux_ra1E|y[21]~21_combout )) # (\execute|mux_ra1E|y[22]~22_combout  & ((\execute|mux_ra1E|y[21]~21_combout ) # (\execute|alu|temp_B[22]~18_combout ))))) ) ) ) # ( !\execute|alu|temp_B[21]~17_combout  & ( 
// !\execute|alu|sumador|forloop[20].sumador|Cout~0_combout  & ( (\execute|mux_ra1E|y[22]~22_combout  & (\execute|alu|temp_B[22]~18_combout  & !\execute|alu|sumador|forloop[23].sumador|Cout~1_combout )) ) ) )

	.dataa(!\execute|mux_ra1E|y[22]~22_combout ),
	.datab(!\execute|alu|temp_B[22]~18_combout ),
	.datac(!\execute|alu|sumador|forloop[23].sumador|Cout~1_combout ),
	.datad(!\execute|mux_ra1E|y[21]~21_combout ),
	.datae(!\execute|alu|temp_B[21]~17_combout ),
	.dataf(!\execute|alu|sumador|forloop[20].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[23].sumador|Cout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[23].sumador|Cout~2 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[23].sumador|Cout~2 .lut_mask = 64'h1010107010707070;
defparam \execute|alu|sumador|forloop[23].sumador|Cout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N12
cyclonev_lcell_comb \execute|alu|sumador|forloop[23].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[23].sumador|Cout~0_combout  = ( \execute|mux_ra1E|y[23]~23_combout  & ( \execute|alu|temp_B[23]~19_combout  ) )

	.dataa(gnd),
	.datab(!\execute|alu|temp_B[23]~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra1E|y[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[23].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[23].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[23].sumador|Cout~0 .lut_mask = 64'h0000000033333333;
defparam \execute|alu|sumador|forloop[23].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N30
cyclonev_lcell_comb \execute|alu|Result[24]~20 (
// Equation(s):
// \execute|alu|Result[24]~20_combout  = ( \execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( \execute|alu|sumador|forloop[23].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ 
// (!\execute|mux_ra1E|y[24]~24_combout  $ (!\execute|mux_op2|y[24]~1_combout )))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (\execute|mux_ra1E|y[24]~24_combout  & \execute|mux_op2|y[24]~1_combout )) # (\decode|regde|ALUControlE 
// [0] & ((\execute|mux_op2|y[24]~1_combout ) # (\execute|mux_ra1E|y[24]~24_combout ))))) ) ) ) # ( !\execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( \execute|alu|sumador|forloop[23].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & 
// (!\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[24]~24_combout  $ (!\execute|mux_op2|y[24]~1_combout )))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (\execute|mux_ra1E|y[24]~24_combout  & \execute|mux_op2|y[24]~1_combout 
// )) # (\decode|regde|ALUControlE [0] & ((\execute|mux_op2|y[24]~1_combout ) # (\execute|mux_ra1E|y[24]~24_combout ))))) ) ) ) # ( \execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( !\execute|alu|sumador|forloop[23].sumador|Cout~0_combout  & ( 
// (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[24]~24_combout  $ (!\execute|mux_op2|y[24]~1_combout )))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (\execute|mux_ra1E|y[24]~24_combout  
// & \execute|mux_op2|y[24]~1_combout )) # (\decode|regde|ALUControlE [0] & ((\execute|mux_op2|y[24]~1_combout ) # (\execute|mux_ra1E|y[24]~24_combout ))))) ) ) ) # ( !\execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( 
// !\execute|alu|sumador|forloop[23].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[24]~24_combout  $ (\execute|mux_op2|y[24]~1_combout )))) # (\decode|regde|ALUControlE [1] & 
// ((!\decode|regde|ALUControlE [0] & (\execute|mux_ra1E|y[24]~24_combout  & \execute|mux_op2|y[24]~1_combout )) # (\decode|regde|ALUControlE [0] & ((\execute|mux_op2|y[24]~1_combout ) # (\execute|mux_ra1E|y[24]~24_combout ))))) ) ) )

	.dataa(!\decode|regde|ALUControlE [1]),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\execute|mux_ra1E|y[24]~24_combout ),
	.datad(!\execute|mux_op2|y[24]~1_combout ),
	.datae(!\execute|alu|sumador|forloop[23].sumador|Cout~2_combout ),
	.dataf(!\execute|alu|sumador|forloop[23].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[24]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[24]~20 .extended_lut = "off";
defparam \execute|alu|Result[24]~20 .lut_mask = 64'h2997833D833D833D;
defparam \execute|alu|Result[24]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N40
dffeas \fetch|PC|outPC[25] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[25] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N39
cyclonev_lcell_comb \fetch|Add0~93 (
// Equation(s):
// \fetch|Add0~93_sumout  = SUM(( \fetch|PC|outPC [25] ) + ( GND ) + ( \fetch|Add0~90  ))
// \fetch|Add0~94  = CARRY(( \fetch|PC|outPC [25] ) + ( GND ) + ( \fetch|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~93_sumout ),
	.cout(\fetch|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~93 .extended_lut = "off";
defparam \fetch|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fetch|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N44
dffeas \execute|regem|ALUResultM[25] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[25]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [25]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[25] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N52
dffeas \memory|regmw|ALUOutW[25] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[25] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N47
dffeas \execute|regem|WriteDataM[25] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[25]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [25]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[25] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [25]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [25]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [25]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [25]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N0
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a121~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a89~portadataout 
//  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a121~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1 .lut_mask = 64'h227705052277AFAF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [25]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [25]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [25]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [25]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_bit_number = 25;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N57
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a153~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a249~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a153~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a249~portadataout ))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a153~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a153~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y17_N24
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0_combout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1_combout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1_combout ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y17_N25
dffeas \memory|regmw|ReadDataW[25] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w25_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[25] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N6
cyclonev_lcell_comb \mux_wb|y[25]~25 (
// Equation(s):
// \mux_wb|y[25]~25_combout  = ( \memory|regmw|ALUOutW [25] & ( \memory|regmw|ReadDataW [25] ) ) # ( !\memory|regmw|ALUOutW [25] & ( \memory|regmw|ReadDataW [25] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  ) ) ) # ( \memory|regmw|ALUOutW [25] & ( 
// !\memory|regmw|ReadDataW [25] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|regmw|ALUOutW [25]),
	.dataf(!\memory|regmw|ReadDataW [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[25]~25 .extended_lut = "off";
defparam \mux_wb|y[25]~25 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \mux_wb|y[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N42
cyclonev_lcell_comb \decode|BR|rf[1][25]~feeder (
// Equation(s):
// \decode|BR|rf[1][25]~feeder_combout  = \mux_wb|y[25]~25_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[25]~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][25]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][25]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[1][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N44
dffeas \decode|BR|rf[1][25] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][25] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N17
dffeas \decode|BR|rf[0][25] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][25] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N12
cyclonev_lcell_comb \decode|BR|rf[2][25]~feeder (
// Equation(s):
// \decode|BR|rf[2][25]~feeder_combout  = ( \mux_wb|y[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[2][25]~feeder .extended_lut = "off";
defparam \decode|BR|rf[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N14
dffeas \decode|BR|rf[2][25] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][25] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N39
cyclonev_lcell_comb \decode|BR|rf[3][25]~feeder (
// Equation(s):
// \decode|BR|rf[3][25]~feeder_combout  = ( \mux_wb|y[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[3][25]~feeder .extended_lut = "off";
defparam \decode|BR|rf[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N41
dffeas \decode|BR|rf[3][25] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][25] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N18
cyclonev_lcell_comb \decode|regde|rdo2~77 (
// Equation(s):
// \decode|regde|rdo2~77_combout  = ( \decode|BR|rf[2][25]~q  & ( \decode|BR|rf[3][25]~q  & ( ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][25]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][25]~q ))) # (\decode|mux_ra2|y[1]~1_combout 
// ) ) ) ) # ( !\decode|BR|rf[2][25]~q  & ( \decode|BR|rf[3][25]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[0][25]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )) # 
// (\decode|BR|rf[1][25]~q ))) ) ) ) # ( \decode|BR|rf[2][25]~q  & ( !\decode|BR|rf[3][25]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[0][25]~q ) # (\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[1][25]~q  & (!\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( !\decode|BR|rf[2][25]~q  & ( !\decode|BR|rf[3][25]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[0][25]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[1][25]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[1][25]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[0][25]~q ),
	.datae(!\decode|BR|rf[2][25]~q ),
	.dataf(!\decode|BR|rf[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~77 .extended_lut = "off";
defparam \decode|regde|rdo2~77 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \decode|regde|rdo2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y15_N56
dffeas \decode|BR|rf[7][25] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][25] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N40
dffeas \decode|BR|rf[4][25] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][25] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y15_N2
dffeas \decode|BR|rf[6][25] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][25] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N49
dffeas \decode|BR|rf[5][25] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][25] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N18
cyclonev_lcell_comb \decode|regde|rdo2~78 (
// Equation(s):
// \decode|regde|rdo2~78_combout  = ( \decode|BR|rf[6][25]~q  & ( \decode|BR|rf[5][25]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[4][25]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[7][25]~q ))) ) ) ) # ( !\decode|BR|rf[6][25]~q  & ( \decode|BR|rf[5][25]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][25]~q  & !\decode|mux_ra2|y[1]~1_combout )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[7][25]~q ))) ) ) ) # ( \decode|BR|rf[6][25]~q  & ( !\decode|BR|rf[5][25]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout ) # 
// (\decode|BR|rf[4][25]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][25]~q  & ((\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[6][25]~q  & ( !\decode|BR|rf[5][25]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|BR|rf[4][25]~q  & !\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][25]~q  & ((\decode|mux_ra2|y[1]~1_combout )))) ) ) )

	.dataa(!\decode|BR|rf[7][25]~q ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[4][25]~q ),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|BR|rf[6][25]~q ),
	.dataf(!\decode|BR|rf[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~78 .extended_lut = "off";
defparam \decode|regde|rdo2~78 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \decode|regde|rdo2~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N3
cyclonev_lcell_comb \decode|regde|rdo2~79 (
// Equation(s):
// \decode|regde|rdo2~79_combout  = ( \decode|regde|rdo2~77_combout  & ( \decode|regde|rdo2~78_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~93_sumout )) ) ) ) # ( !\decode|regde|rdo2~77_combout  & ( 
// \decode|regde|rdo2~78_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout ) # (\fetch|Add0~93_sumout ))) ) ) ) # ( \decode|regde|rdo2~77_combout  & ( !\decode|regde|rdo2~78_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # 
// ((\fetch|Add0~93_sumout  & \decode|BR|Equal1~0_combout )) ) ) ) # ( !\decode|regde|rdo2~77_combout  & ( !\decode|regde|rdo2~78_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & (\fetch|Add0~93_sumout  & \decode|BR|Equal1~0_combout )) ) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\fetch|Add0~93_sumout ),
	.datac(!\decode|BR|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\decode|regde|rdo2~77_combout ),
	.dataf(!\decode|regde|rdo2~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~79 .extended_lut = "off";
defparam \decode|regde|rdo2~79 .lut_mask = 64'h0101ABAB5151FBFB;
defparam \decode|regde|rdo2~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N4
dffeas \decode|regde|rdo2[25] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[25] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N9
cyclonev_lcell_comb \execute|mux_ra2E|y[25]~42 (
// Equation(s):
// \execute|mux_ra2E|y[25]~42_combout  = ( \hazard|ForwardBE [1] & ( (!\hazard|ForwardBE[0]~2_combout  & (\execute|regem|ALUResultM [25])) # (\hazard|ForwardBE[0]~2_combout  & ((\mux_wb|y[25]~25_combout ))) ) ) # ( !\hazard|ForwardBE [1] & ( 
// (!\hazard|ForwardBE[0]~2_combout  & (\decode|regde|rdo2 [25])) # (\hazard|ForwardBE[0]~2_combout  & ((\mux_wb|y[25]~25_combout ))) ) )

	.dataa(!\decode|regde|rdo2 [25]),
	.datab(!\execute|regem|ALUResultM [25]),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(!\mux_wb|y[25]~25_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[25]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[25]~42 .extended_lut = "off";
defparam \execute|mux_ra2E|y[25]~42 .lut_mask = 64'h505F505F303F303F;
defparam \execute|mux_ra2E|y[25]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N54
cyclonev_lcell_comb \decode|regde|rdo1~25 (
// Equation(s):
// \decode|regde|rdo1~25_combout  = ( \decode|BR|rf[0][25]~q  & ( \decode|BR|rf[1][25]~q  & ( (!\fetch|regfd|instDV [15]) # ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][25]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][25]~q ))) ) ) ) # ( 
// !\decode|BR|rf[0][25]~q  & ( \decode|BR|rf[1][25]~q  & ( (!\fetch|regfd|instDV [14] & (\fetch|regfd|instDV [15] & ((\decode|BR|rf[2][25]~q )))) # (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15]) # ((\decode|BR|rf[3][25]~q )))) ) ) ) # ( 
// \decode|BR|rf[0][25]~q  & ( !\decode|BR|rf[1][25]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15]) # ((\decode|BR|rf[2][25]~q )))) # (\fetch|regfd|instDV [14] & (\fetch|regfd|instDV [15] & (\decode|BR|rf[3][25]~q ))) ) ) ) # ( 
// !\decode|BR|rf[0][25]~q  & ( !\decode|BR|rf[1][25]~q  & ( (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][25]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][25]~q )))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[3][25]~q ),
	.datad(!\decode|BR|rf[2][25]~q ),
	.datae(!\decode|BR|rf[0][25]~q ),
	.dataf(!\decode|BR|rf[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~25 .extended_lut = "off";
defparam \decode|regde|rdo1~25 .lut_mask = 64'h012389AB4567CDEF;
defparam \decode|regde|rdo1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N55
dffeas \decode|regde|rdo1[25] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[25] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N36
cyclonev_lcell_comb \execute|mux_ra1E|y[25]~25 (
// Equation(s):
// \execute|mux_ra1E|y[25]~25_combout  = ( \mux_wb|y[25]~25_combout  & ( \execute|regem|ALUResultM [25] & ( ((\hazard|ForwardAE [1]) # (\decode|regde|rdo1 [25])) # (\hazard|ForwardAE[0]~0_combout ) ) ) ) # ( !\mux_wb|y[25]~25_combout  & ( 
// \execute|regem|ALUResultM [25] & ( ((!\hazard|ForwardAE[0]~0_combout  & \decode|regde|rdo1 [25])) # (\hazard|ForwardAE [1]) ) ) ) # ( \mux_wb|y[25]~25_combout  & ( !\execute|regem|ALUResultM [25] & ( (!\hazard|ForwardAE [1] & ((\decode|regde|rdo1 [25]) # 
// (\hazard|ForwardAE[0]~0_combout ))) ) ) ) # ( !\mux_wb|y[25]~25_combout  & ( !\execute|regem|ALUResultM [25] & ( (!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [25] & !\hazard|ForwardAE [1])) ) ) )

	.dataa(!\hazard|ForwardAE[0]~0_combout ),
	.datab(gnd),
	.datac(!\decode|regde|rdo1 [25]),
	.datad(!\hazard|ForwardAE [1]),
	.datae(!\mux_wb|y[25]~25_combout ),
	.dataf(!\execute|regem|ALUResultM [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[25]~25 .extended_lut = "off";
defparam \execute|mux_ra1E|y[25]~25 .lut_mask = 64'h0A005F000AFF5FFF;
defparam \execute|mux_ra1E|y[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N21
cyclonev_lcell_comb \execute|alu|Result[25]~27 (
// Equation(s):
// \execute|alu|Result[25]~27_combout  = ( \decode|regde|ALUControlE [1] & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUSrcE~q  & (\execute|mux_ra2E|y[25]~42_combout  & \execute|mux_ra1E|y[25]~25_combout ))) # (\decode|regde|ALUControlE [0] & 
// (((!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[25]~42_combout )) # (\execute|mux_ra1E|y[25]~25_combout ))) ) ) # ( !\decode|regde|ALUControlE [1] & ( !\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[25]~25_combout  $ 
// (((!\execute|mux_ra2E|y[25]~42_combout ) # (\decode|regde|ALUSrcE~q )))) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\execute|mux_ra2E|y[25]~42_combout ),
	.datad(!\execute|mux_ra1E|y[25]~25_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|ALUControlE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[25]~27 .extended_lut = "off";
defparam \execute|alu|Result[25]~27 .lut_mask = 64'hC639C639023B023B;
defparam \execute|alu|Result[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N27
cyclonev_lcell_comb \execute|alu|temp_B[24]~20 (
// Equation(s):
// \execute|alu|temp_B[24]~20_combout  = ( \execute|mux_op2|y[24]~1_combout  & ( !\decode|regde|ALUControlE [0] ) ) # ( !\execute|mux_op2|y[24]~1_combout  & ( \decode|regde|ALUControlE [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_op2|y[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[24]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[24]~20 .extended_lut = "off";
defparam \execute|alu|temp_B[24]~20 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \execute|alu|temp_B[24]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N42
cyclonev_lcell_comb \execute|alu|Result[25]~21 (
// Equation(s):
// \execute|alu|Result[25]~21_combout  = ( \execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( \execute|alu|temp_B[24]~20_combout  & ( \execute|alu|Result[25]~27_combout  ) ) ) # ( !\execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( 
// \execute|alu|temp_B[24]~20_combout  & ( !\execute|alu|Result[25]~27_combout  $ ((((\decode|regde|ALUControlE [1]) # (\execute|mux_ra1E|y[24]~24_combout )) # (\execute|alu|sumador|forloop[23].sumador|Cout~0_combout ))) ) ) ) # ( 
// \execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( !\execute|alu|temp_B[24]~20_combout  & ( !\execute|alu|Result[25]~27_combout  $ (((\decode|regde|ALUControlE [1]) # (\execute|mux_ra1E|y[24]~24_combout ))) ) ) ) # ( 
// !\execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( !\execute|alu|temp_B[24]~20_combout  & ( !\execute|alu|Result[25]~27_combout  $ ((((\execute|alu|sumador|forloop[23].sumador|Cout~0_combout  & \execute|mux_ra1E|y[24]~24_combout )) # 
// (\decode|regde|ALUControlE [1]))) ) ) )

	.dataa(!\execute|alu|Result[25]~27_combout ),
	.datab(!\execute|alu|sumador|forloop[23].sumador|Cout~0_combout ),
	.datac(!\execute|mux_ra1E|y[24]~24_combout ),
	.datad(!\decode|regde|ALUControlE [1]),
	.datae(!\execute|alu|sumador|forloop[23].sumador|Cout~2_combout ),
	.dataf(!\execute|alu|temp_B[24]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[25]~21 .extended_lut = "off";
defparam \execute|alu|Result[25]~21 .lut_mask = 64'hA955A55595555555;
defparam \execute|alu|Result[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N20
dffeas \execute|regem|ALUResultM[26] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[26]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [26]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[26] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y13_N40
dffeas \memory|regmw|ALUOutW[26] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[26] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N24
cyclonev_lcell_comb \decode|BR|rf[7][26]~feeder (
// Equation(s):
// \decode|BR|rf[7][26]~feeder_combout  = ( \mux_wb|y[26]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][26]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N25
dffeas \decode|BR|rf[7][26] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][26] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N1
dffeas \decode|BR|rf[4][26] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][26] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N5
dffeas \decode|BR|rf[6][26] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][26] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N9
cyclonev_lcell_comb \decode|BR|rf[5][26]~feeder (
// Equation(s):
// \decode|BR|rf[5][26]~feeder_combout  = ( \mux_wb|y[26]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][26]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N10
dffeas \decode|BR|rf[5][26] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][26] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N3
cyclonev_lcell_comb \decode|regde|rdo2~81 (
// Equation(s):
// \decode|regde|rdo2~81_combout  = ( \decode|BR|rf[6][26]~q  & ( \decode|BR|rf[5][26]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][26]~q ) # (\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[7][26]~q ))) ) ) ) # ( !\decode|BR|rf[6][26]~q  & ( \decode|BR|rf[5][26]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[4][26]~q )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[7][26]~q ))) ) ) ) # ( \decode|BR|rf[6][26]~q  & ( !\decode|BR|rf[5][26]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][26]~q ) # 
// (\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][26]~q  & (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( !\decode|BR|rf[6][26]~q  & ( !\decode|BR|rf[5][26]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[4][26]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][26]~q  & (\decode|mux_ra2|y[1]~1_combout ))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[7][26]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[4][26]~q ),
	.datae(!\decode|BR|rf[6][26]~q ),
	.dataf(!\decode|BR|rf[5][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~81 .extended_lut = "off";
defparam \decode|regde|rdo2~81 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \decode|regde|rdo2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N14
dffeas \decode|BR|rf[0][26] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][26] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y15_N8
dffeas \decode|BR|rf[3][26] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][26] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N30
cyclonev_lcell_comb \decode|BR|rf[1][26]~feeder (
// Equation(s):
// \decode|BR|rf[1][26]~feeder_combout  = \mux_wb|y[26]~26_combout 

	.dataa(gnd),
	.datab(!\mux_wb|y[26]~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][26]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][26]~feeder .lut_mask = 64'h3333333333333333;
defparam \decode|BR|rf[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N32
dffeas \decode|BR|rf[1][26] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][26] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N2
dffeas \decode|BR|rf[2][26] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][26] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N9
cyclonev_lcell_comb \decode|regde|rdo2~80 (
// Equation(s):
// \decode|regde|rdo2~80_combout  = ( \decode|BR|rf[1][26]~q  & ( \decode|BR|rf[2][26]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[0][26]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((!\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[3][26]~q )))) ) ) ) # ( !\decode|BR|rf[1][26]~q  & ( \decode|BR|rf[2][26]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][26]~q  & ((!\decode|mux_ra2|y[0]~0_combout )))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[3][26]~q )))) ) ) ) # ( \decode|BR|rf[1][26]~q  & ( !\decode|BR|rf[2][26]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )) # 
// (\decode|BR|rf[0][26]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[3][26]~q  & \decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[1][26]~q  & ( !\decode|BR|rf[2][26]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// (\decode|BR|rf[0][26]~q  & ((!\decode|mux_ra2|y[0]~0_combout )))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[3][26]~q  & \decode|mux_ra2|y[0]~0_combout )))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[0][26]~q ),
	.datac(!\decode|BR|rf[3][26]~q ),
	.datad(!\decode|mux_ra2|y[0]~0_combout ),
	.datae(!\decode|BR|rf[1][26]~q ),
	.dataf(!\decode|BR|rf[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~80 .extended_lut = "off";
defparam \decode|regde|rdo2~80 .lut_mask = 64'h220522AF770577AF;
defparam \decode|regde|rdo2~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N43
dffeas \fetch|PC|outPC[26] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[26] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N42
cyclonev_lcell_comb \fetch|Add0~97 (
// Equation(s):
// \fetch|Add0~97_sumout  = SUM(( \fetch|PC|outPC [26] ) + ( GND ) + ( \fetch|Add0~94  ))
// \fetch|Add0~98  = CARRY(( \fetch|PC|outPC [26] ) + ( GND ) + ( \fetch|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~97_sumout ),
	.cout(\fetch|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~97 .extended_lut = "off";
defparam \fetch|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fetch|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N18
cyclonev_lcell_comb \decode|regde|rdo2~82 (
// Equation(s):
// \decode|regde|rdo2~82_combout  = ( \fetch|Add0~97_sumout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~80_combout )))) # (\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~81_combout )) # (\decode|BR|Equal1~0_combout ))) ) ) # ( 
// !\fetch|Add0~97_sumout  & ( (!\decode|mux_ra2|y[2]~2_combout  & (((\decode|regde|rdo2~80_combout )))) # (\decode|mux_ra2|y[2]~2_combout  & (!\decode|BR|Equal1~0_combout  & (\decode|regde|rdo2~81_combout ))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\decode|regde|rdo2~81_combout ),
	.datad(!\decode|regde|rdo2~80_combout ),
	.datae(gnd),
	.dataf(!\fetch|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~82 .extended_lut = "off";
defparam \decode|regde|rdo2~82 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \decode|regde|rdo2~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N20
dffeas \decode|regde|rdo2[26] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[26] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N57
cyclonev_lcell_comb \execute|mux_ra2E|y[26]~43 (
// Equation(s):
// \execute|mux_ra2E|y[26]~43_combout  = ( \hazard|ForwardBE [1] & ( (!\hazard|ForwardBE[0]~2_combout  & (\execute|regem|ALUResultM [26])) # (\hazard|ForwardBE[0]~2_combout  & ((\mux_wb|y[26]~26_combout ))) ) ) # ( !\hazard|ForwardBE [1] & ( 
// (!\hazard|ForwardBE[0]~2_combout  & ((\decode|regde|rdo2 [26]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[26]~26_combout )) ) )

	.dataa(!\execute|regem|ALUResultM [26]),
	.datab(!\mux_wb|y[26]~26_combout ),
	.datac(!\decode|regde|rdo2 [26]),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[26]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[26]~43 .extended_lut = "off";
defparam \execute|mux_ra2E|y[26]~43 .lut_mask = 64'h0F330F3355335533;
defparam \execute|mux_ra2E|y[26]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N59
dffeas \execute|regem|WriteDataM[26] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[26]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [26]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[26] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [26]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [26]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [26]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [26]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N9
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a186~portadataout ) ) ) ) 
// # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a154~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a218~portadataout 
// )) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a186~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a154~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a218~portadataout )) ) 
// ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0 .lut_mask = 64'h0F3355000F3355FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [26]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [26]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [26]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [26]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N54
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a122~portadataout )) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a122~portadataout )) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a58~portadataout 
//  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a26~portadataout ) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N51
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~0_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N52
dffeas \memory|regmw|ReadDataW[26] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w26_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[26] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N12
cyclonev_lcell_comb \mux_wb|y[26]~26 (
// Equation(s):
// \mux_wb|y[26]~26_combout  = ( \memory|regmw|ReadDataW [26] & ( (\memory|regmw|ALUOutW [26]) # (\memory|regmw|MemtoRegW~DUPLICATE_q ) ) ) # ( !\memory|regmw|ReadDataW [26] & ( (!\memory|regmw|MemtoRegW~DUPLICATE_q  & \memory|regmw|ALUOutW [26]) ) )

	.dataa(gnd),
	.datab(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datac(!\memory|regmw|ALUOutW [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|regmw|ReadDataW [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[26]~26 .extended_lut = "off";
defparam \mux_wb|y[26]~26 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mux_wb|y[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N36
cyclonev_lcell_comb \decode|regde|rdo1~26 (
// Equation(s):
// \decode|regde|rdo1~26_combout  = ( \decode|BR|rf[3][26]~q  & ( \decode|BR|rf[2][26]~q  & ( ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[0][26]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[1][26]~q ))) # (\fetch|regfd|instDV [15]) ) ) ) # ( 
// !\decode|BR|rf[3][26]~q  & ( \decode|BR|rf[2][26]~q  & ( (!\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[0][26]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[1][26]~q )))) # (\fetch|regfd|instDV [15] & 
// (((!\fetch|regfd|instDV [14])))) ) ) ) # ( \decode|BR|rf[3][26]~q  & ( !\decode|BR|rf[2][26]~q  & ( (!\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[0][26]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[1][26]~q )))) # 
// (\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14])))) ) ) ) # ( !\decode|BR|rf[3][26]~q  & ( !\decode|BR|rf[2][26]~q  & ( (!\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[0][26]~q ))) # (\fetch|regfd|instDV [14] & 
// (\decode|BR|rf[1][26]~q )))) ) ) )

	.dataa(!\decode|BR|rf[1][26]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\fetch|regfd|instDV [14]),
	.datad(!\decode|BR|rf[0][26]~q ),
	.datae(!\decode|BR|rf[3][26]~q ),
	.dataf(!\decode|BR|rf[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~26 .extended_lut = "off";
defparam \decode|regde|rdo1~26 .lut_mask = 64'h04C407C734F437F7;
defparam \decode|regde|rdo1~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N37
dffeas \decode|regde|rdo1[26] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[26] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N54
cyclonev_lcell_comb \execute|mux_ra1E|y[26]~26 (
// Equation(s):
// \execute|mux_ra1E|y[26]~26_combout  = ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [26] ) ) # ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [26]))) # (\hazard|ForwardAE[0]~0_combout  & 
// (\mux_wb|y[26]~26_combout )) ) )

	.dataa(!\execute|regem|ALUResultM [26]),
	.datab(!\mux_wb|y[26]~26_combout ),
	.datac(!\decode|regde|rdo1 [26]),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[26]~26 .extended_lut = "off";
defparam \execute|mux_ra1E|y[26]~26 .lut_mask = 64'h0F330F3355555555;
defparam \execute|mux_ra1E|y[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N15
cyclonev_lcell_comb \execute|alu|temp_B[25]~21 (
// Equation(s):
// \execute|alu|temp_B[25]~21_combout  = !\decode|regde|ALUControlE [0] $ (((!\execute|mux_ra2E|y[25]~42_combout ) # (\decode|regde|ALUSrcE~q )))

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\execute|mux_ra2E|y[25]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[25]~21 .extended_lut = "off";
defparam \execute|alu|temp_B[25]~21 .lut_mask = 64'h3939393939393939;
defparam \execute|alu|temp_B[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N6
cyclonev_lcell_comb \execute|alu|sumador|forloop[25].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[25].sumador|Cout~0_combout  = ( \execute|alu|temp_B[24]~20_combout  & ( \execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( (\execute|alu|temp_B[25]~21_combout ) # (\execute|mux_ra1E|y[25]~25_combout ) ) ) ) # ( 
// !\execute|alu|temp_B[24]~20_combout  & ( \execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( (!\execute|mux_ra1E|y[25]~25_combout  & (\execute|mux_ra1E|y[24]~24_combout  & \execute|alu|temp_B[25]~21_combout )) # 
// (\execute|mux_ra1E|y[25]~25_combout  & ((\execute|alu|temp_B[25]~21_combout ) # (\execute|mux_ra1E|y[24]~24_combout ))) ) ) ) # ( \execute|alu|temp_B[24]~20_combout  & ( !\execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & ( 
// (!\execute|mux_ra1E|y[25]~25_combout  & (\execute|alu|temp_B[25]~21_combout  & ((\execute|alu|sumador|forloop[23].sumador|Cout~0_combout ) # (\execute|mux_ra1E|y[24]~24_combout )))) # (\execute|mux_ra1E|y[25]~25_combout  & 
// (((\execute|alu|sumador|forloop[23].sumador|Cout~0_combout ) # (\execute|alu|temp_B[25]~21_combout )) # (\execute|mux_ra1E|y[24]~24_combout ))) ) ) ) # ( !\execute|alu|temp_B[24]~20_combout  & ( !\execute|alu|sumador|forloop[23].sumador|Cout~2_combout  & 
// ( (!\execute|mux_ra1E|y[25]~25_combout  & (\execute|mux_ra1E|y[24]~24_combout  & (\execute|alu|temp_B[25]~21_combout  & \execute|alu|sumador|forloop[23].sumador|Cout~0_combout ))) # (\execute|mux_ra1E|y[25]~25_combout  & 
// (((\execute|mux_ra1E|y[24]~24_combout  & \execute|alu|sumador|forloop[23].sumador|Cout~0_combout )) # (\execute|alu|temp_B[25]~21_combout ))) ) ) )

	.dataa(!\execute|mux_ra1E|y[25]~25_combout ),
	.datab(!\execute|mux_ra1E|y[24]~24_combout ),
	.datac(!\execute|alu|temp_B[25]~21_combout ),
	.datad(!\execute|alu|sumador|forloop[23].sumador|Cout~0_combout ),
	.datae(!\execute|alu|temp_B[24]~20_combout ),
	.dataf(!\execute|alu|sumador|forloop[23].sumador|Cout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[25].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[25].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[25].sumador|Cout~0 .lut_mask = 64'h0517175F17175F5F;
defparam \execute|alu|sumador|forloop[25].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N18
cyclonev_lcell_comb \execute|alu|Result[26]~22 (
// Equation(s):
// \execute|alu|Result[26]~22_combout  = ( \execute|alu|sumador|forloop[25].sumador|Cout~0_combout  & ( \execute|mux_ra2E|y[26]~43_combout  & ( (!\decode|regde|ALUControlE [0] & ((!\decode|regde|ALUSrcE~q  & ((\execute|mux_ra1E|y[26]~26_combout ))) # 
// (\decode|regde|ALUSrcE~q  & (!\decode|regde|ALUControlE [1] & !\execute|mux_ra1E|y[26]~26_combout )))) # (\decode|regde|ALUControlE [0] & ((!\decode|regde|ALUSrcE~q  & ((!\execute|mux_ra1E|y[26]~26_combout ) # (\decode|regde|ALUControlE [1]))) # 
// (\decode|regde|ALUSrcE~q  & ((\execute|mux_ra1E|y[26]~26_combout ))))) ) ) ) # ( !\execute|alu|sumador|forloop[25].sumador|Cout~0_combout  & ( \execute|mux_ra2E|y[26]~43_combout  & ( (!\decode|regde|ALUControlE [1] & (!\decode|regde|ALUControlE [0] $ 
// (!\decode|regde|ALUSrcE~q  $ (!\execute|mux_ra1E|y[26]~26_combout )))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUSrcE~q  & \execute|mux_ra1E|y[26]~26_combout )) # (\decode|regde|ALUControlE [0] & 
// ((!\decode|regde|ALUSrcE~q ) # (\execute|mux_ra1E|y[26]~26_combout ))))) ) ) ) # ( \execute|alu|sumador|forloop[25].sumador|Cout~0_combout  & ( !\execute|mux_ra2E|y[26]~43_combout  & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] & 
// !\execute|mux_ra1E|y[26]~26_combout )) # (\decode|regde|ALUControlE [0] & ((\execute|mux_ra1E|y[26]~26_combout ))) ) ) ) # ( !\execute|alu|sumador|forloop[25].sumador|Cout~0_combout  & ( !\execute|mux_ra2E|y[26]~43_combout  & ( (!\decode|regde|ALUControlE 
// [0] & (!\decode|regde|ALUControlE [1] & \execute|mux_ra1E|y[26]~26_combout )) # (\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] $ (\execute|mux_ra1E|y[26]~26_combout ))) ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(!\decode|regde|ALUControlE [1]),
	.datad(!\execute|mux_ra1E|y[26]~26_combout ),
	.datae(!\execute|alu|sumador|forloop[25].sumador|Cout~0_combout ),
	.dataf(!\execute|mux_ra2E|y[26]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[26]~22 .extended_lut = "off";
defparam \execute|alu|Result[26]~22 .lut_mask = 64'h50A5A055946D649D;
defparam \execute|alu|Result[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N3
cyclonev_lcell_comb \execute|alu|temp_B[26]~22 (
// Equation(s):
// \execute|alu|temp_B[26]~22_combout  = ( \decode|regde|ALUSrcE~q  & ( \decode|regde|ALUControlE [0] ) ) # ( !\decode|regde|ALUSrcE~q  & ( !\decode|regde|ALUControlE [0] $ (!\execute|mux_ra2E|y[26]~43_combout ) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\execute|mux_ra2E|y[26]~43_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|ALUSrcE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[26]~22 .extended_lut = "off";
defparam \execute|alu|temp_B[26]~22 .lut_mask = 64'h55AA55AA55555555;
defparam \execute|alu|temp_B[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N47
dffeas \fetch|PC|outPC[27] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[27] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N45
cyclonev_lcell_comb \fetch|Add0~101 (
// Equation(s):
// \fetch|Add0~101_sumout  = SUM(( \fetch|PC|outPC [27] ) + ( GND ) + ( \fetch|Add0~98  ))
// \fetch|Add0~102  = CARRY(( \fetch|PC|outPC [27] ) + ( GND ) + ( \fetch|Add0~98  ))

	.dataa(!\fetch|PC|outPC [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~101_sumout ),
	.cout(\fetch|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~101 .extended_lut = "off";
defparam \fetch|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \fetch|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N14
dffeas \execute|regem|ALUResultM[27] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[27]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [27]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[27] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N38
dffeas \memory|regmw|ALUOutW[27] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[27] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y13_N47
dffeas \execute|regem|WriteDataM[27] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[27]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [27]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[27] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [27]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [27]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [27]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [27]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
//  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a123~portadataout 
// )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [27]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [27]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [27]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [27]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_bit_number = 27;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N0
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a251~portadataout ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a155~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a251~portadataout ) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a219~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a155~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h474700334747CCFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N39
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~1_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N41
dffeas \memory|regmw|ReadDataW[27] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w27_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[27] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N0
cyclonev_lcell_comb \mux_wb|y[27]~27 (
// Equation(s):
// \mux_wb|y[27]~27_combout  = ( \memory|regmw|MemtoRegW~q  & ( \memory|regmw|ReadDataW [27] ) ) # ( !\memory|regmw|MemtoRegW~q  & ( \memory|regmw|ALUOutW [27] ) )

	.dataa(!\memory|regmw|ALUOutW [27]),
	.datab(!\memory|regmw|ReadDataW [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|regmw|MemtoRegW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[27]~27 .extended_lut = "off";
defparam \mux_wb|y[27]~27 .lut_mask = 64'h5555555533333333;
defparam \mux_wb|y[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N48
cyclonev_lcell_comb \decode|BR|rf[4][27]~feeder (
// Equation(s):
// \decode|BR|rf[4][27]~feeder_combout  = ( \mux_wb|y[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][27]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N49
dffeas \decode|BR|rf[4][27] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][27] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N54
cyclonev_lcell_comb \decode|BR|rf[7][27]~feeder (
// Equation(s):
// \decode|BR|rf[7][27]~feeder_combout  = ( \mux_wb|y[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][27]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N56
dffeas \decode|BR|rf[7][27] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][27] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N56
dffeas \decode|BR|rf[6][27] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][27] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N30
cyclonev_lcell_comb \decode|BR|rf[5][27]~feeder (
// Equation(s):
// \decode|BR|rf[5][27]~feeder_combout  = ( \mux_wb|y[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][27]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N31
dffeas \decode|BR|rf[5][27] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][27] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N54
cyclonev_lcell_comb \decode|regde|rdo2~84 (
// Equation(s):
// \decode|regde|rdo2~84_combout  = ( \decode|BR|rf[6][27]~q  & ( \decode|BR|rf[5][27]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][27]~q )) # (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[7][27]~q )))) ) ) ) # ( !\decode|BR|rf[6][27]~q  & ( \decode|BR|rf[5][27]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[4][27]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout ) # ((\decode|BR|rf[7][27]~q )))) ) ) ) # ( \decode|BR|rf[6][27]~q  & ( !\decode|BR|rf[5][27]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][27]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][27]~q )))) ) ) ) # ( !\decode|BR|rf[6][27]~q  & ( !\decode|BR|rf[5][27]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[4][27]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[7][27]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|BR|rf[4][27]~q ),
	.datad(!\decode|BR|rf[7][27]~q ),
	.datae(!\decode|BR|rf[6][27]~q ),
	.dataf(!\decode|BR|rf[5][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~84 .extended_lut = "off";
defparam \decode|regde|rdo2~84 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \decode|regde|rdo2~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N42
cyclonev_lcell_comb \decode|BR|rf[0][27]~feeder (
// Equation(s):
// \decode|BR|rf[0][27]~feeder_combout  = ( \mux_wb|y[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][27]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N43
dffeas \decode|BR|rf[0][27] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][27] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N17
dffeas \decode|BR|rf[2][27] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][27] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N36
cyclonev_lcell_comb \decode|BR|rf[3][27]~feeder (
// Equation(s):
// \decode|BR|rf[3][27]~feeder_combout  = ( \mux_wb|y[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[3][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[3][27]~feeder .extended_lut = "off";
defparam \decode|BR|rf[3][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[3][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y15_N38
dffeas \decode|BR|rf[3][27] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][27] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N45
cyclonev_lcell_comb \decode|BR|rf[1][27]~feeder (
// Equation(s):
// \decode|BR|rf[1][27]~feeder_combout  = ( \mux_wb|y[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][27]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[1][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N47
dffeas \decode|BR|rf[1][27] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][27] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N48
cyclonev_lcell_comb \decode|regde|rdo2~83 (
// Equation(s):
// \decode|regde|rdo2~83_combout  = ( \decode|BR|rf[3][27]~q  & ( \decode|BR|rf[1][27]~q  & ( ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][27]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][27]~q )))) # (\decode|mux_ra2|y[0]~0_combout 
// ) ) ) ) # ( !\decode|BR|rf[3][27]~q  & ( \decode|BR|rf[1][27]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[0][27]~q )) # (\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout  & 
// ((\decode|BR|rf[2][27]~q )))) ) ) ) # ( \decode|BR|rf[3][27]~q  & ( !\decode|BR|rf[1][27]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[0][27]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((\decode|BR|rf[2][27]~q )) # (\decode|mux_ra2|y[0]~0_combout ))) ) ) ) # ( !\decode|BR|rf[3][27]~q  & ( !\decode|BR|rf[1][27]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[0][27]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[2][27]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|mux_ra2|y[0]~0_combout ),
	.datac(!\decode|BR|rf[0][27]~q ),
	.datad(!\decode|BR|rf[2][27]~q ),
	.datae(!\decode|BR|rf[3][27]~q ),
	.dataf(!\decode|BR|rf[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~83 .extended_lut = "off";
defparam \decode|regde|rdo2~83 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \decode|regde|rdo2~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N15
cyclonev_lcell_comb \decode|regde|rdo2~85 (
// Equation(s):
// \decode|regde|rdo2~85_combout  = ( \decode|regde|rdo2~83_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~84_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~101_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~83_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~84_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~101_sumout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\fetch|Add0~101_sumout ),
	.datad(!\decode|regde|rdo2~84_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~85 .extended_lut = "off";
defparam \decode|regde|rdo2~85 .lut_mask = 64'h01450145ABEFABEF;
defparam \decode|regde|rdo2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N16
dffeas \decode|regde|rdo2[27] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[27] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N24
cyclonev_lcell_comb \execute|mux_ra2E|y[27]~44 (
// Equation(s):
// \execute|mux_ra2E|y[27]~44_combout  = ( \mux_wb|y[27]~27_combout  & ( ((!\hazard|ForwardBE [1] & (\decode|regde|rdo2 [27])) # (\hazard|ForwardBE [1] & ((\execute|regem|ALUResultM [27])))) # (\hazard|ForwardBE[0]~2_combout ) ) ) # ( 
// !\mux_wb|y[27]~27_combout  & ( (!\hazard|ForwardBE[0]~2_combout  & ((!\hazard|ForwardBE [1] & (\decode|regde|rdo2 [27])) # (\hazard|ForwardBE [1] & ((\execute|regem|ALUResultM [27]))))) ) )

	.dataa(!\decode|regde|rdo2 [27]),
	.datab(!\hazard|ForwardBE[0]~2_combout ),
	.datac(!\execute|regem|ALUResultM [27]),
	.datad(!\hazard|ForwardBE [1]),
	.datae(gnd),
	.dataf(!\mux_wb|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[27]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[27]~44 .extended_lut = "off";
defparam \execute|mux_ra2E|y[27]~44 .lut_mask = 64'h440C440C773F773F;
defparam \execute|mux_ra2E|y[27]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N45
cyclonev_lcell_comb \decode|regde|rdo1~27 (
// Equation(s):
// \decode|regde|rdo1~27_combout  = ( \decode|BR|rf[3][27]~q  & ( \decode|BR|rf[1][27]~q  & ( ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][27]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][27]~q ))) # (\fetch|regfd|instDV [14]) ) ) ) # ( 
// !\decode|BR|rf[3][27]~q  & ( \decode|BR|rf[1][27]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][27]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][27]~q )))) # (\fetch|regfd|instDV [14] & (!\fetch|regfd|instDV 
// [15])) ) ) ) # ( \decode|BR|rf[3][27]~q  & ( !\decode|BR|rf[1][27]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][27]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][27]~q )))) # (\fetch|regfd|instDV [14] & 
// (\fetch|regfd|instDV [15])) ) ) ) # ( !\decode|BR|rf[3][27]~q  & ( !\decode|BR|rf[1][27]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][27]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][27]~q )))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[2][27]~q ),
	.datad(!\decode|BR|rf[0][27]~q ),
	.datae(!\decode|BR|rf[3][27]~q ),
	.dataf(!\decode|BR|rf[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~27 .extended_lut = "off";
defparam \decode|regde|rdo1~27 .lut_mask = 64'h028A139B46CE57DF;
defparam \decode|regde|rdo1~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N22
dffeas \decode|regde|rdo1[27] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|rdo1~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[27] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N9
cyclonev_lcell_comb \execute|mux_ra1E|y[27]~27 (
// Equation(s):
// \execute|mux_ra1E|y[27]~27_combout  = ( \mux_wb|y[27]~27_combout  & ( (!\hazard|ForwardAE [1] & (((\hazard|ForwardAE[0]~0_combout ) # (\decode|regde|rdo1 [27])))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [27])) ) ) # ( 
// !\mux_wb|y[27]~27_combout  & ( (!\hazard|ForwardAE [1] & (((\decode|regde|rdo1 [27] & !\hazard|ForwardAE[0]~0_combout )))) # (\hazard|ForwardAE [1] & (\execute|regem|ALUResultM [27])) ) )

	.dataa(!\hazard|ForwardAE [1]),
	.datab(!\execute|regem|ALUResultM [27]),
	.datac(!\decode|regde|rdo1 [27]),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(gnd),
	.dataf(!\mux_wb|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[27]~27 .extended_lut = "off";
defparam \execute|mux_ra1E|y[27]~27 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \execute|mux_ra1E|y[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N0
cyclonev_lcell_comb \execute|alu|Result[27]~23 (
// Equation(s):
// \execute|alu|Result[27]~23_combout  = ( \execute|mux_ra1E|y[27]~27_combout  & ( ((!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[27]~44_combout )) # (\decode|regde|ALUControlE [0]) ) ) # ( !\execute|mux_ra1E|y[27]~27_combout  & ( 
// (\decode|regde|ALUControlE [0] & (!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[27]~44_combout )) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(!\decode|regde|ALUSrcE~q ),
	.datac(gnd),
	.datad(!\execute|mux_ra2E|y[27]~44_combout ),
	.datae(gnd),
	.dataf(!\execute|mux_ra1E|y[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[27]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[27]~23 .extended_lut = "off";
defparam \execute|alu|Result[27]~23 .lut_mask = 64'h0044004455DD55DD;
defparam \execute|alu|Result[27]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N6
cyclonev_lcell_comb \execute|alu|temp_B[27]~23 (
// Equation(s):
// \execute|alu|temp_B[27]~23_combout  = ( \execute|mux_ra2E|y[27]~44_combout  & ( !\decode|regde|ALUControlE [0] $ (\decode|regde|ALUSrcE~q ) ) ) # ( !\execute|mux_ra2E|y[27]~44_combout  & ( \decode|regde|ALUControlE [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decode|regde|ALUControlE [0]),
	.datad(!\decode|regde|ALUSrcE~q ),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[27]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[27]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[27]~23 .extended_lut = "off";
defparam \execute|alu|temp_B[27]~23 .lut_mask = 64'h0F0F0F0FF00FF00F;
defparam \execute|alu|temp_B[27]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N12
cyclonev_lcell_comb \execute|alu|Result[27]~32 (
// Equation(s):
// \execute|alu|Result[27]~32_combout  = ( !\decode|regde|ALUControlE [1] & ( !\execute|mux_ra1E|y[27]~27_combout  $ (!\execute|alu|temp_B[27]~23_combout  $ (((!\execute|alu|temp_B[26]~22_combout  & (\execute|mux_ra1E|y[26]~26_combout  & 
// \execute|alu|sumador|forloop[25].sumador|Cout~0_combout )) # (\execute|alu|temp_B[26]~22_combout  & ((\execute|alu|sumador|forloop[25].sumador|Cout~0_combout ) # (\execute|mux_ra1E|y[26]~26_combout )))))) ) ) # ( \decode|regde|ALUControlE [1] & ( 
// (((\execute|alu|Result[27]~23_combout ))) ) )

	.dataa(!\execute|alu|temp_B[26]~22_combout ),
	.datab(!\execute|mux_ra1E|y[26]~26_combout ),
	.datac(!\execute|alu|Result[27]~23_combout ),
	.datad(!\execute|alu|sumador|forloop[25].sumador|Cout~0_combout ),
	.datae(!\decode|regde|ALUControlE [1]),
	.dataf(!\execute|alu|temp_B[27]~23_combout ),
	.datag(!\execute|mux_ra1E|y[27]~27_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[27]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[27]~32 .extended_lut = "on";
defparam \execute|alu|Result[27]~32 .lut_mask = 64'h1E780F0FE1870F0F;
defparam \execute|alu|Result[27]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N50
dffeas \execute|regem|ALUResultM[28] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[28]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [28]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[28] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N40
dffeas \memory|regmw|ALUOutW[28] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[28] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y17_N50
dffeas \fetch|PC|outPC[28] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[28] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N48
cyclonev_lcell_comb \fetch|Add0~105 (
// Equation(s):
// \fetch|Add0~105_sumout  = SUM(( \fetch|PC|outPC [28] ) + ( GND ) + ( \fetch|Add0~102  ))
// \fetch|Add0~106  = CARRY(( \fetch|PC|outPC [28] ) + ( GND ) + ( \fetch|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~105_sumout ),
	.cout(\fetch|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~105 .extended_lut = "off";
defparam \fetch|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fetch|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y15_N14
dffeas \decode|BR|rf[6][28] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][28] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y17_N16
dffeas \decode|BR|rf[5][28] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][28] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N27
cyclonev_lcell_comb \decode|BR|rf[7][28]~feeder (
// Equation(s):
// \decode|BR|rf[7][28]~feeder_combout  = ( \mux_wb|y[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][28]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y15_N29
dffeas \decode|BR|rf[7][28] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][28] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N21
cyclonev_lcell_comb \decode|BR|rf[4][28]~feeder (
// Equation(s):
// \decode|BR|rf[4][28]~feeder_combout  = ( \mux_wb|y[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][28]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N22
dffeas \decode|BR|rf[4][28] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][28] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N36
cyclonev_lcell_comb \decode|regde|rdo2~87 (
// Equation(s):
// \decode|regde|rdo2~87_combout  = ( \decode|BR|rf[7][28]~q  & ( \decode|BR|rf[4][28]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[6][28]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|BR|rf[5][28]~q ) # (\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[7][28]~q  & ( \decode|BR|rf[4][28]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[6][28]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[5][28]~q )))) ) ) ) # ( \decode|BR|rf[7][28]~q  & ( !\decode|BR|rf[4][28]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[6][28]~q  & 
// (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[5][28]~q ) # (\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[7][28]~q  & ( !\decode|BR|rf[4][28]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (\decode|BR|rf[6][28]~q  & (\decode|mux_ra2|y[1]~1_combout ))) # (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[5][28]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[6][28]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[5][28]~q ),
	.datae(!\decode|BR|rf[7][28]~q ),
	.dataf(!\decode|BR|rf[4][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~87 .extended_lut = "off";
defparam \decode|regde|rdo2~87 .lut_mask = 64'h02520757A2F2A7F7;
defparam \decode|regde|rdo2~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N50
dffeas \decode|BR|rf[1][28] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][28] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N41
dffeas \decode|BR|rf[3][28] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][28] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N59
dffeas \decode|BR|rf[0][28] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][28] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N29
dffeas \decode|BR|rf[2][28] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][28] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N36
cyclonev_lcell_comb \decode|regde|rdo2~86 (
// Equation(s):
// \decode|regde|rdo2~86_combout  = ( \decode|BR|rf[0][28]~q  & ( \decode|BR|rf[2][28]~q  & ( (!\decode|mux_ra2|y[0]~0_combout ) # ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][28]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[3][28]~q 
// )))) ) ) ) # ( !\decode|BR|rf[0][28]~q  & ( \decode|BR|rf[2][28]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][28]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[3][28]~q ))))) ) ) ) # ( \decode|BR|rf[0][28]~q  & ( !\decode|BR|rf[2][28]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][28]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[3][28]~q ))))) ) ) ) # ( !\decode|BR|rf[0][28]~q  & ( !\decode|BR|rf[2][28]~q  & ( (\decode|mux_ra2|y[0]~0_combout  & 
// ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][28]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[3][28]~q ))))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[1][28]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[3][28]~q ),
	.datae(!\decode|BR|rf[0][28]~q ),
	.dataf(!\decode|BR|rf[2][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~86 .extended_lut = "off";
defparam \decode|regde|rdo2~86 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \decode|regde|rdo2~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N21
cyclonev_lcell_comb \decode|regde|rdo2~88 (
// Equation(s):
// \decode|regde|rdo2~88_combout  = ( \decode|regde|rdo2~86_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~87_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~105_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~86_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~87_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~105_sumout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\fetch|Add0~105_sumout ),
	.datad(!\decode|regde|rdo2~87_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~88 .extended_lut = "off";
defparam \decode|regde|rdo2~88 .lut_mask = 64'h01450145ABEFABEF;
defparam \decode|regde|rdo2~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N23
dffeas \decode|regde|rdo2[28] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[28] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N57
cyclonev_lcell_comb \execute|mux_ra2E|y[28]~45 (
// Equation(s):
// \execute|mux_ra2E|y[28]~45_combout  = ( \hazard|ForwardBE [1] & ( (!\hazard|ForwardBE[0]~2_combout  & ((\execute|regem|ALUResultM [28]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[28]~28_combout )) ) ) # ( !\hazard|ForwardBE [1] & ( 
// (!\hazard|ForwardBE[0]~2_combout  & ((\decode|regde|rdo2 [28]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[28]~28_combout )) ) )

	.dataa(!\mux_wb|y[28]~28_combout ),
	.datab(!\execute|regem|ALUResultM [28]),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(!\decode|regde|rdo2 [28]),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[28]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[28]~45 .extended_lut = "off";
defparam \execute|mux_ra2E|y[28]~45 .lut_mask = 64'h05F505F535353535;
defparam \execute|mux_ra2E|y[28]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N59
dffeas \execute|regem|WriteDataM[28] (
	.clk(\clk~combout ),
	.d(\execute|mux_ra2E|y[28]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [28]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[28] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [28]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [28]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [28]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [28]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a252~portadataout )) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a156~portadataout ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a252~portadataout )) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a156~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h444403CF777703CF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [28]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [28]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [28]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [28]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N51
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a28~portadataout )) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a28~portadataout )) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a28~portadataout )) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h220A225F770A775F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N45
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~0_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N46
dffeas \memory|regmw|ReadDataW[28] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w28_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[28] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N36
cyclonev_lcell_comb \mux_wb|y[28]~28 (
// Equation(s):
// \mux_wb|y[28]~28_combout  = ( \memory|regmw|ReadDataW [28] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  ) ) # ( \memory|regmw|ReadDataW [28] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [28] ) ) ) # ( !\memory|regmw|ReadDataW [28] & ( 
// !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [28] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ALUOutW [28]),
	.datad(gnd),
	.datae(!\memory|regmw|ReadDataW [28]),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[28]~28 .extended_lut = "off";
defparam \mux_wb|y[28]~28 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \mux_wb|y[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N54
cyclonev_lcell_comb \decode|regde|rdo1~28 (
// Equation(s):
// \decode|regde|rdo1~28_combout  = ( \decode|BR|rf[1][28]~q  & ( \decode|BR|rf[3][28]~q  & ( ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][28]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][28]~q ))) # (\fetch|regfd|instDV [14]) ) ) ) # ( 
// !\decode|BR|rf[1][28]~q  & ( \decode|BR|rf[3][28]~q  & ( (!\fetch|regfd|instDV [15] & (((\decode|BR|rf[0][28]~q  & !\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14])) # (\decode|BR|rf[2][28]~q ))) ) ) ) # ( 
// \decode|BR|rf[1][28]~q  & ( !\decode|BR|rf[3][28]~q  & ( (!\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14]) # (\decode|BR|rf[0][28]~q )))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][28]~q  & ((!\fetch|regfd|instDV [14])))) ) ) ) # ( 
// !\decode|BR|rf[1][28]~q  & ( !\decode|BR|rf[3][28]~q  & ( (!\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & ((\decode|BR|rf[0][28]~q ))) # (\fetch|regfd|instDV [15] & (\decode|BR|rf[2][28]~q )))) ) ) )

	.dataa(!\decode|BR|rf[2][28]~q ),
	.datab(!\fetch|regfd|instDV [15]),
	.datac(!\decode|BR|rf[0][28]~q ),
	.datad(!\fetch|regfd|instDV [14]),
	.datae(!\decode|BR|rf[1][28]~q ),
	.dataf(!\decode|BR|rf[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~28 .extended_lut = "off";
defparam \decode|regde|rdo1~28 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \decode|regde|rdo1~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N8
dffeas \decode|regde|rdo1[28] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|rdo1~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[28] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N54
cyclonev_lcell_comb \execute|mux_ra1E|y[28]~28 (
// Equation(s):
// \execute|mux_ra1E|y[28]~28_combout  = ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [28] ) ) # ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [28]))) # (\hazard|ForwardAE[0]~0_combout  & 
// (\mux_wb|y[28]~28_combout )) ) )

	.dataa(!\mux_wb|y[28]~28_combout ),
	.datab(!\execute|regem|ALUResultM [28]),
	.datac(!\hazard|ForwardAE[0]~0_combout ),
	.datad(!\decode|regde|rdo1 [28]),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[28]~28 .extended_lut = "off";
defparam \execute|mux_ra1E|y[28]~28 .lut_mask = 64'h05F505F533333333;
defparam \execute|mux_ra1E|y[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N30
cyclonev_lcell_comb \execute|alu|sumador|forloop[27].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[27].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[25].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[27]~27_combout  & (\execute|alu|temp_B[27]~23_combout  & ((\execute|mux_ra1E|y[26]~26_combout ) # 
// (\execute|alu|temp_B[26]~22_combout )))) # (\execute|mux_ra1E|y[27]~27_combout  & (((\execute|alu|temp_B[27]~23_combout ) # (\execute|mux_ra1E|y[26]~26_combout )) # (\execute|alu|temp_B[26]~22_combout ))) ) ) # ( 
// !\execute|alu|sumador|forloop[25].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[27]~27_combout  & (\execute|alu|temp_B[26]~22_combout  & (\execute|mux_ra1E|y[26]~26_combout  & \execute|alu|temp_B[27]~23_combout ))) # 
// (\execute|mux_ra1E|y[27]~27_combout  & (((\execute|alu|temp_B[26]~22_combout  & \execute|mux_ra1E|y[26]~26_combout )) # (\execute|alu|temp_B[27]~23_combout ))) ) )

	.dataa(!\execute|mux_ra1E|y[27]~27_combout ),
	.datab(!\execute|alu|temp_B[26]~22_combout ),
	.datac(!\execute|mux_ra1E|y[26]~26_combout ),
	.datad(!\execute|alu|temp_B[27]~23_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[25].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[27].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[27].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[27].sumador|Cout~0 .lut_mask = 64'h01570157157F157F;
defparam \execute|alu|sumador|forloop[27].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N48
cyclonev_lcell_comb \execute|alu|Result[28]~24 (
// Equation(s):
// \execute|alu|Result[28]~24_combout  = ( \execute|mux_ra2E|y[28]~45_combout  & ( \execute|alu|sumador|forloop[27].sumador|Cout~0_combout  & ( (!\decode|regde|ALUSrcE~q  & ((!\decode|regde|ALUControlE [0] & ((\execute|mux_ra1E|y[28]~28_combout ))) # 
// (\decode|regde|ALUControlE [0] & ((!\execute|mux_ra1E|y[28]~28_combout ) # (\decode|regde|ALUControlE [1]))))) # (\decode|regde|ALUSrcE~q  & ((!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] & !\execute|mux_ra1E|y[28]~28_combout )) # 
// (\decode|regde|ALUControlE [0] & ((\execute|mux_ra1E|y[28]~28_combout ))))) ) ) ) # ( !\execute|mux_ra2E|y[28]~45_combout  & ( \execute|alu|sumador|forloop[27].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] & 
// !\execute|mux_ra1E|y[28]~28_combout )) # (\decode|regde|ALUControlE [0] & ((\execute|mux_ra1E|y[28]~28_combout ))) ) ) ) # ( \execute|mux_ra2E|y[28]~45_combout  & ( !\execute|alu|sumador|forloop[27].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE 
// [1] & (!\decode|regde|ALUSrcE~q  $ (!\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[28]~28_combout )))) # (\decode|regde|ALUControlE [1] & ((!\decode|regde|ALUSrcE~q  & ((\execute|mux_ra1E|y[28]~28_combout ) # (\decode|regde|ALUControlE [0]))) # 
// (\decode|regde|ALUSrcE~q  & (\decode|regde|ALUControlE [0] & \execute|mux_ra1E|y[28]~28_combout )))) ) ) ) # ( !\execute|mux_ra2E|y[28]~45_combout  & ( !\execute|alu|sumador|forloop[27].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [0] & 
// (!\decode|regde|ALUControlE [1] & \execute|mux_ra1E|y[28]~28_combout )) # (\decode|regde|ALUControlE [0] & (!\decode|regde|ALUControlE [1] $ (\execute|mux_ra1E|y[28]~28_combout ))) ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\decode|regde|ALUControlE [1]),
	.datad(!\execute|mux_ra1E|y[28]~28_combout ),
	.datae(!\execute|mux_ra2E|y[28]~45_combout ),
	.dataf(!\execute|alu|sumador|forloop[27].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[28]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[28]~24 .extended_lut = "off";
defparam \execute|alu|Result[28]~24 .lut_mask = 64'h30C3926BC033629B;
defparam \execute|alu|Result[28]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N2
dffeas \execute|regem|ALUResultM[29] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[29]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [29]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[29] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N35
dffeas \execute|regem|WriteDataM[29] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[29]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [29]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[29] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [29]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [29]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [29]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [29]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a61~portadataout 
//  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a29~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a29~portadataout  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a125~portadataout  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [29]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [29]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [29]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [29]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 29;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a221~portadataout 
// ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q 
// )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221~portadataout )))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a189~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a221~portadataout ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a189~portadataout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a221~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N45
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~1_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N46
dffeas \memory|regmw|ReadDataW[29] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w29_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[29] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y17_N1
dffeas \memory|regmw|ALUOutW[29] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[29] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N39
cyclonev_lcell_comb \mux_wb|y[29]~29 (
// Equation(s):
// \mux_wb|y[29]~29_combout  = ( \memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ReadDataW [29] ) ) # ( !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ReadDataW [29]),
	.datad(!\memory|regmw|ALUOutW [29]),
	.datae(gnd),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[29]~29 .extended_lut = "off";
defparam \mux_wb|y[29]~29 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mux_wb|y[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N52
dffeas \fetch|PC|outPC[29] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[29] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N51
cyclonev_lcell_comb \fetch|Add0~109 (
// Equation(s):
// \fetch|Add0~109_sumout  = SUM(( \fetch|PC|outPC [29] ) + ( GND ) + ( \fetch|Add0~106  ))
// \fetch|Add0~110  = CARRY(( \fetch|PC|outPC [29] ) + ( GND ) + ( \fetch|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fetch|PC|outPC [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~109_sumout ),
	.cout(\fetch|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~109 .extended_lut = "off";
defparam \fetch|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fetch|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N21
cyclonev_lcell_comb \decode|BR|rf[7][29]~feeder (
// Equation(s):
// \decode|BR|rf[7][29]~feeder_combout  = ( \mux_wb|y[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][29]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N22
dffeas \decode|BR|rf[7][29] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][29] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N48
cyclonev_lcell_comb \decode|BR|rf[4][29]~feeder (
// Equation(s):
// \decode|BR|rf[4][29]~feeder_combout  = ( \mux_wb|y[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][29]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[4][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y18_N49
dffeas \decode|BR|rf[4][29] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][29] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N8
dffeas \decode|BR|rf[6][29] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][29] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N18
cyclonev_lcell_comb \decode|BR|rf[5][29]~feeder (
// Equation(s):
// \decode|BR|rf[5][29]~feeder_combout  = ( \mux_wb|y[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][29]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y17_N19
dffeas \decode|BR|rf[5][29] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][29] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N6
cyclonev_lcell_comb \decode|regde|rdo2~90 (
// Equation(s):
// \decode|regde|rdo2~90_combout  = ( \decode|BR|rf[6][29]~q  & ( \decode|BR|rf[5][29]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout ) # (\decode|BR|rf[4][29]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[7][29]~q ))) ) ) ) # ( !\decode|BR|rf[6][29]~q  & ( \decode|BR|rf[5][29]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][29]~q  & !\decode|mux_ra2|y[1]~1_combout )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[7][29]~q ))) ) ) ) # ( \decode|BR|rf[6][29]~q  & ( !\decode|BR|rf[5][29]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|mux_ra2|y[1]~1_combout ) # 
// (\decode|BR|rf[4][29]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][29]~q  & ((\decode|mux_ra2|y[1]~1_combout )))) ) ) ) # ( !\decode|BR|rf[6][29]~q  & ( !\decode|BR|rf[5][29]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (((\decode|BR|rf[4][29]~q  & !\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][29]~q  & ((\decode|mux_ra2|y[1]~1_combout )))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[7][29]~q ),
	.datac(!\decode|BR|rf[4][29]~q ),
	.datad(!\decode|mux_ra2|y[1]~1_combout ),
	.datae(!\decode|BR|rf[6][29]~q ),
	.dataf(!\decode|BR|rf[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~90 .extended_lut = "off";
defparam \decode|regde|rdo2~90 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \decode|regde|rdo2~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N20
dffeas \decode|BR|rf[1][29] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][29] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N59
dffeas \decode|BR|rf[2][29] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][29] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N25
dffeas \decode|BR|rf[3][29] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][29] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N33
cyclonev_lcell_comb \decode|BR|rf[0][29]~feeder (
// Equation(s):
// \decode|BR|rf[0][29]~feeder_combout  = ( \mux_wb|y[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[0][29]~feeder .extended_lut = "off";
defparam \decode|BR|rf[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N34
dffeas \decode|BR|rf[0][29] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][29] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N24
cyclonev_lcell_comb \decode|regde|rdo2~89 (
// Equation(s):
// \decode|regde|rdo2~89_combout  = ( \decode|BR|rf[3][29]~q  & ( \decode|BR|rf[0][29]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[1][29]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((\decode|BR|rf[2][29]~q ) # (\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[3][29]~q  & ( \decode|BR|rf[0][29]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[1][29]~q ))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[2][29]~q )))) ) ) ) # ( \decode|BR|rf[3][29]~q  & ( !\decode|BR|rf[0][29]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[1][29]~q  & 
// (\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[2][29]~q ) # (\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[3][29]~q  & ( !\decode|BR|rf[0][29]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// (\decode|BR|rf[1][29]~q  & (\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[2][29]~q )))) ) ) )

	.dataa(!\decode|BR|rf[1][29]~q ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[2][29]~q ),
	.datae(!\decode|BR|rf[3][29]~q ),
	.dataf(!\decode|BR|rf[0][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~89 .extended_lut = "off";
defparam \decode|regde|rdo2~89 .lut_mask = 64'h04340737C4F4C7F7;
defparam \decode|regde|rdo2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N24
cyclonev_lcell_comb \decode|regde|rdo2~91 (
// Equation(s):
// \decode|regde|rdo2~91_combout  = ( \decode|regde|rdo2~89_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~90_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~109_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~89_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~90_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~109_sumout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\fetch|Add0~109_sumout ),
	.datad(!\decode|regde|rdo2~90_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~91 .extended_lut = "off";
defparam \decode|regde|rdo2~91 .lut_mask = 64'h01450145ABEFABEF;
defparam \decode|regde|rdo2~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N26
dffeas \decode|regde|rdo2[29] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[29] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N18
cyclonev_lcell_comb \execute|mux_ra2E|y[29]~46 (
// Equation(s):
// \execute|mux_ra2E|y[29]~46_combout  = ( \decode|regde|rdo2 [29] & ( \hazard|ForwardBE[0]~2_combout  & ( \mux_wb|y[29]~29_combout  ) ) ) # ( !\decode|regde|rdo2 [29] & ( \hazard|ForwardBE[0]~2_combout  & ( \mux_wb|y[29]~29_combout  ) ) ) # ( 
// \decode|regde|rdo2 [29] & ( !\hazard|ForwardBE[0]~2_combout  & ( (!\hazard|ForwardBE [1]) # (\execute|regem|ALUResultM [29]) ) ) ) # ( !\decode|regde|rdo2 [29] & ( !\hazard|ForwardBE[0]~2_combout  & ( (\execute|regem|ALUResultM [29] & \hazard|ForwardBE 
// [1]) ) ) )

	.dataa(!\execute|regem|ALUResultM [29]),
	.datab(gnd),
	.datac(!\mux_wb|y[29]~29_combout ),
	.datad(!\hazard|ForwardBE [1]),
	.datae(!\decode|regde|rdo2 [29]),
	.dataf(!\hazard|ForwardBE[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[29]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[29]~46 .extended_lut = "off";
defparam \execute|mux_ra2E|y[29]~46 .lut_mask = 64'h0055FF550F0F0F0F;
defparam \execute|mux_ra2E|y[29]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N18
cyclonev_lcell_comb \execute|alu|temp_B[29]~25 (
// Equation(s):
// \execute|alu|temp_B[29]~25_combout  = !\decode|regde|ALUControlE [0] $ (((!\execute|mux_ra2E|y[29]~46_combout ) # (\decode|regde|ALUSrcE~q )))

	.dataa(gnd),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\execute|mux_ra2E|y[29]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[29]~25 .extended_lut = "off";
defparam \execute|alu|temp_B[29]~25 .lut_mask = 64'h33C333C333C333C3;
defparam \execute|alu|temp_B[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N48
cyclonev_lcell_comb \decode|regde|rdo1~29 (
// Equation(s):
// \decode|regde|rdo1~29_combout  = ( \decode|BR|rf[0][29]~q  & ( \decode|BR|rf[2][29]~q  & ( (!\fetch|regfd|instDV [14]) # ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][29]~q )) # (\fetch|regfd|instDV [15] & ((\decode|BR|rf[3][29]~q )))) ) ) ) # ( 
// !\decode|BR|rf[0][29]~q  & ( \decode|BR|rf[2][29]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][29]~q )) # (\fetch|regfd|instDV [15] & 
// ((\decode|BR|rf[3][29]~q ))))) ) ) ) # ( \decode|BR|rf[0][29]~q  & ( !\decode|BR|rf[2][29]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])))) # (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][29]~q )) # 
// (\fetch|regfd|instDV [15] & ((\decode|BR|rf[3][29]~q ))))) ) ) ) # ( !\decode|BR|rf[0][29]~q  & ( !\decode|BR|rf[2][29]~q  & ( (\fetch|regfd|instDV [14] & ((!\fetch|regfd|instDV [15] & (\decode|BR|rf[1][29]~q )) # (\fetch|regfd|instDV [15] & 
// ((\decode|BR|rf[3][29]~q ))))) ) ) )

	.dataa(!\decode|BR|rf[1][29]~q ),
	.datab(!\decode|BR|rf[3][29]~q ),
	.datac(!\fetch|regfd|instDV [14]),
	.datad(!\fetch|regfd|instDV [15]),
	.datae(!\decode|BR|rf[0][29]~q ),
	.dataf(!\decode|BR|rf[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~29 .extended_lut = "off";
defparam \decode|regde|rdo1~29 .lut_mask = 64'h0503F50305F3F5F3;
defparam \decode|regde|rdo1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N49
dffeas \decode|regde|rdo1[29] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[29] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N27
cyclonev_lcell_comb \execute|mux_ra1E|y[29]~29 (
// Equation(s):
// \execute|mux_ra1E|y[29]~29_combout  = ( \hazard|ForwardAE[0]~0_combout  & ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [29] ) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [29] ) ) ) # ( 
// \hazard|ForwardAE[0]~0_combout  & ( !\hazard|ForwardAE [1] & ( \mux_wb|y[29]~29_combout  ) ) ) # ( !\hazard|ForwardAE[0]~0_combout  & ( !\hazard|ForwardAE [1] & ( \decode|regde|rdo1 [29] ) ) )

	.dataa(!\mux_wb|y[29]~29_combout ),
	.datab(gnd),
	.datac(!\decode|regde|rdo1 [29]),
	.datad(!\execute|regem|ALUResultM [29]),
	.datae(!\hazard|ForwardAE[0]~0_combout ),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[29]~29 .extended_lut = "off";
defparam \execute|mux_ra1E|y[29]~29 .lut_mask = 64'h0F0F555500FF00FF;
defparam \execute|mux_ra1E|y[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N48
cyclonev_lcell_comb \execute|alu|Result[29]~25 (
// Equation(s):
// \execute|alu|Result[29]~25_combout  = ( \decode|regde|ALUControlE [0] & ( \decode|regde|ALUSrcE~q  & ( \execute|mux_ra1E|y[29]~29_combout  ) ) ) # ( \decode|regde|ALUControlE [0] & ( !\decode|regde|ALUSrcE~q  & ( (\execute|mux_ra1E|y[29]~29_combout ) # 
// (\execute|mux_ra2E|y[29]~46_combout ) ) ) ) # ( !\decode|regde|ALUControlE [0] & ( !\decode|regde|ALUSrcE~q  & ( (\execute|mux_ra2E|y[29]~46_combout  & \execute|mux_ra1E|y[29]~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\execute|mux_ra2E|y[29]~46_combout ),
	.datac(!\execute|mux_ra1E|y[29]~29_combout ),
	.datad(gnd),
	.datae(!\decode|regde|ALUControlE [0]),
	.dataf(!\decode|regde|ALUSrcE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[29]~25 .extended_lut = "off";
defparam \execute|alu|Result[29]~25 .lut_mask = 64'h03033F3F00000F0F;
defparam \execute|alu|Result[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N12
cyclonev_lcell_comb \execute|alu|temp_B[28]~24 (
// Equation(s):
// \execute|alu|temp_B[28]~24_combout  = !\decode|regde|ALUControlE [0] $ (((!\execute|mux_ra2E|y[28]~45_combout ) # (\decode|regde|ALUSrcE~q )))

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(gnd),
	.datad(!\execute|mux_ra2E|y[28]~45_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[28]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[28]~24 .extended_lut = "off";
defparam \execute|alu|temp_B[28]~24 .lut_mask = 64'h3399339933993399;
defparam \execute|alu|temp_B[28]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N0
cyclonev_lcell_comb \execute|alu|Result[29]~28 (
// Equation(s):
// \execute|alu|Result[29]~28_combout  = ( !\decode|regde|ALUControlE [1] & ( !\execute|alu|temp_B[29]~25_combout  $ (!\execute|mux_ra1E|y[29]~29_combout  $ (((!\execute|mux_ra1E|y[28]~28_combout  & (\execute|alu|temp_B[28]~24_combout  & 
// \execute|alu|sumador|forloop[27].sumador|Cout~0_combout )) # (\execute|mux_ra1E|y[28]~28_combout  & ((\execute|alu|sumador|forloop[27].sumador|Cout~0_combout ) # (\execute|alu|temp_B[28]~24_combout )))))) ) ) # ( \decode|regde|ALUControlE [1] & ( 
// (((\execute|alu|Result[29]~25_combout ))) ) )

	.dataa(!\execute|alu|temp_B[29]~25_combout ),
	.datab(!\execute|mux_ra1E|y[28]~28_combout ),
	.datac(!\execute|alu|Result[29]~25_combout ),
	.datad(!\execute|alu|temp_B[28]~24_combout ),
	.datae(!\decode|regde|ALUControlE [1]),
	.dataf(!\execute|alu|sumador|forloop[27].sumador|Cout~0_combout ),
	.datag(!\execute|mux_ra1E|y[29]~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[29]~28 .extended_lut = "on";
defparam \execute|alu|Result[29]~28 .lut_mask = 64'h5A690F0F69A50F0F;
defparam \execute|alu|Result[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N8
dffeas \execute|regem|ALUResultM[30] (
	.clk(\clk~combout ),
	.d(\execute|alu|Result[30]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [30]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[30] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y16_N47
dffeas \memory|regmw|ALUOutW[30] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[30] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N56
dffeas \decode|BR|rf[4][30] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][30] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y17_N17
dffeas \decode|BR|rf[6][30] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][30] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N30
cyclonev_lcell_comb \decode|BR|rf[5][30]~feeder (
// Equation(s):
// \decode|BR|rf[5][30]~feeder_combout  = ( \mux_wb|y[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][30]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[5][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N31
dffeas \decode|BR|rf[5][30] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][30] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y16_N55
dffeas \decode|BR|rf[7][30] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][30] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N0
cyclonev_lcell_comb \decode|regde|rdo2~93 (
// Equation(s):
// \decode|regde|rdo2~93_combout  = ( \decode|BR|rf[5][30]~q  & ( \decode|BR|rf[7][30]~q  & ( ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[4][30]~q )) # (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[6][30]~q )))) # (\decode|mux_ra2|y[0]~0_combout 
// ) ) ) ) # ( !\decode|BR|rf[5][30]~q  & ( \decode|BR|rf[7][30]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[4][30]~q  & (!\decode|mux_ra2|y[0]~0_combout ))) # (\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[6][30]~q ) # 
// (\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( \decode|BR|rf[5][30]~q  & ( !\decode|BR|rf[7][30]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[4][30]~q ))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((!\decode|mux_ra2|y[0]~0_combout  & \decode|BR|rf[6][30]~q )))) ) ) ) # ( !\decode|BR|rf[5][30]~q  & ( !\decode|BR|rf[7][30]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & ((!\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[4][30]~q )) # 
// (\decode|mux_ra2|y[1]~1_combout  & ((\decode|BR|rf[6][30]~q ))))) ) ) )

	.dataa(!\decode|BR|rf[4][30]~q ),
	.datab(!\decode|mux_ra2|y[1]~1_combout ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[6][30]~q ),
	.datae(!\decode|BR|rf[5][30]~q ),
	.dataf(!\decode|BR|rf[7][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~93 .extended_lut = "off";
defparam \decode|regde|rdo2~93 .lut_mask = 64'h40704C7C43734F7F;
defparam \decode|regde|rdo2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N55
dffeas \fetch|PC|outPC[30] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[30] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N54
cyclonev_lcell_comb \fetch|Add0~113 (
// Equation(s):
// \fetch|Add0~113_sumout  = SUM(( \fetch|PC|outPC [30] ) + ( GND ) + ( \fetch|Add0~110  ))
// \fetch|Add0~114  = CARRY(( \fetch|PC|outPC [30] ) + ( GND ) + ( \fetch|Add0~110  ))

	.dataa(gnd),
	.datab(!\fetch|PC|outPC [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~113_sumout ),
	.cout(\fetch|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~113 .extended_lut = "off";
defparam \fetch|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \fetch|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N8
dffeas \decode|BR|rf[3][30] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][30] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y15_N56
dffeas \decode|BR|rf[2][30] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][30] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y16_N44
dffeas \decode|BR|rf[1][30] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][30] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N25
dffeas \decode|BR|rf[0][30] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][30] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N3
cyclonev_lcell_comb \decode|regde|rdo2~92 (
// Equation(s):
// \decode|regde|rdo2~92_combout  = ( \decode|BR|rf[1][30]~q  & ( \decode|BR|rf[0][30]~q  & ( (!\decode|mux_ra2|y[1]~1_combout ) # ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[2][30]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[3][30]~q 
// ))) ) ) ) # ( !\decode|BR|rf[1][30]~q  & ( \decode|BR|rf[0][30]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )))) # (\decode|mux_ra2|y[1]~1_combout  & ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[2][30]~q ))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[3][30]~q )))) ) ) ) # ( \decode|BR|rf[1][30]~q  & ( !\decode|BR|rf[0][30]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout )))) # (\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[2][30]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[3][30]~q )))) ) ) ) # ( !\decode|BR|rf[1][30]~q  & ( !\decode|BR|rf[0][30]~q  & ( (\decode|mux_ra2|y[1]~1_combout  & 
// ((!\decode|mux_ra2|y[0]~0_combout  & ((\decode|BR|rf[2][30]~q ))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[3][30]~q )))) ) ) )

	.dataa(!\decode|mux_ra2|y[1]~1_combout ),
	.datab(!\decode|BR|rf[3][30]~q ),
	.datac(!\decode|mux_ra2|y[0]~0_combout ),
	.datad(!\decode|BR|rf[2][30]~q ),
	.datae(!\decode|BR|rf[1][30]~q ),
	.dataf(!\decode|BR|rf[0][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~92 .extended_lut = "off";
defparam \decode|regde|rdo2~92 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \decode|regde|rdo2~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N24
cyclonev_lcell_comb \decode|regde|rdo2~94 (
// Equation(s):
// \decode|regde|rdo2~94_combout  = ( \fetch|Add0~113_sumout  & ( \decode|regde|rdo2~92_combout  & ( ((!\decode|mux_ra2|y[2]~2_combout ) # (\decode|regde|rdo2~93_combout )) # (\decode|BR|Equal1~0_combout ) ) ) ) # ( !\fetch|Add0~113_sumout  & ( 
// \decode|regde|rdo2~92_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & \decode|regde|rdo2~93_combout )) ) ) ) # ( \fetch|Add0~113_sumout  & ( !\decode|regde|rdo2~92_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & 
// ((\decode|regde|rdo2~93_combout ) # (\decode|BR|Equal1~0_combout ))) ) ) ) # ( !\fetch|Add0~113_sumout  & ( !\decode|regde|rdo2~92_combout  & ( (!\decode|BR|Equal1~0_combout  & (\decode|mux_ra2|y[2]~2_combout  & \decode|regde|rdo2~93_combout )) ) ) )

	.dataa(!\decode|BR|Equal1~0_combout ),
	.datab(!\decode|mux_ra2|y[2]~2_combout ),
	.datac(!\decode|regde|rdo2~93_combout ),
	.datad(gnd),
	.datae(!\fetch|Add0~113_sumout ),
	.dataf(!\decode|regde|rdo2~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~94 .extended_lut = "off";
defparam \decode|regde|rdo2~94 .lut_mask = 64'h02021313CECEDFDF;
defparam \decode|regde|rdo2~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N25
dffeas \decode|regde|rdo2[30] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[30] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N51
cyclonev_lcell_comb \execute|mux_ra2E|y[30]~47 (
// Equation(s):
// \execute|mux_ra2E|y[30]~47_combout  = ( \hazard|ForwardBE [1] & ( (!\hazard|ForwardBE[0]~2_combout  & ((\execute|regem|ALUResultM [30]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[30]~30_combout )) ) ) # ( !\hazard|ForwardBE [1] & ( 
// (!\hazard|ForwardBE[0]~2_combout  & ((\decode|regde|rdo2 [30]))) # (\hazard|ForwardBE[0]~2_combout  & (\mux_wb|y[30]~30_combout )) ) )

	.dataa(!\mux_wb|y[30]~30_combout ),
	.datab(!\execute|regem|ALUResultM [30]),
	.datac(!\decode|regde|rdo2 [30]),
	.datad(!\hazard|ForwardBE[0]~2_combout ),
	.datae(gnd),
	.dataf(!\hazard|ForwardBE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[30]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[30]~47 .extended_lut = "off";
defparam \execute|mux_ra2E|y[30]~47 .lut_mask = 64'h0F550F5533553355;
defparam \execute|mux_ra2E|y[30]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N41
dffeas \execute|regem|WriteDataM[30] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[30]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [30]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[30] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [30]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [30]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [30]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [30]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N21
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a222~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) 
// # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) 
// # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [30]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [30]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [30]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [30]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N15
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a126~portadataout )) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a62~portadataout ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a30~portadataout  
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a126~portadataout )) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a62~portadataout  & 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h00550F33FF550F33;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N33
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1_combout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N34
dffeas \memory|regmw|ReadDataW[30] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w30_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[30] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N24
cyclonev_lcell_comb \mux_wb|y[30]~30 (
// Equation(s):
// \mux_wb|y[30]~30_combout  = ( \memory|regmw|ReadDataW [30] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  ) ) # ( \memory|regmw|ReadDataW [30] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [30] ) ) ) # ( !\memory|regmw|ReadDataW [30] & ( 
// !\memory|regmw|MemtoRegW~DUPLICATE_q  & ( \memory|regmw|ALUOutW [30] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|ALUOutW [30]),
	.datad(gnd),
	.datae(!\memory|regmw|ReadDataW [30]),
	.dataf(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[30]~30 .extended_lut = "off";
defparam \mux_wb|y[30]~30 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \mux_wb|y[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N9
cyclonev_lcell_comb \decode|regde|rdo1~30 (
// Equation(s):
// \decode|regde|rdo1~30_combout  = ( \decode|BR|rf[0][30]~q  & ( \decode|BR|rf[1][30]~q  & ( (!\fetch|regfd|instDV [15]) # ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][30]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][30]~q ))) ) ) ) # ( 
// !\decode|BR|rf[0][30]~q  & ( \decode|BR|rf[1][30]~q  & ( (!\fetch|regfd|instDV [14] & (((\fetch|regfd|instDV [15] & \decode|BR|rf[2][30]~q )))) # (\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15])) # (\decode|BR|rf[3][30]~q ))) ) ) ) # ( 
// \decode|BR|rf[0][30]~q  & ( !\decode|BR|rf[1][30]~q  & ( (!\fetch|regfd|instDV [14] & (((!\fetch|regfd|instDV [15]) # (\decode|BR|rf[2][30]~q )))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][30]~q  & (\fetch|regfd|instDV [15]))) ) ) ) # ( 
// !\decode|BR|rf[0][30]~q  & ( !\decode|BR|rf[1][30]~q  & ( (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & ((\decode|BR|rf[2][30]~q ))) # (\fetch|regfd|instDV [14] & (\decode|BR|rf[3][30]~q )))) ) ) )

	.dataa(!\fetch|regfd|instDV [14]),
	.datab(!\decode|BR|rf[3][30]~q ),
	.datac(!\fetch|regfd|instDV [15]),
	.datad(!\decode|BR|rf[2][30]~q ),
	.datae(!\decode|BR|rf[0][30]~q ),
	.dataf(!\decode|BR|rf[1][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~30 .extended_lut = "off";
defparam \decode|regde|rdo1~30 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \decode|regde|rdo1~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N2
dffeas \decode|regde|rdo1[30] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\decode|regde|rdo1~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[30] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N48
cyclonev_lcell_comb \execute|mux_ra1E|y[30]~30 (
// Equation(s):
// \execute|mux_ra1E|y[30]~30_combout  = ( \hazard|ForwardAE [1] & ( \execute|regem|ALUResultM [30] ) ) # ( !\hazard|ForwardAE [1] & ( (!\hazard|ForwardAE[0]~0_combout  & ((\decode|regde|rdo1 [30]))) # (\hazard|ForwardAE[0]~0_combout  & 
// (\mux_wb|y[30]~30_combout )) ) )

	.dataa(!\mux_wb|y[30]~30_combout ),
	.datab(!\execute|regem|ALUResultM [30]),
	.datac(!\hazard|ForwardAE[0]~0_combout ),
	.datad(!\decode|regde|rdo1 [30]),
	.datae(gnd),
	.dataf(!\hazard|ForwardAE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[30]~30 .extended_lut = "off";
defparam \execute|mux_ra1E|y[30]~30 .lut_mask = 64'h05F505F533333333;
defparam \execute|mux_ra1E|y[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N0
cyclonev_lcell_comb \execute|alu|sumador|forloop[29].sumador|Cout~0 (
// Equation(s):
// \execute|alu|sumador|forloop[29].sumador|Cout~0_combout  = ( \execute|alu|sumador|forloop[27].sumador|Cout~0_combout  & ( (!\execute|alu|temp_B[29]~25_combout  & (\execute|mux_ra1E|y[29]~29_combout  & ((\execute|alu|temp_B[28]~24_combout ) # 
// (\execute|mux_ra1E|y[28]~28_combout )))) # (\execute|alu|temp_B[29]~25_combout  & (((\execute|alu|temp_B[28]~24_combout ) # (\execute|mux_ra1E|y[28]~28_combout )) # (\execute|mux_ra1E|y[29]~29_combout ))) ) ) # ( 
// !\execute|alu|sumador|forloop[27].sumador|Cout~0_combout  & ( (!\execute|alu|temp_B[29]~25_combout  & (\execute|mux_ra1E|y[29]~29_combout  & (\execute|mux_ra1E|y[28]~28_combout  & \execute|alu|temp_B[28]~24_combout ))) # 
// (\execute|alu|temp_B[29]~25_combout  & (((\execute|mux_ra1E|y[28]~28_combout  & \execute|alu|temp_B[28]~24_combout )) # (\execute|mux_ra1E|y[29]~29_combout ))) ) )

	.dataa(!\execute|alu|temp_B[29]~25_combout ),
	.datab(!\execute|mux_ra1E|y[29]~29_combout ),
	.datac(!\execute|mux_ra1E|y[28]~28_combout ),
	.datad(!\execute|alu|temp_B[28]~24_combout ),
	.datae(gnd),
	.dataf(!\execute|alu|sumador|forloop[27].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[29].sumador|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[29].sumador|Cout~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[29].sumador|Cout~0 .lut_mask = 64'h1117111717771777;
defparam \execute|alu|sumador|forloop[29].sumador|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N6
cyclonev_lcell_comb \execute|alu|Result[30]~26 (
// Equation(s):
// \execute|alu|Result[30]~26_combout  = ( \execute|mux_ra2E|y[30]~47_combout  & ( \execute|alu|sumador|forloop[29].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[30]~30_combout  & ((!\decode|regde|ALUControlE [0] & (\decode|regde|ALUSrcE~q  & 
// !\decode|regde|ALUControlE [1])) # (\decode|regde|ALUControlE [0] & (!\decode|regde|ALUSrcE~q )))) # (\execute|mux_ra1E|y[30]~30_combout  & ((!\decode|regde|ALUControlE [0] & (!\decode|regde|ALUSrcE~q )) # (\decode|regde|ALUControlE [0] & 
// ((\decode|regde|ALUControlE [1]) # (\decode|regde|ALUSrcE~q ))))) ) ) ) # ( !\execute|mux_ra2E|y[30]~47_combout  & ( \execute|alu|sumador|forloop[29].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[30]~30_combout  & (!\decode|regde|ALUControlE [0] & 
// !\decode|regde|ALUControlE [1])) # (\execute|mux_ra1E|y[30]~30_combout  & (\decode|regde|ALUControlE [0])) ) ) ) # ( \execute|mux_ra2E|y[30]~47_combout  & ( !\execute|alu|sumador|forloop[29].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & 
// (!\execute|mux_ra1E|y[30]~30_combout  $ (!\decode|regde|ALUControlE [0] $ (!\decode|regde|ALUSrcE~q )))) # (\decode|regde|ALUControlE [1] & ((!\execute|mux_ra1E|y[30]~30_combout  & (\decode|regde|ALUControlE [0] & !\decode|regde|ALUSrcE~q )) # 
// (\execute|mux_ra1E|y[30]~30_combout  & ((!\decode|regde|ALUSrcE~q ) # (\decode|regde|ALUControlE [0]))))) ) ) ) # ( !\execute|mux_ra2E|y[30]~47_combout  & ( !\execute|alu|sumador|forloop[29].sumador|Cout~0_combout  & ( (!\execute|mux_ra1E|y[30]~30_combout 
//  & (\decode|regde|ALUControlE [0] & !\decode|regde|ALUControlE [1])) # (\execute|mux_ra1E|y[30]~30_combout  & (!\decode|regde|ALUControlE [0] $ (\decode|regde|ALUControlE [1]))) ) ) )

	.dataa(!\execute|mux_ra1E|y[30]~30_combout ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\decode|regde|ALUControlE [1]),
	.datae(!\execute|mux_ra2E|y[30]~47_combout ),
	.dataf(!\execute|alu|sumador|forloop[29].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Result[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Result[30]~26 .extended_lut = "off";
defparam \execute|alu|Result[30]~26 .lut_mask = 64'h6611967199116971;
defparam \execute|alu|Result[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N20
dffeas \execute|regem|ALUResultM[31] (
	.clk(\clk~combout ),
	.d(\execute|alu|Flags[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|ALUResultM [31]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|ALUResultM[31] .is_wysiwyg = "true";
defparam \execute|regem|ALUResultM[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N22
dffeas \memory|regmw|ALUOutW[31] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|regem|ALUResultM [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ALUOutW [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ALUOutW[31] .is_wysiwyg = "true";
defparam \memory|regmw|ALUOutW[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y17_N59
dffeas \fetch|PC|outPC[31] (
	.clk(\clk~combout ),
	.d(\fetch|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard|StallD~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|PC|outPC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|PC|outPC[31] .is_wysiwyg = "true";
defparam \fetch|PC|outPC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N57
cyclonev_lcell_comb \fetch|Add0~117 (
// Equation(s):
// \fetch|Add0~117_sumout  = SUM(( \fetch|PC|outPC [31] ) + ( GND ) + ( \fetch|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fetch|PC|outPC [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fetch|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fetch|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fetch|Add0~117 .extended_lut = "off";
defparam \fetch|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \fetch|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N36
cyclonev_lcell_comb \decode|BR|rf[7][31]~feeder (
// Equation(s):
// \decode|BR|rf[7][31]~feeder_combout  = ( \mux_wb|y[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_wb|y[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[7][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[7][31]~feeder .extended_lut = "off";
defparam \decode|BR|rf[7][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \decode|BR|rf[7][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y18_N38
dffeas \decode|BR|rf[7][31] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[7][4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[7][31] .is_wysiwyg = "true";
defparam \decode|BR|rf[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N12
cyclonev_lcell_comb \decode|BR|rf[4][31]~feeder (
// Equation(s):
// \decode|BR|rf[4][31]~feeder_combout  = \mux_wb|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_wb|y[31]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[4][31]~feeder .extended_lut = "off";
defparam \decode|BR|rf[4][31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \decode|BR|rf[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N13
dffeas \decode|BR|rf[4][31] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[4][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[4][31] .is_wysiwyg = "true";
defparam \decode|BR|rf[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N53
dffeas \decode|BR|rf[6][31] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[6][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[6][31] .is_wysiwyg = "true";
defparam \decode|BR|rf[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y17_N9
cyclonev_lcell_comb \decode|BR|rf[5][31]~feeder (
// Equation(s):
// \decode|BR|rf[5][31]~feeder_combout  = \mux_wb|y[31]~31_combout 

	.dataa(!\mux_wb|y[31]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[5][31]~feeder .extended_lut = "off";
defparam \decode|BR|rf[5][31]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y17_N11
dffeas \decode|BR|rf[5][31] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[5][26]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[5][31] .is_wysiwyg = "true";
defparam \decode|BR|rf[5][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N51
cyclonev_lcell_comb \decode|regde|rdo2~96 (
// Equation(s):
// \decode|regde|rdo2~96_combout  = ( \decode|BR|rf[6][31]~q  & ( \decode|BR|rf[5][31]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][31]~q ) # (\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[7][31]~q ))) ) ) ) # ( !\decode|BR|rf[6][31]~q  & ( \decode|BR|rf[5][31]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[4][31]~q )))) # 
// (\decode|mux_ra2|y[0]~0_combout  & (((!\decode|mux_ra2|y[1]~1_combout )) # (\decode|BR|rf[7][31]~q ))) ) ) ) # ( \decode|BR|rf[6][31]~q  & ( !\decode|BR|rf[5][31]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & (((\decode|BR|rf[4][31]~q ) # 
// (\decode|mux_ra2|y[1]~1_combout )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][31]~q  & (\decode|mux_ra2|y[1]~1_combout ))) ) ) ) # ( !\decode|BR|rf[6][31]~q  & ( !\decode|BR|rf[5][31]~q  & ( (!\decode|mux_ra2|y[0]~0_combout  & 
// (((!\decode|mux_ra2|y[1]~1_combout  & \decode|BR|rf[4][31]~q )))) # (\decode|mux_ra2|y[0]~0_combout  & (\decode|BR|rf[7][31]~q  & (\decode|mux_ra2|y[1]~1_combout ))) ) ) )

	.dataa(!\decode|mux_ra2|y[0]~0_combout ),
	.datab(!\decode|BR|rf[7][31]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|BR|rf[4][31]~q ),
	.datae(!\decode|BR|rf[6][31]~q ),
	.dataf(!\decode|BR|rf[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~96 .extended_lut = "off";
defparam \decode|regde|rdo2~96 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \decode|regde|rdo2~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N2
dffeas \decode|BR|rf[3][31] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[3][13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[3][31] .is_wysiwyg = "true";
defparam \decode|BR|rf[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N14
dffeas \decode|BR|rf[0][31] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[0][23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[0][31] .is_wysiwyg = "true";
defparam \decode|BR|rf[0][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N51
cyclonev_lcell_comb \decode|BR|rf[1][31]~feeder (
// Equation(s):
// \decode|BR|rf[1][31]~feeder_combout  = \mux_wb|y[31]~31_combout 

	.dataa(!\mux_wb|y[31]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|BR|rf[1][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|BR|rf[1][31]~feeder .extended_lut = "off";
defparam \decode|BR|rf[1][31]~feeder .lut_mask = 64'h5555555555555555;
defparam \decode|BR|rf[1][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N53
dffeas \decode|BR|rf[1][31] (
	.clk(!\clk~combout ),
	.d(\decode|BR|rf[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\decode|BR|rf[1][22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[1][31] .is_wysiwyg = "true";
defparam \decode|BR|rf[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N3
cyclonev_lcell_comb \decode|regde|rdo2~95 (
// Equation(s):
// \decode|regde|rdo2~95_combout  = ( \decode|BR|rf[1][31]~q  & ( \decode|BR|rf[2][31]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout ) # (\decode|BR|rf[0][31]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & 
// (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[3][31]~q ))) ) ) ) # ( !\decode|BR|rf[1][31]~q  & ( \decode|BR|rf[2][31]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|BR|rf[0][31]~q  & !\decode|mux_ra2|y[0]~0_combout )))) # 
// (\decode|mux_ra2|y[1]~1_combout  & (((!\decode|mux_ra2|y[0]~0_combout )) # (\decode|BR|rf[3][31]~q ))) ) ) ) # ( \decode|BR|rf[1][31]~q  & ( !\decode|BR|rf[2][31]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & (((\decode|mux_ra2|y[0]~0_combout ) # 
// (\decode|BR|rf[0][31]~q )))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[3][31]~q  & ((\decode|mux_ra2|y[0]~0_combout )))) ) ) ) # ( !\decode|BR|rf[1][31]~q  & ( !\decode|BR|rf[2][31]~q  & ( (!\decode|mux_ra2|y[1]~1_combout  & 
// (((\decode|BR|rf[0][31]~q  & !\decode|mux_ra2|y[0]~0_combout )))) # (\decode|mux_ra2|y[1]~1_combout  & (\decode|BR|rf[3][31]~q  & ((\decode|mux_ra2|y[0]~0_combout )))) ) ) )

	.dataa(!\decode|BR|rf[3][31]~q ),
	.datab(!\decode|BR|rf[0][31]~q ),
	.datac(!\decode|mux_ra2|y[1]~1_combout ),
	.datad(!\decode|mux_ra2|y[0]~0_combout ),
	.datae(!\decode|BR|rf[1][31]~q ),
	.dataf(!\decode|BR|rf[2][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~95 .extended_lut = "off";
defparam \decode|regde|rdo2~95 .lut_mask = 64'h300530F53F053FF5;
defparam \decode|regde|rdo2~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N12
cyclonev_lcell_comb \decode|regde|rdo2~97 (
// Equation(s):
// \decode|regde|rdo2~97_combout  = ( \decode|regde|rdo2~95_combout  & ( (!\decode|mux_ra2|y[2]~2_combout ) # ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~96_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~117_sumout ))) ) ) # ( 
// !\decode|regde|rdo2~95_combout  & ( (\decode|mux_ra2|y[2]~2_combout  & ((!\decode|BR|Equal1~0_combout  & ((\decode|regde|rdo2~96_combout ))) # (\decode|BR|Equal1~0_combout  & (\fetch|Add0~117_sumout )))) ) )

	.dataa(!\decode|mux_ra2|y[2]~2_combout ),
	.datab(!\decode|BR|Equal1~0_combout ),
	.datac(!\fetch|Add0~117_sumout ),
	.datad(!\decode|regde|rdo2~96_combout ),
	.datae(gnd),
	.dataf(!\decode|regde|rdo2~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo2~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo2~97 .extended_lut = "off";
defparam \decode|regde|rdo2~97 .lut_mask = 64'h01450145ABEFABEF;
defparam \decode|regde|rdo2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N13
dffeas \decode|regde|rdo2[31] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo2~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo2[31] .is_wysiwyg = "true";
defparam \decode|regde|rdo2[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N0
cyclonev_lcell_comb \execute|mux_ra2E|y[31]~48 (
// Equation(s):
// \execute|mux_ra2E|y[31]~48_combout  = ( \mux_wb|y[31]~31_combout  & ( ((!\hazard|ForwardBE [1] & ((\decode|regde|rdo2 [31]))) # (\hazard|ForwardBE [1] & (\execute|regem|ALUResultM [31]))) # (\hazard|ForwardBE[0]~2_combout ) ) ) # ( 
// !\mux_wb|y[31]~31_combout  & ( (!\hazard|ForwardBE[0]~2_combout  & ((!\hazard|ForwardBE [1] & ((\decode|regde|rdo2 [31]))) # (\hazard|ForwardBE [1] & (\execute|regem|ALUResultM [31])))) ) )

	.dataa(!\execute|regem|ALUResultM [31]),
	.datab(!\hazard|ForwardBE [1]),
	.datac(!\hazard|ForwardBE[0]~2_combout ),
	.datad(!\decode|regde|rdo2 [31]),
	.datae(gnd),
	.dataf(!\mux_wb|y[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra2E|y[31]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra2E|y[31]~48 .extended_lut = "off";
defparam \execute|mux_ra2E|y[31]~48 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \execute|mux_ra2E|y[31]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N26
dffeas \execute|regem|WriteDataM[31] (
	.clk(\clk~combout ),
	.d(gnd),
	.asdata(\execute|mux_ra2E|y[31]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|regem|WriteDataM [31]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|regem|WriteDataM[31] .is_wysiwyg = "true";
defparam \execute|regem|WriteDataM[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3250w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [31]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3240w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [31]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3213w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [31]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3230w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [31]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N57
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) 
// # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3260w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [31]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3290w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [31]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3270w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [31]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\memory|memdatos|altsyncram_component|auto_generated|decode2|w_anode3280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\rtl~0_combout ),
	.ena0(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\memory|memdatos|altsyncram_component|auto_generated|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\execute|regem|WriteDataM [31]}),
	.portaaddr({\execute|regem|ALUResultM [12],\execute|regem|ALUResultM [11],\execute|regem|ALUResultM [10],\execute|regem|ALUResultM [9],\execute|regem|ALUResultM [8],\execute|regem|ALUResultM [7],\execute|regem|ALUResultM [6],\execute|regem|ALUResultM [5],\execute|regem|ALUResultM [4],
\execute|regem|ALUResultM [3],\execute|regem|ALUResultM [2],\execute|regem|ALUResultM[1]~DUPLICATE_q ,\execute|regem|ALUResultM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\Mult0~20 ,\Mult0~19 ,\Mult0~18 ,\Mult0~17 ,\Mult0~16 ,\Mult0~15 ,\Mult0~14 ,\Mult0~13 ,\Mult0~12 ,\Mult0~11 ,\Mult0~10 ,\Mult0~9 ,\Mult0~8_resulta }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|memdatos|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "Memory:memory|RAM:memdatos|altsyncram:altsyncram_component|altsyncram_5mk2:auto_generated|ALTSYNCRAM";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "bidir_dual_port";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_in_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_bit_number = 31;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 65536;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_width = 32;
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .port_b_write_enable_clock = "clock1";
defparam \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N24
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a255~portadataout 
// )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N24
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0_combout  ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1_combout  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0_combout  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y15_N25
dffeas \memory|regmw|ReadDataW[31] (
	.clk(\clk~combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|mux4|l3_w31_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|regmw|ReadDataW [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|regmw|ReadDataW[31] .is_wysiwyg = "true";
defparam \memory|regmw|ReadDataW[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N21
cyclonev_lcell_comb \mux_wb|y[31]~31 (
// Equation(s):
// \mux_wb|y[31]~31_combout  = ( \memory|regmw|ALUOutW [31] & ( \memory|regmw|ReadDataW [31] ) ) # ( !\memory|regmw|ALUOutW [31] & ( \memory|regmw|ReadDataW [31] & ( \memory|regmw|MemtoRegW~DUPLICATE_q  ) ) ) # ( \memory|regmw|ALUOutW [31] & ( 
// !\memory|regmw|ReadDataW [31] & ( !\memory|regmw|MemtoRegW~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|regmw|MemtoRegW~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memory|regmw|ALUOutW [31]),
	.dataf(!\memory|regmw|ReadDataW [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_wb|y[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_wb|y[31]~31 .extended_lut = "off";
defparam \mux_wb|y[31]~31 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mux_wb|y[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y15_N41
dffeas \decode|BR|rf[2][31] (
	.clk(!\clk~combout ),
	.d(gnd),
	.asdata(\mux_wb|y[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\decode|BR|rf[2][13]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|BR|rf[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|BR|rf[2][31] .is_wysiwyg = "true";
defparam \decode|BR|rf[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N45
cyclonev_lcell_comb \decode|regde|rdo1~31 (
// Equation(s):
// \decode|regde|rdo1~31_combout  = ( \decode|BR|rf[0][31]~q  & ( \decode|BR|rf[1][31]~q  & ( (!\fetch|regfd|instDV [15]) # ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][31]~q )) # (\fetch|regfd|instDV [14] & ((\decode|BR|rf[3][31]~q )))) ) ) ) # ( 
// !\decode|BR|rf[0][31]~q  & ( \decode|BR|rf[1][31]~q  & ( (!\fetch|regfd|instDV [15] & (((\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][31]~q )) # (\fetch|regfd|instDV [14] & 
// ((\decode|BR|rf[3][31]~q ))))) ) ) ) # ( \decode|BR|rf[0][31]~q  & ( !\decode|BR|rf[1][31]~q  & ( (!\fetch|regfd|instDV [15] & (((!\fetch|regfd|instDV [14])))) # (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][31]~q )) # 
// (\fetch|regfd|instDV [14] & ((\decode|BR|rf[3][31]~q ))))) ) ) ) # ( !\decode|BR|rf[0][31]~q  & ( !\decode|BR|rf[1][31]~q  & ( (\fetch|regfd|instDV [15] & ((!\fetch|regfd|instDV [14] & (\decode|BR|rf[2][31]~q )) # (\fetch|regfd|instDV [14] & 
// ((\decode|BR|rf[3][31]~q ))))) ) ) )

	.dataa(!\decode|BR|rf[2][31]~q ),
	.datab(!\decode|BR|rf[3][31]~q ),
	.datac(!\fetch|regfd|instDV [15]),
	.datad(!\fetch|regfd|instDV [14]),
	.datae(!\decode|BR|rf[0][31]~q ),
	.dataf(!\decode|BR|rf[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decode|regde|rdo1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decode|regde|rdo1~31 .extended_lut = "off";
defparam \decode|regde|rdo1~31 .lut_mask = 64'h0503F50305F3F5F3;
defparam \decode|regde|rdo1~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N46
dffeas \decode|regde|rdo1[31] (
	.clk(\clk~combout ),
	.d(\decode|regde|rdo1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decode|regde|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|regde|rdo1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|regde|rdo1[31] .is_wysiwyg = "true";
defparam \decode|regde|rdo1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N54
cyclonev_lcell_comb \execute|mux_ra1E|y[31]~31 (
// Equation(s):
// \execute|mux_ra1E|y[31]~31_combout  = ( \execute|regem|ALUResultM [31] & ( ((!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [31])) # (\hazard|ForwardAE[0]~0_combout  & ((\mux_wb|y[31]~31_combout )))) # (\hazard|ForwardAE [1]) ) ) # ( 
// !\execute|regem|ALUResultM [31] & ( (!\hazard|ForwardAE [1] & ((!\hazard|ForwardAE[0]~0_combout  & (\decode|regde|rdo1 [31])) # (\hazard|ForwardAE[0]~0_combout  & ((\mux_wb|y[31]~31_combout ))))) ) )

	.dataa(!\decode|regde|rdo1 [31]),
	.datab(!\mux_wb|y[31]~31_combout ),
	.datac(!\hazard|ForwardAE [1]),
	.datad(!\hazard|ForwardAE[0]~0_combout ),
	.datae(!\execute|regem|ALUResultM [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|mux_ra1E|y[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|mux_ra1E|y[31]~31 .extended_lut = "off";
defparam \execute|mux_ra1E|y[31]~31 .lut_mask = 64'h50305F3F50305F3F;
defparam \execute|mux_ra1E|y[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N57
cyclonev_lcell_comb \execute|alu|sumador|forloop[31].sumador|S~0 (
// Equation(s):
// \execute|alu|sumador|forloop[31].sumador|S~0_combout  = ( \execute|mux_ra2E|y[31]~48_combout  & ( !\decode|regde|ALUSrcE~q  $ (!\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[31]~31_combout )) ) ) # ( !\execute|mux_ra2E|y[31]~48_combout  & ( 
// !\decode|regde|ALUControlE [0] $ (!\execute|mux_ra1E|y[31]~31_combout ) ) )

	.dataa(!\decode|regde|ALUSrcE~q ),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\execute|mux_ra1E|y[31]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[31]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|sumador|forloop[31].sumador|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|sumador|forloop[31].sumador|S~0 .extended_lut = "off";
defparam \execute|alu|sumador|forloop[31].sumador|S~0 .lut_mask = 64'h3C3C3C3C96969696;
defparam \execute|alu|sumador|forloop[31].sumador|S~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N30
cyclonev_lcell_comb \execute|alu|Flags[3]~0 (
// Equation(s):
// \execute|alu|Flags[3]~0_combout  = ( \execute|mux_ra1E|y[31]~31_combout  & ( ((!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[31]~48_combout )) # (\decode|regde|ALUControlE [0]) ) ) # ( !\execute|mux_ra1E|y[31]~31_combout  & ( (\decode|regde|ALUControlE 
// [0] & (!\decode|regde|ALUSrcE~q  & \execute|mux_ra2E|y[31]~48_combout )) ) )

	.dataa(!\decode|regde|ALUControlE [0]),
	.datab(gnd),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(!\execute|mux_ra2E|y[31]~48_combout ),
	.datae(gnd),
	.dataf(!\execute|mux_ra1E|y[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Flags[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Flags[3]~0 .extended_lut = "off";
defparam \execute|alu|Flags[3]~0 .lut_mask = 64'h0050005055F555F5;
defparam \execute|alu|Flags[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N54
cyclonev_lcell_comb \execute|alu|temp_B[30]~26 (
// Equation(s):
// \execute|alu|temp_B[30]~26_combout  = ( \execute|mux_ra2E|y[30]~47_combout  & ( !\decode|regde|ALUControlE [0] $ (\decode|regde|ALUSrcE~q ) ) ) # ( !\execute|mux_ra2E|y[30]~47_combout  & ( \decode|regde|ALUControlE [0] ) )

	.dataa(gnd),
	.datab(!\decode|regde|ALUControlE [0]),
	.datac(!\decode|regde|ALUSrcE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\execute|mux_ra2E|y[30]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|temp_B[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|temp_B[30]~26 .extended_lut = "off";
defparam \execute|alu|temp_B[30]~26 .lut_mask = 64'h33333333C3C3C3C3;
defparam \execute|alu|temp_B[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N18
cyclonev_lcell_comb \execute|alu|Flags[3]~1 (
// Equation(s):
// \execute|alu|Flags[3]~1_combout  = ( \execute|alu|temp_B[30]~26_combout  & ( \execute|alu|sumador|forloop[29].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|alu|sumador|forloop[31].sumador|S~0_combout )) # 
// (\decode|regde|ALUControlE [1] & ((\execute|alu|Flags[3]~0_combout ))) ) ) ) # ( !\execute|alu|temp_B[30]~26_combout  & ( \execute|alu|sumador|forloop[29].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[30]~30_combout  
// $ ((!\execute|alu|sumador|forloop[31].sumador|S~0_combout )))) # (\decode|regde|ALUControlE [1] & (((\execute|alu|Flags[3]~0_combout )))) ) ) ) # ( \execute|alu|temp_B[30]~26_combout  & ( !\execute|alu|sumador|forloop[29].sumador|Cout~0_combout  & ( 
// (!\decode|regde|ALUControlE [1] & (!\execute|mux_ra1E|y[30]~30_combout  $ ((!\execute|alu|sumador|forloop[31].sumador|S~0_combout )))) # (\decode|regde|ALUControlE [1] & (((\execute|alu|Flags[3]~0_combout )))) ) ) ) # ( !\execute|alu|temp_B[30]~26_combout 
//  & ( !\execute|alu|sumador|forloop[29].sumador|Cout~0_combout  & ( (!\decode|regde|ALUControlE [1] & (\execute|alu|sumador|forloop[31].sumador|S~0_combout )) # (\decode|regde|ALUControlE [1] & ((\execute|alu|Flags[3]~0_combout ))) ) ) )

	.dataa(!\execute|mux_ra1E|y[30]~30_combout ),
	.datab(!\execute|alu|sumador|forloop[31].sumador|S~0_combout ),
	.datac(!\execute|alu|Flags[3]~0_combout ),
	.datad(!\decode|regde|ALUControlE [1]),
	.datae(!\execute|alu|temp_B[30]~26_combout ),
	.dataf(!\execute|alu|sumador|forloop[29].sumador|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\execute|alu|Flags[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \execute|alu|Flags[3]~1 .extended_lut = "off";
defparam \execute|alu|Flags[3]~1 .lut_mask = 64'h330F660F660FCC0F;
defparam \execute|alu|Flags[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \main|vgac|hsg|nb1|count[0]~0 (
// Equation(s):
// \main|vgac|hsg|nb1|count[0]~0_combout  = ( !\main|vgac|hsg|nb1|count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main|vgac|hsg|nb1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|hsg|nb1|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[0]~0 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|count[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \main|vgac|hsg|nb1|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~9 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~9_sumout  = SUM(( \main|vgac|hsg|nb1|count [5] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~30  ))
// \main|vgac|hsg|nb1|Add0~10  = CARRY(( \main|vgac|hsg|nb1|count [5] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main|vgac|hsg|nb1|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|hsg|nb1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~9_sumout ),
	.cout(\main|vgac|hsg|nb1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~9 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \main|vgac|hsg|nb1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~5 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~5_sumout  = SUM(( \main|vgac|hsg|nb1|count [6] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~10  ))
// \main|vgac|hsg|nb1|Add0~6  = CARRY(( \main|vgac|hsg|nb1|count [6] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|hsg|nb1|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|hsg|nb1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~5_sumout ),
	.cout(\main|vgac|hsg|nb1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~5 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|hsg|nb1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N17
dffeas \main|vgac|hsg|nb1|count[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~5_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[6] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~1 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~1_sumout  = SUM(( \main|vgac|hsg|nb1|count [7] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~6  ))
// \main|vgac|hsg|nb1|Add0~2  = CARRY(( \main|vgac|hsg|nb1|count [7] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|hsg|nb1|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|hsg|nb1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~1_sumout ),
	.cout(\main|vgac|hsg|nb1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~1 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|hsg|nb1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N26
dffeas \main|vgac|hsg|nb1|count[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~1_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[7] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~17 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~17_sumout  = SUM(( \main|vgac|hsg|nb1|count [8] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~2  ))
// \main|vgac|hsg|nb1|Add0~18  = CARRY(( \main|vgac|hsg|nb1|count [8] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|hsg|nb1|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|hsg|nb1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~17_sumout ),
	.cout(\main|vgac|hsg|nb1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~17 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|hsg|nb1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N8
dffeas \main|vgac|hsg|nb1|count[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~17_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[8] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~13 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~13_sumout  = SUM(( \main|vgac|hsg|nb1|count [9] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main|vgac|hsg|nb1|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|hsg|nb1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~13 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \main|vgac|hsg|nb1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \main|vgac|hsg|nb1|count[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~13_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[9] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N15
cyclonev_lcell_comb \main|vgac|hsg|c2|forloop[7].i2|u5~0 (
// Equation(s):
// \main|vgac|hsg|c2|forloop[7].i2|u5~0_combout  = ( \main|vgac|hsg|nb1|count [3] & ( (\main|vgac|hsg|nb1|count [4] & ((\main|vgac|hsg|nb1|count [2]) # (\main|vgac|hsg|nb1|count [1]))) ) )

	.dataa(!\main|vgac|hsg|nb1|count [1]),
	.datab(!\main|vgac|hsg|nb1|count [2]),
	.datac(!\main|vgac|hsg|nb1|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main|vgac|hsg|nb1|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|hsg|c2|forloop[7].i2|u5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|c2|forloop[7].i2|u5~0 .extended_lut = "off";
defparam \main|vgac|hsg|c2|forloop[7].i2|u5~0 .lut_mask = 64'h0000000007070707;
defparam \main|vgac|hsg|c2|forloop[7].i2|u5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \main|vgac|hsg|c2|forloop[9].i1|u4 (
// Equation(s):
// \main|vgac|hsg|c2|forloop[9].i1|u4~combout  = LCELL(( \main|vgac|hsg|nb1|count [8] & ( \main|vgac|hsg|c2|forloop[7].i2|u5~0_combout  & ( \main|vgac|hsg|nb1|count [9] ) ) ) # ( \main|vgac|hsg|nb1|count [8] & ( !\main|vgac|hsg|c2|forloop[7].i2|u5~0_combout  
// & ( (\main|vgac|hsg|nb1|count [9] & (((\main|vgac|hsg|nb1|count [6]) # (\main|vgac|hsg|nb1|count [5])) # (\main|vgac|hsg|nb1|count [7]))) ) ) ))

	.dataa(!\main|vgac|hsg|nb1|count [9]),
	.datab(!\main|vgac|hsg|nb1|count [7]),
	.datac(!\main|vgac|hsg|nb1|count [5]),
	.datad(!\main|vgac|hsg|nb1|count [6]),
	.datae(!\main|vgac|hsg|nb1|count [8]),
	.dataf(!\main|vgac|hsg|c2|forloop[7].i2|u5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|c2|forloop[9].i1|u4 .extended_lut = "off";
defparam \main|vgac|hsg|c2|forloop[9].i1|u4 .lut_mask = 64'h0000155500005555;
defparam \main|vgac|hsg|c2|forloop[9].i1|u4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N29
dffeas \main|vgac|hsg|nb1|count[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|count[0]~0_combout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[0] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~25 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~25_sumout  = SUM(( \main|vgac|hsg|nb1|count [0] ) + ( \main|vgac|hsg|nb1|count [1] ) + ( !VCC ))
// \main|vgac|hsg|nb1|Add0~26  = CARRY(( \main|vgac|hsg|nb1|count [0] ) + ( \main|vgac|hsg|nb1|count [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|hsg|nb1|count [1]),
	.datad(!\main|vgac|hsg|nb1|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~25_sumout ),
	.cout(\main|vgac|hsg|nb1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~25 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \main|vgac|hsg|nb1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \main|vgac|hsg|nb1|count[1] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~25_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[1] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~21 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~21_sumout  = SUM(( \main|vgac|hsg|nb1|count [2] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~26  ))
// \main|vgac|hsg|nb1|Add0~22  = CARRY(( \main|vgac|hsg|nb1|count [2] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|hsg|nb1|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|hsg|nb1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~21_sumout ),
	.cout(\main|vgac|hsg|nb1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~21 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|hsg|nb1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N11
dffeas \main|vgac|hsg|nb1|count[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~21_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[2] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~33 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~33_sumout  = SUM(( \main|vgac|hsg|nb1|count [3] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~22  ))
// \main|vgac|hsg|nb1|Add0~34  = CARRY(( \main|vgac|hsg|nb1|count [3] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|hsg|nb1|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|hsg|nb1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~33_sumout ),
	.cout(\main|vgac|hsg|nb1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~33 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|hsg|nb1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N20
dffeas \main|vgac|hsg|nb1|count[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~33_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[3] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \main|vgac|hsg|nb1|Add0~29 (
// Equation(s):
// \main|vgac|hsg|nb1|Add0~29_sumout  = SUM(( \main|vgac|hsg|nb1|count [4] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~34  ))
// \main|vgac|hsg|nb1|Add0~30  = CARRY(( \main|vgac|hsg|nb1|count [4] ) + ( GND ) + ( \main|vgac|hsg|nb1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|hsg|nb1|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|hsg|nb1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|hsg|nb1|Add0~29_sumout ),
	.cout(\main|vgac|hsg|nb1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|nb1|Add0~29 .extended_lut = "off";
defparam \main|vgac|hsg|nb1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|hsg|nb1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \main|vgac|hsg|nb1|count[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~29_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[4] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N23
dffeas \main|vgac|hsg|nb1|count[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\main|vgac|hsg|nb1|Add0~9_sumout ),
	.clrn(!\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|hsg|nb1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|hsg|nb1|count[5] .is_wysiwyg = "true";
defparam \main|vgac|hsg|nb1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \main|vgac|hsg|c1|forloop[9].i1|u5~0 (
// Equation(s):
// \main|vgac|hsg|c1|forloop[9].i1|u5~0_combout  = ( \main|vgac|hsg|nb1|count [8] ) # ( !\main|vgac|hsg|nb1|count [8] & ( (((\main|vgac|hsg|nb1|count [5] & \main|vgac|hsg|nb1|count [6])) # (\main|vgac|hsg|nb1|count [7])) # (\main|vgac|hsg|nb1|count [9]) ) )

	.dataa(!\main|vgac|hsg|nb1|count [5]),
	.datab(!\main|vgac|hsg|nb1|count [6]),
	.datac(!\main|vgac|hsg|nb1|count [9]),
	.datad(!\main|vgac|hsg|nb1|count [7]),
	.datae(gnd),
	.dataf(!\main|vgac|hsg|nb1|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|hsg|c1|forloop[9].i1|u5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|hsg|c1|forloop[9].i1|u5~0 .extended_lut = "off";
defparam \main|vgac|hsg|c1|forloop[9].i1|u5~0 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \main|vgac|hsg|c1|forloop[9].i1|u5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \main|vgac|vsg|nb1|count[0]~0 (
// Equation(s):
// \main|vgac|vsg|nb1|count[0]~0_combout  = ( !\main|vgac|vsg|nb1|count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main|vgac|vsg|nb1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|vsg|nb1|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[0]~0 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|count[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \main|vgac|vsg|nb1|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~1 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~1_sumout  = SUM(( \main|vgac|vsg|nb1|count[1]~DUPLICATE_q  ) + ( \main|vgac|vsg|nb1|count [0] ) + ( !VCC ))
// \main|vgac|vsg|nb1|Add0~2  = CARRY(( \main|vgac|vsg|nb1|count[1]~DUPLICATE_q  ) + ( \main|vgac|vsg|nb1|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\main|vgac|vsg|nb1|count [0]),
	.datac(gnd),
	.datad(!\main|vgac|vsg|nb1|count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~1_sumout ),
	.cout(\main|vgac|vsg|nb1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~1 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \main|vgac|vsg|nb1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N23
dffeas \main|vgac|vsg|nb1|count[1]~DUPLICATE (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~1_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~33 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~33_sumout  = SUM(( \main|vgac|vsg|nb1|count [2] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~2  ))
// \main|vgac|vsg|nb1|Add0~34  = CARRY(( \main|vgac|vsg|nb1|count [2] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|vsg|nb1|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|vsg|nb1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~33_sumout ),
	.cout(\main|vgac|vsg|nb1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~33 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|vsg|nb1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N8
dffeas \main|vgac|vsg|nb1|count[2] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~33_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[2] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~29 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~29_sumout  = SUM(( \main|vgac|vsg|nb1|count [3] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~34  ))
// \main|vgac|vsg|nb1|Add0~30  = CARRY(( \main|vgac|vsg|nb1|count [3] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|vsg|nb1|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|vsg|nb1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~29_sumout ),
	.cout(\main|vgac|vsg|nb1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~29 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|vsg|nb1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N20
dffeas \main|vgac|vsg|nb1|count[3] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~29_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[3] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N39
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~21 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~21_sumout  = SUM(( \main|vgac|vsg|nb1|count [4] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~30  ))
// \main|vgac|vsg|nb1|Add0~22  = CARRY(( \main|vgac|vsg|nb1|count [4] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main|vgac|vsg|nb1|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|vsg|nb1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~21_sumout ),
	.cout(\main|vgac|vsg|nb1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~21 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \main|vgac|vsg|nb1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N2
dffeas \main|vgac|vsg|nb1|count[4] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~21_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[4] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~25 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~25_sumout  = SUM(( \main|vgac|vsg|nb1|count [5] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~22  ))
// \main|vgac|vsg|nb1|Add0~26  = CARRY(( \main|vgac|vsg|nb1|count [5] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main|vgac|vsg|nb1|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|vsg|nb1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~25_sumout ),
	.cout(\main|vgac|vsg|nb1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~25 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \main|vgac|vsg|nb1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N5
dffeas \main|vgac|vsg|nb1|count[5] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~25_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[5] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N29
dffeas \main|vgac|vsg|nb1|count[9] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~5_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[9] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~17 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~17_sumout  = SUM(( \main|vgac|vsg|nb1|count [6] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~26  ))
// \main|vgac|vsg|nb1|Add0~18  = CARRY(( \main|vgac|vsg|nb1|count [6] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|vsg|nb1|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|vsg|nb1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~17_sumout ),
	.cout(\main|vgac|vsg|nb1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~17 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|vsg|nb1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N11
dffeas \main|vgac|vsg|nb1|count[6] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~17_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[6] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~13 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~13_sumout  = SUM(( \main|vgac|vsg|nb1|count [7] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~18  ))
// \main|vgac|vsg|nb1|Add0~14  = CARRY(( \main|vgac|vsg|nb1|count [7] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|vsg|nb1|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|vsg|nb1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~13_sumout ),
	.cout(\main|vgac|vsg|nb1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~13 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|vsg|nb1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N26
dffeas \main|vgac|vsg|nb1|count[7] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~13_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[7] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N51
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~9 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~9_sumout  = SUM(( \main|vgac|vsg|nb1|count [8] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~14  ))
// \main|vgac|vsg|nb1|Add0~10  = CARRY(( \main|vgac|vsg|nb1|count [8] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main|vgac|vsg|nb1|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|vsg|nb1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~9_sumout ),
	.cout(\main|vgac|vsg|nb1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~9 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \main|vgac|vsg|nb1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N17
dffeas \main|vgac|vsg|nb1|count[8] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~9_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[8] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \main|vgac|vsg|nb1|Add0~5 (
// Equation(s):
// \main|vgac|vsg|nb1|Add0~5_sumout  = SUM(( \main|vgac|vsg|nb1|count [9] ) + ( GND ) + ( \main|vgac|vsg|nb1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main|vgac|vsg|nb1|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\main|vgac|vsg|nb1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\main|vgac|vsg|nb1|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|nb1|Add0~5 .extended_lut = "off";
defparam \main|vgac|vsg|nb1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \main|vgac|vsg|nb1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N28
dffeas \main|vgac|vsg|nb1|count[9]~DUPLICATE (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~5_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N22
dffeas \main|vgac|vsg|nb1|count[1] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|Add0~1_sumout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[1] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \main|sc|and1~4 (
// Equation(s):
// \main|sc|and1~4_combout  = ( !\main|vgac|vsg|nb1|count [4] & ( (!\main|vgac|vsg|nb1|count [7] & (!\main|vgac|vsg|nb1|count [6] & !\main|vgac|vsg|nb1|count [8])) ) )

	.dataa(!\main|vgac|vsg|nb1|count [7]),
	.datab(gnd),
	.datac(!\main|vgac|vsg|nb1|count [6]),
	.datad(!\main|vgac|vsg|nb1|count [8]),
	.datae(gnd),
	.dataf(!\main|vgac|vsg|nb1|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|sc|and1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|sc|and1~4 .extended_lut = "off";
defparam \main|sc|and1~4 .lut_mask = 64'hA000A00000000000;
defparam \main|sc|and1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \main|vgac|vsg|c2|forloop[9].i1|u4~0 (
// Equation(s):
// \main|vgac|vsg|c2|forloop[9].i1|u4~0_combout  = ( \main|vgac|vsg|nb1|count [2] & ( \main|sc|and1~4_combout  & ( (\main|vgac|vsg|nb1|count[9]~DUPLICATE_q  & (((\main|vgac|vsg|nb1|count [3] & \main|vgac|vsg|nb1|count [1])) # (\main|vgac|vsg|nb1|count [5]))) 
// ) ) ) # ( !\main|vgac|vsg|nb1|count [2] & ( \main|sc|and1~4_combout  & ( (\main|vgac|vsg|nb1|count [5] & \main|vgac|vsg|nb1|count[9]~DUPLICATE_q ) ) ) ) # ( \main|vgac|vsg|nb1|count [2] & ( !\main|sc|and1~4_combout  & ( 
// \main|vgac|vsg|nb1|count[9]~DUPLICATE_q  ) ) ) # ( !\main|vgac|vsg|nb1|count [2] & ( !\main|sc|and1~4_combout  & ( \main|vgac|vsg|nb1|count[9]~DUPLICATE_q  ) ) )

	.dataa(!\main|vgac|vsg|nb1|count [5]),
	.datab(!\main|vgac|vsg|nb1|count[9]~DUPLICATE_q ),
	.datac(!\main|vgac|vsg|nb1|count [3]),
	.datad(!\main|vgac|vsg|nb1|count [1]),
	.datae(!\main|vgac|vsg|nb1|count [2]),
	.dataf(!\main|sc|and1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|c2|forloop[9].i1|u4~0 .extended_lut = "off";
defparam \main|vgac|vsg|c2|forloop[9].i1|u4~0 .lut_mask = 64'h3333333311111113;
defparam \main|vgac|vsg|c2|forloop[9].i1|u4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \main|vgac|vsg|nb1|count[0] (
	.clk(\main|vgac|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\main|vgac|vsg|nb1|count[0]~0_combout ),
	.clrn(!\main|vgac|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main|vgac|vsg|nb1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main|vgac|vsg|nb1|count[0] .is_wysiwyg = "true";
defparam \main|vgac|vsg|nb1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \main|sc|and1~0 (
// Equation(s):
// \main|sc|and1~0_combout  = ( !\main|vgac|vsg|nb1|count [7] & ( (!\main|vgac|vsg|nb1|count [6] & (!\main|vgac|vsg|nb1|count[9]~DUPLICATE_q  & (!\main|vgac|vsg|nb1|count [8] & !\main|vgac|vsg|nb1|count [4]))) ) )

	.dataa(!\main|vgac|vsg|nb1|count [6]),
	.datab(!\main|vgac|vsg|nb1|count[9]~DUPLICATE_q ),
	.datac(!\main|vgac|vsg|nb1|count [8]),
	.datad(!\main|vgac|vsg|nb1|count [4]),
	.datae(gnd),
	.dataf(!\main|vgac|vsg|nb1|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|sc|and1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|sc|and1~0 .extended_lut = "off";
defparam \main|sc|and1~0 .lut_mask = 64'h8000800000000000;
defparam \main|sc|and1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \main|vgac|vsg|c1|forloop[9].i1|u5~0 (
// Equation(s):
// \main|vgac|vsg|c1|forloop[9].i1|u5~0_combout  = ( !\main|vgac|vsg|nb1|count [3] & ( (!\main|vgac|vsg|nb1|count [2] & !\main|vgac|vsg|nb1|count [5]) ) )

	.dataa(gnd),
	.datab(!\main|vgac|vsg|nb1|count [2]),
	.datac(!\main|vgac|vsg|nb1|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main|vgac|vsg|nb1|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|vsg|c1|forloop[9].i1|u5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|c1|forloop[9].i1|u5~0 .extended_lut = "off";
defparam \main|vgac|vsg|c1|forloop[9].i1|u5~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \main|vgac|vsg|c1|forloop[9].i1|u5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \main|vgac|vsg|c1|forloop[9].i1|u5~1 (
// Equation(s):
// \main|vgac|vsg|c1|forloop[9].i1|u5~1_combout  = ( \main|vgac|vsg|c1|forloop[9].i1|u5~0_combout  & ( (!\main|sc|and1~0_combout ) # ((\main|vgac|vsg|nb1|count [0] & \main|vgac|vsg|nb1|count[1]~DUPLICATE_q )) ) ) # ( 
// !\main|vgac|vsg|c1|forloop[9].i1|u5~0_combout  )

	.dataa(!\main|vgac|vsg|nb1|count [0]),
	.datab(!\main|vgac|vsg|nb1|count[1]~DUPLICATE_q ),
	.datac(!\main|sc|and1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main|vgac|vsg|c1|forloop[9].i1|u5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|vsg|c1|forloop[9].i1|u5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|vsg|c1|forloop[9].i1|u5~1 .extended_lut = "off";
defparam \main|vgac|vsg|c1|forloop[9].i1|u5~1 .lut_mask = 64'hFFFFFFFFF1F1F1F1;
defparam \main|vgac|vsg|c1|forloop[9].i1|u5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \main|vgac|n1 (
// Equation(s):
// \main|vgac|n1~combout  = ( \main|vgac|vsg|c1|forloop[9].i1|u5~0_combout  & ( \main|vgac|vsg|nb1|count[1]~DUPLICATE_q  & ( (\main|vgac|hsg|c1|forloop[9].i1|u5~0_combout  & ((!\main|sc|and1~0_combout ) # (\main|vgac|vsg|nb1|count [0]))) ) ) ) # ( 
// !\main|vgac|vsg|c1|forloop[9].i1|u5~0_combout  & ( \main|vgac|vsg|nb1|count[1]~DUPLICATE_q  & ( \main|vgac|hsg|c1|forloop[9].i1|u5~0_combout  ) ) ) # ( \main|vgac|vsg|c1|forloop[9].i1|u5~0_combout  & ( !\main|vgac|vsg|nb1|count[1]~DUPLICATE_q  & ( 
// (\main|vgac|hsg|c1|forloop[9].i1|u5~0_combout  & !\main|sc|and1~0_combout ) ) ) ) # ( !\main|vgac|vsg|c1|forloop[9].i1|u5~0_combout  & ( !\main|vgac|vsg|nb1|count[1]~DUPLICATE_q  & ( \main|vgac|hsg|c1|forloop[9].i1|u5~0_combout  ) ) )

	.dataa(!\main|vgac|vsg|nb1|count [0]),
	.datab(!\main|vgac|hsg|c1|forloop[9].i1|u5~0_combout ),
	.datac(!\main|sc|and1~0_combout ),
	.datad(gnd),
	.datae(!\main|vgac|vsg|c1|forloop[9].i1|u5~0_combout ),
	.dataf(!\main|vgac|vsg|nb1|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|vgac|n1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|vgac|n1 .extended_lut = "off";
defparam \main|vgac|n1 .lut_mask = 64'h3333303033333131;
defparam \main|vgac|n1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N27
cyclonev_lcell_comb \main|sc|and1~1 (
// Equation(s):
// \main|sc|and1~1_combout  = ( \main|vgac|hsg|nb1|count [2] & ( (!\main|vgac|hsg|nb1|count [5] & (!\main|vgac|hsg|nb1|count [6] & (!\main|vgac|hsg|nb1|count [1] & !\main|vgac|hsg|nb1|count [0]))) ) ) # ( !\main|vgac|hsg|nb1|count [2] & ( 
// (!\main|vgac|hsg|nb1|count [5] & (!\main|vgac|hsg|nb1|count [6] & ((\main|vgac|hsg|nb1|count [0]) # (\main|vgac|hsg|nb1|count [1])))) ) )

	.dataa(!\main|vgac|hsg|nb1|count [5]),
	.datab(!\main|vgac|hsg|nb1|count [6]),
	.datac(!\main|vgac|hsg|nb1|count [1]),
	.datad(!\main|vgac|hsg|nb1|count [0]),
	.datae(gnd),
	.dataf(!\main|vgac|hsg|nb1|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|sc|and1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|sc|and1~1 .extended_lut = "off";
defparam \main|sc|and1~1 .lut_mask = 64'h0888088880008000;
defparam \main|sc|and1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \main|sc|and1~3 (
// Equation(s):
// \main|sc|and1~3_combout  = ( \main|vgac|hsg|nb1|count [3] & ( (\main|vgac|hsg|nb1|count [4] & (!\main|vgac|vsg|nb1|count [2] $ (((!\main|vgac|vsg|nb1|count [0] & !\main|vgac|vsg|nb1|count[1]~DUPLICATE_q ))))) ) )

	.dataa(!\main|vgac|vsg|nb1|count [0]),
	.datab(!\main|vgac|vsg|nb1|count[1]~DUPLICATE_q ),
	.datac(!\main|vgac|vsg|nb1|count [2]),
	.datad(!\main|vgac|hsg|nb1|count [4]),
	.datae(!\main|vgac|hsg|nb1|count [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|sc|and1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|sc|and1~3 .extended_lut = "off";
defparam \main|sc|and1~3 .lut_mask = 64'h0000007800000078;
defparam \main|sc|and1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N0
cyclonev_lcell_comb \main|sc|and1~2 (
// Equation(s):
// \main|sc|and1~2_combout  = ( !\main|vgac|hsg|nb1|count [9] & ( (\main|vgac|hsg|nb1|count [7] & (\main|vgac|vsg|nb1|count [3] & (\main|vgac|vsg|nb1|count [5] & !\main|vgac|hsg|nb1|count [8]))) ) )

	.dataa(!\main|vgac|hsg|nb1|count [7]),
	.datab(!\main|vgac|vsg|nb1|count [3]),
	.datac(!\main|vgac|vsg|nb1|count [5]),
	.datad(!\main|vgac|hsg|nb1|count [8]),
	.datae(!\main|vgac|hsg|nb1|count [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|sc|and1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|sc|and1~2 .extended_lut = "off";
defparam \main|sc|and1~2 .lut_mask = 64'h0100000001000000;
defparam \main|sc|and1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \main|sc|and1 (
// Equation(s):
// \main|sc|and1~combout  = ( \main|sc|and1~3_combout  & ( \main|sc|and1~2_combout  & ( (\main|sc|and1~1_combout  & \main|sc|and1~0_combout ) ) ) )

	.dataa(!\main|sc|and1~1_combout ),
	.datab(gnd),
	.datac(!\main|sc|and1~0_combout ),
	.datad(gnd),
	.datae(!\main|sc|and1~3_combout ),
	.dataf(!\main|sc|and1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|sc|and1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|sc|and1 .extended_lut = "off";
defparam \main|sc|and1 .lut_mask = 64'h0000000000000505;
defparam \main|sc|and1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N16
dffeas \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\Mult0~23 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N32
dffeas \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N33
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \Mult0~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N35
dffeas \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\rtl~0_combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N31
dffeas \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = \Mult0~22 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N14
dffeas \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\rtl~0_combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N15
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|address_reg_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N16
dffeas \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\rtl~0_combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N18
cyclonev_lcell_comb \main|MUX|ExponenteS[16]~0 (
// Equation(s):
// \main|MUX|ExponenteS[16]~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 )) ) 
// ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 
// )) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|ExponenteS[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|ExponenteS[16]~0 .extended_lut = "off";
defparam \main|MUX|ExponenteS[16]~0 .lut_mask = 64'h03F3505003F35F5F;
defparam \main|MUX|ExponenteS[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~PORTBDATAOUT0  ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0  ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~PORTBDATAOUT0  ) 
// ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0  ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a197~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a165~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a229~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a133~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h00FF555533330F0F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N24
cyclonev_lcell_comb \main|MUX|ExponenteS[16]~1 (
// Equation(s):
// \main|MUX|ExponenteS[16]~1_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  & ( (!\main|sc|and1~combout ) # ((\main|MUX|ExponenteS[16]~0_combout ) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  & ( (!\main|sc|and1~combout ) # 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & \main|MUX|ExponenteS[16]~0_combout )) ) )

	.dataa(!\main|sc|and1~combout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\main|MUX|ExponenteS[16]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|ExponenteS[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|ExponenteS[16]~1 .extended_lut = "off";
defparam \main|MUX|ExponenteS[16]~1 .lut_mask = 64'hAEAEAEAEBFBFBFBF;
defparam \main|MUX|ExponenteS[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N36
cyclonev_lcell_comb \main|MUX|ExponenteS[17]~2 (
// Equation(s):
// \main|MUX|ExponenteS[17]~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|ExponenteS[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|ExponenteS[17]~2 .extended_lut = "off";
defparam \main|MUX|ExponenteS[17]~2 .lut_mask = 64'h014589CD2367ABEF;
defparam \main|MUX|ExponenteS[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N6
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~PORTBDATAOUT0  & 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 
// )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q 
//  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a230~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a134~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a198~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a166~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h330F330F0055FF55;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N57
cyclonev_lcell_comb \main|MUX|ExponenteS[17]~3 (
// Equation(s):
// \main|MUX|ExponenteS[17]~3_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  & ( (!\main|sc|and1~combout ) # ((\main|MUX|ExponenteS[17]~2_combout ) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  & ( (!\main|sc|and1~combout ) # 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & \main|MUX|ExponenteS[17]~2_combout )) ) )

	.dataa(!\main|sc|and1~combout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(gnd),
	.datad(!\main|MUX|ExponenteS[17]~2_combout ),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|ExponenteS[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|ExponenteS[17]~3 .extended_lut = "off";
defparam \main|MUX|ExponenteS[17]~3 .lut_mask = 64'hAAEEAAEEBBFFBBFF;
defparam \main|MUX|ExponenteS[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \main|MUX|ExponenteS[18]~4 (
// Equation(s):
// \main|MUX|ExponenteS[18]~4_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 
// )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|ExponenteS[18]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|ExponenteS[18]~4 .extended_lut = "off";
defparam \main|MUX|ExponenteS[18]~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \main|MUX|ExponenteS[18]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~PORTBDATAOUT0  & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~PORTBDATAOUT0 ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) 
// ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0 )) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~PORTBDATAOUT0 ) ) ) 
// ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a167~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a199~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a135~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a231~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \main|MUX|ExponenteS[18]~5 (
// Equation(s):
// \main|MUX|ExponenteS[18]~5_combout  = ( \main|sc|and1~combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\main|sc|and1~combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] ) ) # ( \main|sc|and1~combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \main|MUX|ExponenteS[18]~4_combout  ) 
// ) ) # ( !\main|sc|and1~combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] ) )

	.dataa(!\main|MUX|ExponenteS[18]~4_combout ),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\main|sc|and1~combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|ExponenteS[18]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|ExponenteS[18]~5 .extended_lut = "off";
defparam \main|MUX|ExponenteS[18]~5 .lut_mask = 64'hFFFF5555FFFF0F0F;
defparam \main|MUX|ExponenteS[18]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N0
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~PORTBDATAOUT0  & 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~PORTBDATAOUT0  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0 
// )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q 
//  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0 )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a130~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a162~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a194~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a226~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h550F550F330033FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N30
cyclonev_lcell_comb \main|MUX|and2[8]~0 (
// Equation(s):
// \main|MUX|and2[8]~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 )) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ) ) ) ) # 
// ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 
// )) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[8]~0 .extended_lut = "off";
defparam \main|MUX|and2[8]~0 .lut_mask = 64'h505003F35F5F03F3;
defparam \main|MUX|and2[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N54
cyclonev_lcell_comb \main|MUX|and2[8]~1 (
// Equation(s):
// \main|MUX|and2[8]~1_combout  = ( \main|MUX|and2[8]~0_combout  & ( (\main|sc|and1~combout  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ))) ) ) # ( !\main|MUX|and2[8]~0_combout  & ( (\main|sc|and1~combout  & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout )) ) )

	.dataa(!\main|sc|and1~combout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main|MUX|and2[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[8]~1 .extended_lut = "off";
defparam \main|MUX|and2[8]~1 .lut_mask = 64'h0101010145454545;
defparam \main|MUX|and2[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~PORTBDATAOUT0  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q 
// )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~PORTBDATAOUT0  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~PORTBDATAOUT0  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a131~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a227~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a163~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a195~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h2205770522AF77AF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N24
cyclonev_lcell_comb \main|MUX|and2[9]~2 (
// Equation(s):
// \main|MUX|and2[9]~2_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 )))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0  & \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0])))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0  & 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[9]~2 .extended_lut = "off";
defparam \main|MUX|and2[9]~2 .lut_mask = 64'h500350F35F035FF3;
defparam \main|MUX|and2[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N33
cyclonev_lcell_comb \main|MUX|and2[9]~3 (
// Equation(s):
// \main|MUX|and2[9]~3_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  & ( \main|MUX|and2[9]~2_combout  & ( \main|sc|and1~combout  ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  & ( \main|MUX|and2[9]~2_combout  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & \main|sc|and1~combout ) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  & ( !\main|MUX|and2[9]~2_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & \main|sc|and1~combout ) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(!\main|sc|and1~combout ),
	.datad(gnd),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\main|MUX|and2[9]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[9]~3 .extended_lut = "off";
defparam \main|MUX|and2[9]~3 .lut_mask = 64'h000005050A0A0F0F;
defparam \main|MUX|and2[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N6
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q 
// ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~PORTBDATAOUT0 )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~PORTBDATAOUT0  
// & (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q 
//  & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~PORTBDATAOUT0 )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0  & ( 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~PORTBDATAOUT0 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a228~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a196~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a164~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a132~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N12
cyclonev_lcell_comb \main|MUX|and2[10]~4 (
// Equation(s):
// \main|MUX|and2[10]~4_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 )) 
// # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) ) ) ) # ( 
// \memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]) ) 
// ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[10]~4 .extended_lut = "off";
defparam \main|MUX|and2[10]~4 .lut_mask = 64'h444477770C3F0C3F;
defparam \main|MUX|and2[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \main|MUX|and2[10]~5 (
// Equation(s):
// \main|MUX|and2[10]~5_combout  = ( \main|MUX|and2[10]~4_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  & 
// \main|sc|and1~combout ) ) ) ) # ( !\main|MUX|and2[10]~4_combout  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  & 
// \main|sc|and1~combout ) ) ) ) # ( \main|MUX|and2[10]~4_combout  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \main|sc|and1~combout  ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.datab(!\main|sc|and1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\main|MUX|and2[10]~4_combout ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[10]~5 .extended_lut = "off";
defparam \main|MUX|and2[10]~5 .lut_mask = 64'h0000333311111111;
defparam \main|MUX|and2[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N42
cyclonev_lcell_comb \main|MUX|and2[0]~6 (
// Equation(s):
// \main|MUX|and2[0]~6_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & \memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[0]~6 .extended_lut = "off";
defparam \main|MUX|and2[0]~6 .lut_mask = 64'h00CC33FF47474747;
defparam \main|MUX|and2[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N48
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~PORTBDATAOUT0  & 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~PORTBDATAOUT0  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0 
// ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~PORTBDATAOUT0 )) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q 
//  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a192~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a160~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a128~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a224~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h0F550F55330033FF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N27
cyclonev_lcell_comb \main|MUX|and2[0]~7 (
// Equation(s):
// \main|MUX|and2[0]~7_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  & ( (\main|sc|and1~combout  & ((\main|MUX|and2[0]~6_combout ) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  & ( (\main|sc|and1~combout  & 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & \main|MUX|and2[0]~6_combout )) ) )

	.dataa(!\main|sc|and1~combout ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\main|MUX|and2[0]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[0]~7 .extended_lut = "off";
defparam \main|MUX|and2[0]~7 .lut_mask = 64'h0404040415151515;
defparam \main|MUX|and2[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N17
dffeas \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\rtl~0_combout ),
	.d(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N54
cyclonev_lcell_comb \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ( (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~PORTBDATAOUT0  & 
// !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~PORTBDATAOUT0 )) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a193~PORTBDATAOUT0 ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a129~PORTBDATAOUT0 ),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a161~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a225~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h335533550F000FFF;
defparam \memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N27
cyclonev_lcell_comb \main|MUX|and2[1]~8 (
// Equation(s):
// \main|MUX|and2[1]~8_combout  = ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 )))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) ) ) ) # ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b 
// [0]))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 )))) ) ) ) # ( \memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 )) # (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( !\memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.datae(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.dataf(!\memory|memdatos|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[1]~8 .extended_lut = "off";
defparam \main|MUX|and2[1]~8 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \main|MUX|and2[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N27
cyclonev_lcell_comb \main|MUX|and2[1]~9 (
// Equation(s):
// \main|MUX|and2[1]~9_combout  = ( \main|MUX|and2[1]~8_combout  & ( (\main|sc|and1~combout  & ((!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ))) ) ) # ( !\main|MUX|and2[1]~8_combout  & ( (\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  & 
// (\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2] & \main|sc|and1~combout )) ) )

	.dataa(!\memory|memdatos|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\memory|memdatos|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\main|sc|and1~combout ),
	.datae(gnd),
	.dataf(!\main|MUX|and2[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main|MUX|and2[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main|MUX|and2[1]~9 .extended_lut = "off";
defparam \main|MUX|and2[1]~9 .lut_mask = 64'h0005000500F500F5;
defparam \main|MUX|and2[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \clk_vga~input (
	.i(clk_vga),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_vga~input_o ));
// synopsys translate_off
defparam \clk_vga~input .bus_hold = "false";
defparam \clk_vga~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N18
cyclonev_io_ibuf \go~input (
	.i(go),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\go~input_o ));
// synopsys translate_off
defparam \go~input .bus_hold = "false";
defparam \go~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
