-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is BitArrayPipelineModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity BitArrayPipelineModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		inReady : in std_logic;
		inData0 : in unsigned (7 downto 0);
		inData1 : in unsigned (7 downto 0);
		inData2 : in unsigned (7 downto 0);
		inData3 : in unsigned (7 downto 0);
		inData4 : in unsigned (7 downto 0);
		inData5 : in unsigned (7 downto 0);
		inData6 : in unsigned (7 downto 0);
		inData7 : in unsigned (7 downto 0);
		outReady : out std_logic;
		outResult : out unsigned (15 downto 0);
		outBitArray : out unsigned (10 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of BitArrayPipelineModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	constant true : std_logic := '1';
	constant false : std_logic := '0';
	signal Inputs_inReady : std_logic := '0';
	signal Pipeline_stage0_NextState_IsS0Ready : std_logic := '0';
	signal Pipeline_stage0_NextState_Sum : unsigned(8 downto 0) := (others => '0');
	signal Pipeline_stage0_State_DataDefault : unsigned(7 downto 0) := "00000000";
	signal Pipeline_stage1_NextState_IsS1Ready : std_logic := '0';
	signal Pipeline_stage1_NextState_Sum : unsigned(9 downto 0) := (others => '0');
	signal Pipeline_stage1_State_DataDefault : unsigned(7 downto 0) := "00000000";
	signal Pipeline_stage2_NextState_ready : std_logic := '0';
	signal Pipeline_stage2_NextState_result : unsigned(10 downto 0) := (others => '0');
	signal Pipeline_Inputs_inReady : std_logic := '0';
	signal Pipeline_State_ready : std_logic := '0';
	signal Pipeline_State_result : unsigned(10 downto 0) := (others => '0');
	signal Pipeline_NextState_ready : std_logic := '0';
	signal Pipeline_NextState_result : unsigned(10 downto 0) := (others => '0');
	signal Pipeline_stage0_State_IsS0Ready : std_logic := '0';
	constant Pipeline_stage0_State_IsS0ReadyDefault : std_logic := '0';
	signal Pipeline_stage0_State_Sum : unsigned(8 downto 0) := "000000000";
	constant Pipeline_stage0_State_SumDefault : unsigned(8 downto 0) := "000000000";
	signal Pipeline_stage1_State_IsS1Ready : std_logic := '0';
	constant Pipeline_stage1_State_IsS1ReadyDefault : std_logic := '0';
	signal Pipeline_stage1_State_Sum : unsigned(9 downto 0) := "0000000000";
	constant Pipeline_stage1_State_SumDefault : unsigned(9 downto 0) := "0000000000";
	signal Pipeline_stage2_State_ready : std_logic := '0';
	constant Pipeline_stage2_State_readyDefault : std_logic := '0';
	signal Pipeline_stage2_State_result : unsigned(10 downto 0) := "00000000000";
	constant Pipeline_stage2_State_resultDefault : unsigned(10 downto 0) := "00000000000";
	signal Pipeline_BitArrayPipelineModule_L30F27T86_Expr : unsigned(9 downto 0) := "0000000000";
	signal Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1 : signed(9 downto 0) := "0000000000";
	signal Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2 : signed(9 downto 0) := "0000000000";
	signal Pipeline_BitArrayPipelineModule_L35F27T46_Expr : unsigned(10 downto 0) := "00000000000";
	signal Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1 : signed(10 downto 0) := "00000000000";
	signal Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2 : signed(10 downto 0) := "00000000000";
	signal Pipeline_BitArrayPipelineModule_L41F30T49_Expr : unsigned(11 downto 0) := "000000000000";
	signal Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1 : signed(11 downto 0) := "000000000000";
	signal Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2 : signed(11 downto 0) := "000000000000";
	type Inputs_inDataArray is array (0 to 7) of unsigned (7 downto 0);
	signal Inputs_inData : Inputs_inDataArray := (others => (others => '0'));
	type Pipeline_stage0_State_DataArray is array (0 to 7) of unsigned (7 downto 0);
	signal Pipeline_stage0_State_Data : Pipeline_stage0_State_DataArray := (others => (others => '0'));
	type Pipeline_stage0_NextState_DataArray is array (0 to 7) of unsigned (7 downto 0);
	signal Pipeline_stage0_NextState_Data : Pipeline_stage0_NextState_DataArray := (others => (others => '0'));
	type Pipeline_stage1_State_DataArray is array (0 to 7) of unsigned (7 downto 0);
	signal Pipeline_stage1_State_Data : Pipeline_stage1_State_DataArray := (others => (others => '0'));
	type Pipeline_stage1_NextState_DataArray is array (0 to 7) of unsigned (7 downto 0);
	signal Pipeline_stage1_NextState_Data : Pipeline_stage1_NextState_DataArray := (others => (others => '0'));
	type Pipeline_Inputs_inDataArray is array (0 to 7) of unsigned (7 downto 0);
	signal Pipeline_Inputs_inData : Pipeline_Inputs_inDataArray := (others => (others => '0'));
begin
	process (Clock, Pipeline_stage0_NextState_IsS0Ready, Pipeline_stage0_NextState_Sum, Pipeline_stage1_NextState_IsS1Ready, Pipeline_stage1_NextState_Sum, Pipeline_stage2_NextState_ready, Pipeline_stage2_NextState_result, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				Pipeline_stage0_State_IsS0Ready <= Pipeline_stage0_State_IsS0ReadyDefault;
				Pipeline_stage0_State_Sum <= Pipeline_stage0_State_SumDefault;
				Pipeline_stage1_State_IsS1Ready <= Pipeline_stage1_State_IsS1ReadyDefault;
				Pipeline_stage1_State_Sum <= Pipeline_stage1_State_SumDefault;
				Pipeline_stage2_State_ready <= Pipeline_stage2_State_readyDefault;
				Pipeline_stage2_State_result <= Pipeline_stage2_State_resultDefault;
			else
				Pipeline_stage0_State_IsS0Ready <= Pipeline_stage0_NextState_IsS0Ready;
				Pipeline_stage0_State_Sum <= Pipeline_stage0_NextState_Sum;
				Pipeline_stage1_State_IsS1Ready <= Pipeline_stage1_NextState_IsS1Ready;
				Pipeline_stage1_State_Sum <= Pipeline_stage1_NextState_Sum;
				Pipeline_stage2_State_ready <= Pipeline_stage2_NextState_ready;
				Pipeline_stage2_State_result <= Pipeline_stage2_NextState_result;
			end if;
		end if;
	end process;
	process (Clock, Pipeline_stage0_NextState_Data, Pipeline_stage0_State_DataDefault, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for Pipeline_stage0_State_Data_Iterator in 0 to 7 loop
					Pipeline_stage0_State_Data(Pipeline_stage0_State_Data_Iterator) <= Pipeline_stage0_State_DataDefault;
				end loop;
			else
				for Pipeline_stage0_State_Data_Iterator in 0 to 7 loop
					Pipeline_stage0_State_Data(Pipeline_stage0_State_Data_Iterator) <= Pipeline_stage0_NextState_Data(Pipeline_stage0_State_Data_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, Pipeline_stage1_NextState_Data, Pipeline_stage1_State_DataDefault, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for Pipeline_stage1_State_Data_Iterator in 0 to 7 loop
					Pipeline_stage1_State_Data(Pipeline_stage1_State_Data_Iterator) <= Pipeline_stage1_State_DataDefault;
				end loop;
			else
				for Pipeline_stage1_State_Data_Iterator in 0 to 7 loop
					Pipeline_stage1_State_Data(Pipeline_stage1_State_Data_Iterator) <= Pipeline_stage1_NextState_Data(Pipeline_stage1_State_Data_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1, Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2)
	begin
		Pipeline_BitArrayPipelineModule_L30F27T86_Expr <= resize(unsigned(signed(resize(Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1, Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1'length + 1)) + signed(resize(Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2, Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2'length + 1))), Pipeline_BitArrayPipelineModule_L30F27T86_Expr'length);
	end process;
	process (Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1, Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2)
	begin
		Pipeline_BitArrayPipelineModule_L35F27T46_Expr <= resize(unsigned(signed(resize(Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1, Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1'length + 1)) + signed(resize(Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2, Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2'length + 1))), Pipeline_BitArrayPipelineModule_L35F27T46_Expr'length);
	end process;
	process (Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1, Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2)
	begin
		Pipeline_BitArrayPipelineModule_L41F30T49_Expr <= resize(unsigned(signed(resize(Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1, Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1'length + 1)) + signed(resize(Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2, Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2'length + 1))), Pipeline_BitArrayPipelineModule_L41F30T49_Expr'length);
	end process;
	process (Pipeline_BitArrayPipelineModule_L30F27T86_Expr, Pipeline_BitArrayPipelineModule_L35F27T46_Expr, Pipeline_BitArrayPipelineModule_L41F30T49_Expr, Pipeline_Inputs_inData, Pipeline_Inputs_inReady, Pipeline_stage0_State_Data, Pipeline_stage0_State_IsS0Ready, Pipeline_stage0_State_Sum, Pipeline_stage1_State_Data, Pipeline_stage1_State_IsS1Ready, Pipeline_stage1_State_Sum, Pipeline_stage2_State_ready, Pipeline_stage2_State_result)
	begin
		Pipeline_stage0_NextState_IsS0Ready <= Pipeline_stage0_State_IsS0Ready;
		Pipeline_stage0_NextState_Sum <= Pipeline_stage0_State_Sum;
		Pipeline_stage0_NextState_Data(0) <= Pipeline_stage0_State_Data(0);
		Pipeline_stage0_NextState_Data(1) <= Pipeline_stage0_State_Data(1);
		Pipeline_stage0_NextState_Data(2) <= Pipeline_stage0_State_Data(2);
		Pipeline_stage0_NextState_Data(3) <= Pipeline_stage0_State_Data(3);
		Pipeline_stage0_NextState_Data(4) <= Pipeline_stage0_State_Data(4);
		Pipeline_stage0_NextState_Data(5) <= Pipeline_stage0_State_Data(5);
		Pipeline_stage0_NextState_Data(6) <= Pipeline_stage0_State_Data(6);
		Pipeline_stage0_NextState_Data(7) <= Pipeline_stage0_State_Data(7);
		Pipeline_stage1_NextState_IsS1Ready <= Pipeline_stage1_State_IsS1Ready;
		Pipeline_stage1_NextState_Sum <= Pipeline_stage1_State_Sum;
		Pipeline_stage1_NextState_Data(0) <= Pipeline_stage1_State_Data(0);
		Pipeline_stage1_NextState_Data(1) <= Pipeline_stage1_State_Data(1);
		Pipeline_stage1_NextState_Data(2) <= Pipeline_stage1_State_Data(2);
		Pipeline_stage1_NextState_Data(3) <= Pipeline_stage1_State_Data(3);
		Pipeline_stage1_NextState_Data(4) <= Pipeline_stage1_State_Data(4);
		Pipeline_stage1_NextState_Data(5) <= Pipeline_stage1_State_Data(5);
		Pipeline_stage1_NextState_Data(6) <= Pipeline_stage1_State_Data(6);
		Pipeline_stage1_NextState_Data(7) <= Pipeline_stage1_State_Data(7);
		Pipeline_stage2_NextState_ready <= Pipeline_stage2_State_ready;
		Pipeline_stage2_NextState_result <= Pipeline_stage2_State_result;
		Pipeline_stage0_NextState_IsS0Ready <= Pipeline_Inputs_inReady;
		Pipeline_stage0_NextState_Sum <= Pipeline_BitArrayPipelineModule_L30F27T86_Expr(8 downto 0);
		Pipeline_stage0_NextState_Data(0) <= Pipeline_Inputs_inData(0);
		Pipeline_stage0_NextState_Data(1) <= Pipeline_Inputs_inData(1);
		Pipeline_stage0_NextState_Data(2) <= Pipeline_Inputs_inData(2);
		Pipeline_stage0_NextState_Data(3) <= Pipeline_Inputs_inData(3);
		Pipeline_stage0_NextState_Data(4) <= Pipeline_Inputs_inData(4);
		Pipeline_stage0_NextState_Data(5) <= Pipeline_Inputs_inData(5);
		Pipeline_stage0_NextState_Data(6) <= Pipeline_Inputs_inData(6);
		Pipeline_stage0_NextState_Data(7) <= Pipeline_Inputs_inData(7);
		Pipeline_stage1_NextState_IsS1Ready <= Pipeline_stage0_State_IsS0Ready;
		Pipeline_stage1_NextState_Sum <= Pipeline_BitArrayPipelineModule_L35F27T46_Expr(9 downto 0);
		Pipeline_stage1_NextState_Data(0) <= Pipeline_stage0_State_Data(0);
		Pipeline_stage1_NextState_Data(1) <= Pipeline_stage0_State_Data(1);
		Pipeline_stage1_NextState_Data(2) <= Pipeline_stage0_State_Data(2);
		Pipeline_stage1_NextState_Data(3) <= Pipeline_stage0_State_Data(3);
		Pipeline_stage1_NextState_Data(4) <= Pipeline_stage0_State_Data(4);
		Pipeline_stage1_NextState_Data(5) <= Pipeline_stage0_State_Data(5);
		Pipeline_stage1_NextState_Data(6) <= Pipeline_stage0_State_Data(6);
		Pipeline_stage1_NextState_Data(7) <= Pipeline_stage0_State_Data(7);
		Pipeline_stage2_NextState_ready <= Pipeline_stage1_State_IsS1Ready;
		Pipeline_stage2_NextState_result <= Pipeline_BitArrayPipelineModule_L41F30T49_Expr(10 downto 0);
	end process;
	process (inData0, inData1, inData2, inData3, inData4, inData5, inData6, inData7, Inputs_inData, Inputs_inReady, inReady, Pipeline_Inputs_inData, Pipeline_stage0_State_Data, Pipeline_stage0_State_Sum, Pipeline_stage1_State_Data, Pipeline_stage1_State_Sum, Pipeline_stage2_NextState_ready, Pipeline_stage2_NextState_result, Pipeline_stage2_State_ready, Pipeline_stage2_State_result, Pipeline_State_ready, Pipeline_State_result)
	begin
		Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1(9 downto 8) <= (others => '0');
		Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1(7 downto 0) <= signed(Pipeline_Inputs_inData(0));
		Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2(9 downto 8) <= (others => '0');
		Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2(7 downto 0) <= signed(Pipeline_Inputs_inData(1));
		Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1(10 downto 9) <= (others => '0');
		Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1(8 downto 0) <= signed(Pipeline_stage0_State_Sum);
		Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2(10 downto 8) <= (others => '0');
		Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2(7 downto 0) <= signed(Pipeline_stage0_State_Data(2));
		Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1(11 downto 10) <= (others => '0');
		Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1(9 downto 0) <= signed(Pipeline_stage1_State_Sum);
		Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2(11 downto 8) <= (others => '0');
		Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2(7 downto 0) <= signed(Pipeline_stage1_State_Data(3));
		Inputs_inReady <= inReady;
		Inputs_inData(0) <= inData0;
		Inputs_inData(1) <= inData1;
		Inputs_inData(2) <= inData2;
		Inputs_inData(3) <= inData3;
		Inputs_inData(4) <= inData4;
		Inputs_inData(5) <= inData5;
		Inputs_inData(6) <= inData6;
		Inputs_inData(7) <= inData7;
		Pipeline_State_ready <= Pipeline_stage2_State_ready;
		Pipeline_State_result <= Pipeline_stage2_State_result;
		Pipeline_NextState_ready <= Pipeline_stage2_NextState_ready;
		Pipeline_NextState_result <= Pipeline_stage2_NextState_result;
		outReady <= Pipeline_State_ready;
		outResult(15 downto 11) <= (others => '0');
		outResult(10 downto 0) <= Pipeline_State_result;
		outBitArray <= Pipeline_State_result;
		Pipeline_Inputs_inReady <= Inputs_inReady;
		Pipeline_Inputs_inData(0) <= Inputs_inData(0);
		Pipeline_Inputs_inData(1) <= Inputs_inData(1);
		Pipeline_Inputs_inData(2) <= Inputs_inData(2);
		Pipeline_Inputs_inData(3) <= Inputs_inData(3);
		Pipeline_Inputs_inData(4) <= Inputs_inData(4);
		Pipeline_Inputs_inData(5) <= Inputs_inData(5);
		Pipeline_Inputs_inData(6) <= Inputs_inData(6);
		Pipeline_Inputs_inData(7) <= Inputs_inData(7);
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
