###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-03.ucsd.edu)
#  Generated on:      Wed Mar 22 04:23:41 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[5]                        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_1__5_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.798
= Slack Time                   -1.998
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.411
     = Beginpoint Arrival Time       2.411
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                          |                  |         |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_1__5_      | CP ^             |         |       |   2.411 |    0.413 | 
     | normalizer_inst/div_out_1_reg_1__5_      | CP ^ -> Q ^      | DFQD1   | 0.135 |   2.547 |    0.548 | 
     | normalizer_inst/FE_PSBC2606_div_out_1_16 | I ^ -> Z ^       | CKBD4   | 0.063 |   2.609 |    0.611 | 
     | normalizer_inst/FE_RC_3115_0             | A2 ^ -> ZN v     | ND2D4   | 0.035 |   2.645 |    0.646 | 
     | normalizer_inst/FE_RC_3114_0             | B v -> ZN ^      | IOA21D4 | 0.026 |   2.671 |    0.673 | 
     | FE_PSC2958_psum_norm_1_5                 | I ^ -> Z ^       | BUFFD6  | 0.099 |   2.770 |    0.771 | 
     |                                          | psum_norm_1[5] ^ |         | 0.029 |   2.798 |    0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[2]                        (^) checked with  leading 
edge of 'clk2'
Beginpoint: normalizer_inst/div_out_2_reg_0__2_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.794
= Slack Time                   -1.994
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.411
     = Beginpoint Arrival Time       2.411
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                     |                  |         |       |  Time   |   Time   | 
     |-------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__2_ | CP ^             |         |       |   2.411 |    0.416 | 
     | normalizer_inst/div_out_2_reg_0__2_ | CP ^ -> Q ^      | DFQD1   | 0.150 |   2.561 |    0.567 | 
     | normalizer_inst/U12821              | A1 ^ -> ZN v     | ND2D1   | 0.059 |   2.620 |    0.626 | 
     | normalizer_inst/U12822              | B v -> ZN ^      | IOA21D2 | 0.046 |   2.666 |    0.671 | 
     | FE_PSBC2608_psum_norm_2_2           | I ^ -> ZN v      | CKND4   | 0.033 |   2.699 |    0.704 | 
     | FE_PSBC2607_psum_norm_2_2           | I v -> ZN ^      | CKND6   | 0.093 |   2.792 |    0.797 | 
     |                                     | psum_norm_2[2] ^ |         | 0.003 |   2.794 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[0]                        (^) checked with  leading 
edge of 'clk2'
Beginpoint: normalizer_inst/div_out_2_reg_0__0_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.788
= Slack Time                   -1.988
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.411
     = Beginpoint Arrival Time       2.411
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                     |                  |         |       |  Time   |   Time   | 
     |-------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__0_ | CP ^             |         |       |   2.411 |    0.422 | 
     | normalizer_inst/div_out_2_reg_0__0_ | CP ^ -> Q ^      | DFQD1   | 0.157 |   2.568 |    0.579 | 
     | normalizer_inst/U8838               | A2 ^ -> ZN v     | ND2D1   | 0.057 |   2.625 |    0.636 | 
     | normalizer_inst/U12800              | B v -> ZN ^      | IOA21D2 | 0.034 |   2.658 |    0.670 | 
     | FE_PSBC2605_psum_norm_2_0           | I ^ -> ZN v      | INVD2   | 0.038 |   2.697 |    0.709 | 
     | FE_PSBC2604_psum_norm_2_0           | I v -> ZN ^      | INVD6   | 0.089 |   2.786 |    0.798 | 
     |                                     | psum_norm_2[0] ^ |         | 0.002 |   2.788 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[4]                        (v) checked with  leading 
edge of 'clk2'
Beginpoint: normalizer_inst/div_out_2_reg_0__4_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.787
= Slack Time                   -1.987
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.411
     = Beginpoint Arrival Time       2.411
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                     |                  |         |       |  Time   |   Time   | 
     |-------------------------------------+------------------+---------+-------+---------+----------| 
     | normalizer_inst/div_out_2_reg_0__4_ | CP ^             |         |       |   2.411 |    0.424 | 
     | normalizer_inst/div_out_2_reg_0__4_ | CP ^ -> Q v      | DFQD1   | 0.163 |   2.574 |    0.587 | 
     | normalizer_inst/U12793              | A2 v -> ZN ^     | ND2D1   | 0.065 |   2.639 |    0.652 | 
     | normalizer_inst/U12794              | B ^ -> ZN v      | IOA21D4 | 0.127 |   2.765 |    0.778 | 
     |                                     | psum_norm_2[4] v |         | 0.022 |   2.787 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_1[0]                        (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/div_out_1_reg_0__0_/Q (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.782
= Slack Time                   -1.982
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.461
     = Beginpoint Arrival Time       2.461
     +----------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                     |                  |        |       |  Time   |   Time   | 
     |-------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/div_out_1_reg_0__0_ | CP ^             |        |       |   2.461 |    0.479 | 
     | normalizer_inst/div_out_1_reg_0__0_ | CP ^ -> Q v      | DFQD1  | 0.159 |   2.620 |    0.638 | 
     | normalizer_inst/FE_RC_3120_0        | B2 v -> Z v      | AO22D4 | 0.143 |   2.763 |    0.781 | 
     |                                     | psum_norm_1[0] v |        | 0.019 |   2.782 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 

