{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661883894248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661883894248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 15:24:54 2022 " "Processing started: Tue Aug 30 15:24:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661883894248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661883894248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula2 -c Aula2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula2 -c Aula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661883894248 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661883894530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aula2 " "Found entity 1: Aula2" {  } { { "Aula2.v" "" { Text "C:/altera/13.0/aula2/Aula2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661883894561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661883894561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BC_elevador.v(13) " "Verilog HDL information at BC_elevador.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "BC_elevador.v" "" { Text "C:/altera/13.0/aula2/BC_elevador.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1661883894561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file bc_elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 BC_elevador " "Found entity 1: BC_elevador" {  } { { "BC_elevador.v" "" { Text "C:/altera/13.0/aula2/BC_elevador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661883894561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661883894561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostra_andar.v 1 1 " "Found 1 design units, including 1 entities, in source file mostra_andar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mostra_andar " "Found entity 1: mostra_andar" {  } { { "mostra_andar.v" "" { Text "C:/altera/13.0/aula2/mostra_andar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661883894576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661883894576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostra_destino.v 1 1 " "Found 1 design units, including 1 entities, in source file mostra_destino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mostra_destino " "Found entity 1: mostra_destino" {  } { { "mostra_destino.v" "" { Text "C:/altera/13.0/aula2/mostra_destino.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661883894576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661883894576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula2 " "Elaborating entity \"Aula2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661883894608 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..1\] Aula2.v(12) " "Output port \"LEDR\[7..1\]\" at Aula2.v(12) has no driver" {  } { { "Aula2.v" "" { Text "C:/altera/13.0/aula2/Aula2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661883894608 "|Aula2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC_elevador BC_elevador:joao " "Elaborating entity \"BC_elevador\" for hierarchy \"BC_elevador:joao\"" {  } { { "Aula2.v" "joao" { Text "C:/altera/13.0/aula2/Aula2.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661883894613 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "de BC_elevador.v(10) " "Verilog HDL error at BC_elevador.v(10): variable \"de\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "BC_elevador.v" "" { Text "C:/altera/13.0/aula2/BC_elevador.v" 10 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1661883894613 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BC_elevador:joao " "Can't elaborate user hierarchy \"BC_elevador:joao\"" {  } { { "Aula2.v" "joao" { Text "C:/altera/13.0/aula2/Aula2.v" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661883894613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/aula2/output_files/Aula2.map.smsg " "Generated suppressed messages file C:/altera/13.0/aula2/output_files/Aula2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1661883894629 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661883894691 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 30 15:24:54 2022 " "Processing ended: Tue Aug 30 15:24:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661883894691 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661883894691 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661883894691 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661883894691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661883894248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661883894248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 15:24:54 2022 " "Processing started: Tue Aug 30 15:24:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661883894248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661883894248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula2 -c Aula2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula2 -c Aula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661883894248 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661883894530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aula2 " "Found entity 1: Aula2" {  } { { "Aula2.v" "" { Text "C:/altera/13.0/aula2/Aula2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661883894561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661883894561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BC_elevador.v(13) " "Verilog HDL information at BC_elevador.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "BC_elevador.v" "" { Text "C:/altera/13.0/aula2/BC_elevador.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1661883894561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file bc_elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 BC_elevador " "Found entity 1: BC_elevador" {  } { { "BC_elevador.v" "" { Text "C:/altera/13.0/aula2/BC_elevador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661883894561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661883894561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostra_andar.v 1 1 " "Found 1 design units, including 1 entities, in source file mostra_andar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mostra_andar " "Found entity 1: mostra_andar" {  } { { "mostra_andar.v" "" { Text "C:/altera/13.0/aula2/mostra_andar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661883894576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661883894576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostra_destino.v 1 1 " "Found 1 design units, including 1 entities, in source file mostra_destino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mostra_destino " "Found entity 1: mostra_destino" {  } { { "mostra_destino.v" "" { Text "C:/altera/13.0/aula2/mostra_destino.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661883894576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661883894576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula2 " "Elaborating entity \"Aula2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661883894608 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..1\] Aula2.v(12) " "Output port \"LEDR\[7..1\]\" at Aula2.v(12) has no driver" {  } { { "Aula2.v" "" { Text "C:/altera/13.0/aula2/Aula2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661883894608 "|Aula2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC_elevador BC_elevador:joao " "Elaborating entity \"BC_elevador\" for hierarchy \"BC_elevador:joao\"" {  } { { "Aula2.v" "joao" { Text "C:/altera/13.0/aula2/Aula2.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661883894613 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "de BC_elevador.v(10) " "Verilog HDL error at BC_elevador.v(10): variable \"de\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "BC_elevador.v" "" { Text "C:/altera/13.0/aula2/BC_elevador.v" 10 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1661883894613 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BC_elevador:joao " "Can't elaborate user hierarchy \"BC_elevador:joao\"" {  } { { "Aula2.v" "joao" { Text "C:/altera/13.0/aula2/Aula2.v" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661883894613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/aula2/output_files/Aula2.map.smsg " "Generated suppressed messages file C:/altera/13.0/aula2/output_files/Aula2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1661883894629 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661883894691 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 30 15:24:54 2022 " "Processing ended: Tue Aug 30 15:24:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661883894691 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661883894691 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661883894691 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661883894691 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661883895285 ""}
