Analysis & Synthesis report for AlgoritmosBusqueda
Thu Nov 25 09:29:40 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopModule|FuerzaBruta:algo_2|FSM:control|state
 11. State Machine - |TopModule|KMP:algo_1|FSMKMP:fsm|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Source assignments for KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated
 16. Source assignments for KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated
 17. Source assignments for FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated
 18. Source assignments for FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated
 19. Parameter Settings for User Entity Instance: KMP:algo_1|Comparator:finTexto
 20. Parameter Settings for User Entity Instance: KMP:algo_1|Comparator:letraIgual
 21. Parameter Settings for User Entity Instance: KMP:algo_1|Comparator:FinPatron
 22. Parameter Settings for User Entity Instance: KMP:algo_1|Counter2:contador_instancias
 23. Parameter Settings for User Entity Instance: KMP:algo_1|Comparator:menor
 24. Parameter Settings for User Entity Instance: KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: KMP:algo_1|Counter2:contador_patron
 26. Parameter Settings for User Entity Instance: KMP:algo_1|example:exampleText|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: KMP:algo_1|counterCopy:contador_text
 28. Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Comparator:finTexto
 29. Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Comparator:letraIgual
 30. Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Comparator:finPatron
 31. Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Counter2:contador_instancias
 32. Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Counter2:contador_patron
 34. Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|counterCopy:contador_text
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "FuerzaBruta:algo_2|Counter2:contador_patron"
 38. Port Connectivity Checks: "FuerzaBruta:algo_2|Comparator:finPatron"
 39. Port Connectivity Checks: "FuerzaBruta:algo_2|Comparator:finTexto"
 40. Port Connectivity Checks: "FuerzaBruta:algo_2|FSM:control"
 41. Port Connectivity Checks: "KMP:algo_1|Counter2:contador_patron"
 42. Port Connectivity Checks: "KMP:algo_1|Comparator:menor"
 43. Port Connectivity Checks: "KMP:algo_1|Comparator:FinPatron"
 44. Port Connectivity Checks: "KMP:algo_1|Comparator:finTexto"
 45. Port Connectivity Checks: "KMP:algo_1|FSMKMP:fsm"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 25 09:29:39 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; AlgoritmosBusqueda                          ;
; Top-level Entity Name           ; TopModule                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 77                                          ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 177,120                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopModule          ; AlgoritmosBusqueda ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; Patron.mif                       ; yes             ; User Memory Initialization File        ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Patron.mif                  ;         ;
; rom.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v                       ;         ;
; FSM.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSM.sv                      ;         ;
; FuerzaBruta.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv              ;         ;
; Comparator.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Comparator.sv               ;         ;
; Counter2.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Counter2.sv                 ;         ;
; FSMKMP.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSMKMP.sv                   ;         ;
; KMP.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv                      ;         ;
; TopModule.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv                ;         ;
; convertDisplay.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv           ;         ;
; output_files/counterCopy.sv      ; yes             ; User SystemVerilog HDL File            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/counterCopy.sv ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_c2g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf      ;         ;
; example.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v                   ;         ;
; db/altsyncram_9mf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf      ;         ;
; example.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.mif                 ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/decode_u0a.tdf           ;         ;
; db/mux_lfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/mux_lfb.tdf              ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 68        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 130       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 4         ;
;     -- 5 input functions                    ; 16        ;
;     -- 4 input functions                    ; 48        ;
;     -- <=3 input functions                  ; 62        ;
;                                             ;           ;
; Dedicated logic registers                   ; 77        ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 177120    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 125       ;
; Total fan-out                               ; 1301      ;
; Average fan-out                             ; 4.24      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |TopModule                                   ; 130 (0)             ; 77 (0)                    ; 177120            ; 0          ; 26   ; 0            ; |TopModule                                                                                                       ; TopModule       ; work         ;
;    |FuerzaBruta:algo_2|                      ; 50 (2)              ; 39 (0)                    ; 88560             ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2                                                                                    ; FuerzaBruta     ; work         ;
;       |Comparator:finTexto|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|Comparator:finTexto                                                                ; Comparator      ; work         ;
;       |Comparator:letraIgual|                ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|Comparator:letraIgual                                                              ; Comparator      ; work         ;
;       |Counter2:contador_instancias|         ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|Counter2:contador_instancias                                                       ; Counter2        ; work         ;
;       |Counter2:contador_patron|             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|Counter2:contador_patron                                                           ; Counter2        ; work         ;
;       |FSM:control|                          ; 10 (10)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|FSM:control                                                                        ; FSM             ; work         ;
;       |counterCopy:contador_text|            ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|counterCopy:contador_text                                                          ; counterCopy     ; work         ;
;       |example:exampleText|                  ; 0 (0)               ; 2 (0)                     ; 88520             ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|example:exampleText                                                                ; example         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 2 (0)                     ; 88520             ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_9mf1:auto_generated| ; 0 (0)               ; 2 (2)                     ; 88520             ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated ; altsyncram_9mf1 ; work         ;
;       |rom:patron_mem|                       ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|rom:patron_mem                                                                     ; rom             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component                                     ; altsyncram      ; work         ;
;             |altsyncram_c2g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |TopModule|FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated      ; altsyncram_c2g1 ; work         ;
;    |KMP:algo_1|                              ; 50 (2)              ; 38 (0)                    ; 88560             ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1                                                                                            ; KMP             ; work         ;
;       |Comparator:finTexto|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|Comparator:finTexto                                                                        ; Comparator      ; work         ;
;       |Comparator:letraIgual|                ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|Comparator:letraIgual                                                                      ; Comparator      ; work         ;
;       |Counter2:contador_instancias|         ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|Counter2:contador_instancias                                                               ; Counter2        ; work         ;
;       |Counter2:contador_patron|             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|Counter2:contador_patron                                                                   ; Counter2        ; work         ;
;       |FSMKMP:fsm|                           ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|FSMKMP:fsm                                                                                 ; FSMKMP          ; work         ;
;       |counterCopy:contador_text|            ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|counterCopy:contador_text                                                                  ; counterCopy     ; work         ;
;       |example:exampleText|                  ; 0 (0)               ; 2 (0)                     ; 88520             ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|example:exampleText                                                                        ; example         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 2 (0)                     ; 88520             ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|example:exampleText|altsyncram:altsyncram_component                                        ; altsyncram      ; work         ;
;             |altsyncram_9mf1:auto_generated| ; 0 (0)               ; 2 (2)                     ; 88520             ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated         ; altsyncram_9mf1 ; work         ;
;       |rom:patron_mem|                       ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|rom:patron_mem                                                                             ; rom             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component                                             ; altsyncram      ; work         ;
;             |altsyncram_c2g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |TopModule|KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated              ; altsyncram_c2g1 ; work         ;
;    |convertDisplay:instanciaFB|              ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|convertDisplay:instanciaFB                                                                            ; convertDisplay  ; work         ;
;    |convertDisplay:instanciaKMP|             ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|convertDisplay:instanciaKMP                                                                           ; convertDisplay  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+
; FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 11065        ; 8            ; --           ; --           ; 88520 ; example.mif ;
; FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 5            ; 8            ; --           ; --           ; 40    ; Patron.mif  ;
; KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 11065        ; 8            ; --           ; --           ; 88520 ; example.mif ;
; KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM  ; 5            ; 8            ; --           ; --           ; 40    ; Patron.mif  ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |TopModule|KMP:algo_1|rom:patron_mem         ; rom.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |TopModule|FuerzaBruta:algo_2|rom:patron_mem ; rom.v           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopModule|FuerzaBruta:algo_2|FSM:control|state                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1100 ; state.1011 ; state.1010 ; state.1001 ; state.1000 ; state.0000 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0111 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1011 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1100 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopModule|KMP:algo_1|FSMKMP:fsm|state                                                                                                    ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0000 ; state.0001 ; state.0010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; convertDisplay:instanciaFB|display[0]               ; convertDisplay:instanciaFB|WideOr0  ; yes                    ;
; convertDisplay:instanciaFB|display[1]               ; convertDisplay:instanciaFB|WideOr0  ; yes                    ;
; convertDisplay:instanciaFB|display[2]               ; convertDisplay:instanciaFB|WideOr0  ; yes                    ;
; convertDisplay:instanciaFB|display[3]               ; convertDisplay:instanciaFB|WideOr0  ; yes                    ;
; convertDisplay:instanciaFB|display[4]               ; convertDisplay:instanciaFB|WideOr0  ; yes                    ;
; convertDisplay:instanciaFB|display[5]               ; convertDisplay:instanciaFB|WideOr0  ; yes                    ;
; convertDisplay:instanciaFB|display[6]               ; convertDisplay:instanciaFB|WideOr0  ; yes                    ;
; convertDisplay:instanciaKMP|display[0]              ; convertDisplay:instanciaKMP|WideOr0 ; yes                    ;
; convertDisplay:instanciaKMP|display[1]              ; convertDisplay:instanciaKMP|WideOr0 ; yes                    ;
; convertDisplay:instanciaKMP|display[2]              ; convertDisplay:instanciaKMP|WideOr0 ; yes                    ;
; convertDisplay:instanciaKMP|display[3]              ; convertDisplay:instanciaKMP|WideOr0 ; yes                    ;
; convertDisplay:instanciaKMP|display[4]              ; convertDisplay:instanciaKMP|WideOr0 ; yes                    ;
; convertDisplay:instanciaKMP|display[5]              ; convertDisplay:instanciaKMP|WideOr0 ; yes                    ;
; convertDisplay:instanciaKMP|display[6]              ; convertDisplay:instanciaKMP|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 14  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------------------+----------------------------------------+
; Register name                                       ; Reason for Removal                     ;
+-----------------------------------------------------+----------------------------------------+
; FuerzaBruta:algo_2|FSM:control|state~4              ; Lost fanout                            ;
; FuerzaBruta:algo_2|FSM:control|state~5              ; Lost fanout                            ;
; FuerzaBruta:algo_2|FSM:control|state~6              ; Lost fanout                            ;
; FuerzaBruta:algo_2|FSM:control|state~7              ; Lost fanout                            ;
; KMP:algo_1|FSMKMP:fsm|state~4                       ; Lost fanout                            ;
; KMP:algo_1|FSMKMP:fsm|state~5                       ; Lost fanout                            ;
; KMP:algo_1|FSMKMP:fsm|state~6                       ; Lost fanout                            ;
; KMP:algo_1|FSMKMP:fsm|state~7                       ; Lost fanout                            ;
; FuerzaBruta:algo_2|FSM:control|state.0011           ; Stuck at GND due to stuck port data_in ;
; FuerzaBruta:algo_2|Counter2:contador_patron|Q[3..7] ; Lost fanout                            ;
; KMP:algo_1|Counter2:contador_patron|Q[3..7]         ; Lost fanout                            ;
; Total Number of Removed Registers = 19              ;                                        ;
+-----------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 77    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 73    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|Comparator:finTexto ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 14    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|Comparator:letraIgual ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|Comparator:FinPatron ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|Counter2:contador_instancias ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|Comparator:menor ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 5                    ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; Patron.mif           ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_c2g1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|Counter2:contador_patron ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|example:exampleText|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 11065                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; example.mif          ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_9mf1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KMP:algo_1|counterCopy:contador_text ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 14    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Comparator:finTexto ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 14    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Comparator:letraIgual ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Comparator:finPatron ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Counter2:contador_instancias ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 5                    ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; Patron.mif           ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_c2g1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|Counter2:contador_patron ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 11065                ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; example.mif          ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_9mf1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FuerzaBruta:algo_2|counterCopy:contador_text ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 14    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                      ;
; Entity Instance                           ; KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 5                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; KMP:algo_1|example:exampleText|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 11065                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; FuerzaBruta:algo_2|rom:patron_mem|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 5                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; FuerzaBruta:algo_2|example:exampleText|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 11065                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuerzaBruta:algo_2|Counter2:contador_patron"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "Q[7..3]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "FuerzaBruta:algo_2|Comparator:finPatron" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; A[1..0] ; Input ; Info     ; Stuck at GND                           ;
; A[2]    ; Input ; Info     ; Stuck at VCC                           ;
+---------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FuerzaBruta:algo_2|Comparator:finTexto" ;
+---------+-------+----------+---------------------------------------+
; Port    ; Type  ; Severity ; Details                               ;
+---------+-------+----------+---------------------------------------+
; A[9..8] ; Input ; Info     ; Stuck at VCC                          ;
; A[5..3] ; Input ; Info     ; Stuck at VCC                          ;
; A[7..6] ; Input ; Info     ; Stuck at GND                          ;
; A[2..0] ; Input ; Info     ; Stuck at GND                          ;
; A[13]   ; Input ; Info     ; Stuck at VCC                          ;
; A[12]   ; Input ; Info     ; Stuck at GND                          ;
; A[11]   ; Input ; Info     ; Stuck at VCC                          ;
; A[10]   ; Input ; Info     ; Stuck at GND                          ;
+---------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FuerzaBruta:algo_2|FSM:control"                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; set_Iniciales ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sumatexto     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; actual_state  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KMP:algo_1|Counter2:contador_patron"                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (3 bits) it drives; bit(s) "Q[7..3]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "KMP:algo_1|Comparator:menor" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; A    ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "KMP:algo_1|Comparator:FinPatron" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; A[1..0] ; Input ; Info     ; Stuck at GND                   ;
; A[2]    ; Input ; Info     ; Stuck at VCC                   ;
+---------+-------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "KMP:algo_1|Comparator:finTexto" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; A[9..8] ; Input ; Info     ; Stuck at VCC                  ;
; A[5..3] ; Input ; Info     ; Stuck at VCC                  ;
; A[7..6] ; Input ; Info     ; Stuck at GND                  ;
; A[2..0] ; Input ; Info     ; Stuck at GND                  ;
; A[13]   ; Input ; Info     ; Stuck at VCC                  ;
; A[12]   ; Input ; Info     ; Stuck at GND                  ;
; A[11]   ; Input ; Info     ; Stuck at VCC                  ;
; A[10]   ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KMP:algo_1|FSMKMP:fsm"                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; actual_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 77                          ;
;     CLR               ; 23                          ;
;     ENA CLR           ; 50                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 130                         ;
;     arith             ; 46                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 8                           ;
;     normal            ; 84                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 16                          ;
;         6 data inputs ; 4                           ;
; boundary_port         ; 26                          ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 2.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 25 09:28:02 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_tb.sv
    Info (12023): Found entity 1: rom_tb File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file text_rom.v
    Info (12023): Found entity 1: text_rom File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fsm.sv
    Info (12023): Found entity 1: FSM File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fuerzabruta.sv
    Info (12023): Found entity 1: FuerzaBruta File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: Comparator File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter2.sv
    Info (12023): Found entity 1: Counter2 File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Counter2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fuerzabruta_tb.sv
    Info (12023): Found entity 1: FuerzaBruta_tb File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file greaterathanb.sv
    Info (12023): Found entity 1: GreaterAThanB File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/GreaterAThanB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsmkmp.sv
    Info (12023): Found entity 1: FSMKMP File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSMKMP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file kmp.sv
    Info (12023): Found entity 1: KMP File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.sv
    Info (12023): Found entity 1: TopModule File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file topmodule_tb.sv
    Info (12023): Found entity 1: TopModule_tb File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file convertdisplay.sv
    Info (12023): Found entity 1: convertDisplay File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/countercopy.sv
    Info (12023): Found entity 1: counterCopy File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/counterCopy.sv Line: 1
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Info (12128): Elaborating entity "KMP" for hierarchy "KMP:algo_1" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv Line: 25
Info (12128): Elaborating entity "FSMKMP" for hierarchy "KMP:algo_1|FSMKMP:fsm" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 18
Info (12128): Elaborating entity "Comparator" for hierarchy "KMP:algo_1|Comparator:finTexto" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 21
Info (12128): Elaborating entity "Comparator" for hierarchy "KMP:algo_1|Comparator:letraIgual" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 23
Info (12128): Elaborating entity "Comparator" for hierarchy "KMP:algo_1|Comparator:FinPatron" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 25
Info (12128): Elaborating entity "Counter2" for hierarchy "KMP:algo_1|Counter2:contador_instancias" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 27
Info (12128): Elaborating entity "rom" for hierarchy "KMP:algo_1|rom:patron_mem" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v Line: 82
Info (12133): Instantiated megafunction "KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Patron.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2g1.tdf
    Info (12023): Found entity 1: altsyncram_c2g1 File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c2g1" for hierarchy "KMP:algo_1|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file example.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: example File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v Line: 40
Info (12128): Elaborating entity "example" for hierarchy "KMP:algo_1|example:exampleText" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v Line: 82
Info (12130): Elaborated megafunction instantiation "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v Line: 82
Info (12133): Instantiated megafunction "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "example.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "11065"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9mf1.tdf
    Info (12023): Found entity 1: altsyncram_9mf1 File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_9mf1" for hierarchy "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|decode_u0a:rden_decode" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "KMP:algo_1|example:exampleText|altsyncram:altsyncram_component|altsyncram_9mf1:auto_generated|mux_lfb:mux2" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf Line: 42
Info (12128): Elaborating entity "counterCopy" for hierarchy "KMP:algo_1|counterCopy:contador_text" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv Line: 38
Info (12128): Elaborating entity "FuerzaBruta" for hierarchy "FuerzaBruta:algo_2" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv Line: 26
Info (12128): Elaborating entity "FSM" for hierarchy "FuerzaBruta:algo_2|FSM:control" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv Line: 17
Info (12128): Elaborating entity "convertDisplay" for hierarchy "convertDisplay:instanciaKMP" File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv Line: 29
Warning (10270): Verilog HDL Case Statement warning at convertDisplay.sv(5): incomplete case statement has no default case item File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at convertDisplay.sv(5): inferring latch(es) for variable "display", which holds its previous value in one or more paths through the always construct File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Info (10041): Inferred latch for "display[0]" at convertDisplay.sv(5) File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Info (10041): Inferred latch for "display[1]" at convertDisplay.sv(5) File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Info (10041): Inferred latch for "display[2]" at convertDisplay.sv(5) File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Info (10041): Inferred latch for "display[3]" at convertDisplay.sv(5) File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Info (10041): Inferred latch for "display[4]" at convertDisplay.sv(5) File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Info (10041): Inferred latch for "display[5]" at convertDisplay.sv(5) File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Info (10041): Inferred latch for "display[6]" at convertDisplay.sv(5) File: C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv Line: 5
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 212 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 138 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Thu Nov 25 09:29:40 2021
    Info: Elapsed time: 00:01:38
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.map.smsg.


