git clone --depth 1 --no-tags https://github.com/Laxer3a/libVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/208603716
git clone --depth 1 --no-tags https://github.com/maallyn/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/204357492
git clone --depth 1 --no-tags https://github.com/ElectronAsh/CPS1_MiSTer-master.git f:/verilog_sva_gh_scraper/data/full_repos/207111076
git clone --depth 1 --no-tags https://github.com/bigdot123456/wasmFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/202080108
git clone --depth 1 --no-tags https://github.com/andrsmllr/tang_primer_devbrd.git f:/verilog_sva_gh_scraper/data/full_repos/205919221
git clone --depth 1 --no-tags https://github.com/thisimon/Friet.git f:/verilog_sva_gh_scraper/data/full_repos/206746055
git clone --depth 1 --no-tags https://github.com/MUrielleMU/single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/206748120
git clone --depth 1 --no-tags https://github.com/philpem/acorn_postbox.git f:/verilog_sva_gh_scraper/data/full_repos/197289583
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-Druaga.git f:/verilog_sva_gh_scraper/data/full_repos/210059384
git clone --depth 1 --no-tags https://github.com/yasnakateb/MIPSProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/201965197
git clone --depth 1 --no-tags https://github.com/mircomannino/RISC-V-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/202157088
git clone --depth 1 --no-tags https://github.com/hitwh-nscscc/hyposoc_iot.git f:/verilog_sva_gh_scraper/data/full_repos/201733064
git clone --depth 1 --no-tags https://github.com/Roboy/iceboard.git f:/verilog_sva_gh_scraper/data/full_repos/210084264
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-RallyX_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/209422257
git clone --depth 1 --no-tags https://github.com/MaxwellWjj/ADC-DAC_Drivers.git f:/verilog_sva_gh_scraper/data/full_repos/199268391
git clone --depth 1 --no-tags https://github.com/zan-pu/vivado-exp.git f:/verilog_sva_gh_scraper/data/full_repos/204636037
git clone --depth 1 --no-tags https://github.com/etherblade-net/EBV1_project_jun18.git f:/verilog_sva_gh_scraper/data/full_repos/198102136
git clone --depth 1 --no-tags https://github.com/jgilcas/A500-8MB-FastRAM.git f:/verilog_sva_gh_scraper/data/full_repos/197614203
git clone --depth 1 --no-tags https://github.com/tsengs0/ECC_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/201769675
git clone --depth 1 --no-tags https://github.com/ZhanLu00/Verilog-Space-Shooter.git f:/verilog_sva_gh_scraper/data/full_repos/197939589
git clone --depth 1 --no-tags https://github.com/PrayagS/MIPS_16bit.git f:/verilog_sva_gh_scraper/data/full_repos/204429213
git clone --depth 1 --no-tags https://github.com/robinsonb5/Next186_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/202023185
git clone --depth 1 --no-tags https://github.com/Miladrzh/verilog-carry-lookahead-adder.git f:/verilog_sva_gh_scraper/data/full_repos/206802470
git clone --depth 1 --no-tags https://github.com/JamesUnicomb/JuFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/207209356
git clone --depth 1 --no-tags https://github.com/zhangzek/simple-2D-convenience.git f:/verilog_sva_gh_scraper/data/full_repos/206749840
git clone --depth 1 --no-tags https://github.com/anirudh-chakravarthy/Computer-Architecture-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/203357674
git clone --depth 1 --no-tags https://github.com/mongrelgem/cMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/205931224
git clone --depth 1 --no-tags https://github.com/Sciroccogti/FPGA_Metro_Ticketing.git f:/verilog_sva_gh_scraper/data/full_repos/204410271
git clone --depth 1 --no-tags https://github.com/joallace/verilog-safe.git f:/verilog_sva_gh_scraper/data/full_repos/202018566
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_fa19.git f:/verilog_sva_gh_scraper/data/full_repos/205271829
git clone --depth 1 --no-tags https://github.com/noaws/Verilog_basic.git f:/verilog_sva_gh_scraper/data/full_repos/201936717
git clone --depth 1 --no-tags https://github.com/MaxXSoft/Uranus-OOPA.git f:/verilog_sva_gh_scraper/data/full_repos/201275379
git clone --depth 1 --no-tags https://github.com/ieee-ceda-datc/RDF-2018.git f:/verilog_sva_gh_scraper/data/full_repos/200157881
git clone --depth 1 --no-tags https://github.com/kpi-keoa/kpi-computer-architecture-course.git f:/verilog_sva_gh_scraper/data/full_repos/206268790
git clone --depth 1 --no-tags https://github.com/AkshayBiju10/DCT_IDCT_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/209935805
git clone --depth 1 --no-tags https://github.com/linhaohao/link171.git f:/verilog_sva_gh_scraper/data/full_repos/208591660
git clone --depth 1 --no-tags https://github.com/ben-marshall/vanilla-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/197264840
git clone --depth 1 --no-tags https://github.com/pramodsu/DesignDriverSoC.git f:/verilog_sva_gh_scraper/data/full_repos/205371523
git clone --depth 1 --no-tags https://github.com/mehrangoli/Verilog-Benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/197356760
git clone --depth 1 --no-tags https://github.com/zhangzek/Booth_algorithm_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/208399712
git clone --depth 1 --no-tags https://github.com/MaxwellWjj/Zynq_LCD_PL.git f:/verilog_sva_gh_scraper/data/full_repos/200494085
git clone --depth 1 --no-tags https://github.com/liyichen-cly/Organization-CourseDesign.git f:/verilog_sva_gh_scraper/data/full_repos/202182295
git clone --depth 1 --no-tags https://github.com/b03901165Shih/Guided_Image_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/197943711
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-RallyX.git f:/verilog_sva_gh_scraper/data/full_repos/209231115
git clone --depth 1 --no-tags https://github.com/amitabhyadav/q-pipeline-experimental.git f:/verilog_sva_gh_scraper/data/full_repos/203063855
git clone --depth 1 --no-tags https://github.com/erikmfox/FPGALicensePlateRecognition.git f:/verilog_sva_gh_scraper/data/full_repos/200921266
git clone --depth 1 --no-tags https://github.com/jihandong/openmips32.git f:/verilog_sva_gh_scraper/data/full_repos/206785449
git clone --depth 1 --no-tags https://github.com/ZYHowell/Illustrious.git f:/verilog_sva_gh_scraper/data/full_repos/207558237
git clone --depth 1 --no-tags https://github.com/Bevis0721/Vivado-fpu-on-sea-s7.git f:/verilog_sva_gh_scraper/data/full_repos/206914874
git clone --depth 1 --no-tags https://github.com/wonjsohn/stdp_synaptic_competition.git f:/verilog_sva_gh_scraper/data/full_repos/202302003
git clone --depth 1 --no-tags https://github.com/yasnakateb/WMController.git f:/verilog_sva_gh_scraper/data/full_repos/207359241
git clone --depth 1 --no-tags https://github.com/swjtu-mxb/vivado-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/200811047
git clone --depth 1 --no-tags https://github.com/m4j0rt0m/axi-lite_uart-ipcore.git f:/verilog_sva_gh_scraper/data/full_repos/207209432
git clone --depth 1 --no-tags https://github.com/thecurryspice/cacheController.git f:/verilog_sva_gh_scraper/data/full_repos/207573878
git clone --depth 1 --no-tags https://github.com/DeamonYang/jpeg_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/209748902
git clone --depth 1 --no-tags https://github.com/Yvan-xy/Sirius.git f:/verilog_sva_gh_scraper/data/full_repos/205846669
git clone --depth 1 --no-tags https://github.com/HaoLuo2627/whack_a_mole.git f:/verilog_sva_gh_scraper/data/full_repos/199890998
git clone --depth 1 --no-tags https://github.com/MeloYang05/CUHK-CSC3050-Project.git f:/verilog_sva_gh_scraper/data/full_repos/204829368
git clone --depth 1 --no-tags https://github.com/scarv/scarv-soc.git f:/verilog_sva_gh_scraper/data/full_repos/201224775
git clone --depth 1 --no-tags https://github.com/cquca/csco_book_codes.git f:/verilog_sva_gh_scraper/data/full_repos/201025648
git clone --depth 1 --no-tags https://github.com/vassilas/High-Speed-Recursive-Ling-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/205515831
git clone --depth 1 --no-tags https://github.com/Limaomao821/selfmade_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/203947611
git clone --depth 1 --no-tags https://github.com/qzshi97/CNN.git f:/verilog_sva_gh_scraper/data/full_repos/207556011
git clone --depth 1 --no-tags https://github.com/Affanmir/-single-cycle-RISC-V-processor-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/205409920
git clone --depth 1 --no-tags https://github.com/RazeNaan/MIPS_Pipelining_Matrix_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/198160253
git clone --depth 1 --no-tags https://github.com/gnodipac886/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/208964098
git clone --depth 1 --no-tags https://github.com/thinkpiece/ETRI-SW-SoC-base.git f:/verilog_sva_gh_scraper/data/full_repos/202032771
git clone --depth 1 --no-tags https://github.com/8BitApple/VerilogSnake.git f:/verilog_sva_gh_scraper/data/full_repos/200735377
git clone --depth 1 --no-tags https://github.com/Eric-Ma-7/SaintPU.git f:/verilog_sva_gh_scraper/data/full_repos/209754226
git clone --depth 1 --no-tags https://github.com/dh73/benchmark-sbx.git f:/verilog_sva_gh_scraper/data/full_repos/204950883
git clone --depth 1 --no-tags https://github.com/yib1212/Biped-robot.git f:/verilog_sva_gh_scraper/data/full_repos/206432505
git clone --depth 1 --no-tags https://github.com/kdyke/65xx.git f:/verilog_sva_gh_scraper/data/full_repos/206710036
git clone --depth 1 --no-tags https://github.com/CarlosShiu/Pynq-Respeaker-DOA-Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/197516591
git clone --depth 1 --no-tags https://github.com/zhangzek/Sync_and_Asyn_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/206736937
git clone --depth 1 --no-tags https://github.com/andrsmllr/crappy_max_ii_devbrd.git f:/verilog_sva_gh_scraper/data/full_repos/206547749
git clone --depth 1 --no-tags https://github.com/ArneSchwettmann/MicrowaveSource.git f:/verilog_sva_gh_scraper/data/full_repos/209408733
git clone --depth 1 --no-tags https://github.com/OIdiotLin/HDLBits-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/207564154
git clone --depth 1 --no-tags https://github.com/prashanthmypadi/rtc.git f:/verilog_sva_gh_scraper/data/full_repos/198689007
git clone --depth 1 --no-tags https://github.com/timdyh/BUAA-CO-2018.git f:/verilog_sva_gh_scraper/data/full_repos/205182491
git clone --depth 1 --no-tags https://github.com/SokolovRV/FPGAVectorControl.git f:/verilog_sva_gh_scraper/data/full_repos/207232514
git clone --depth 1 --no-tags https://github.com/uXeBoy/VGA1306_dazzler.git f:/verilog_sva_gh_scraper/data/full_repos/201032273
git clone --depth 1 --no-tags https://github.com/tmatos/acc-nano.git f:/verilog_sva_gh_scraper/data/full_repos/198731066
git clone --depth 1 --no-tags https://github.com/cw1997/VV-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/199129998
git clone --depth 1 --no-tags https://github.com/danchitnis/FPGA-text-overlay.git f:/verilog_sva_gh_scraper/data/full_repos/205926239
git clone --depth 1 --no-tags https://github.com/zongzeliunt/RTL_experiments.git f:/verilog_sva_gh_scraper/data/full_repos/199919325
git clone --depth 1 --no-tags https://github.com/kgupta1995/10ge_mac_core_ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/198120168
git clone --depth 1 --no-tags https://github.com/KausikN/BTech_VLSI_Files.git f:/verilog_sva_gh_scraper/data/full_repos/206548920
git clone --depth 1 --no-tags https://github.com/buttercutter/arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/205710835
git clone --depth 1 --no-tags https://github.com/amanshreshtha1998/haze-removal-algorithm-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/205117635
git clone --depth 1 --no-tags https://github.com/ograsdijk/StemLab.git f:/verilog_sva_gh_scraper/data/full_repos/199077628
git clone --depth 1 --no-tags https://github.com/A-Chidalu/LabsEECS2021.git f:/verilog_sva_gh_scraper/data/full_repos/208867403
git clone --depth 1 --no-tags https://github.com/Junglecuber/ZUC-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/201736245
git clone --depth 1 --no-tags https://github.com/RasheedKibria/8-Bit-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/206720283
git clone --depth 1 --no-tags https://github.com/16oh4/RISC16BitProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/202193483
git clone --depth 1 --no-tags https://github.com/drivertrain/ALUNeedIsLove.git f:/verilog_sva_gh_scraper/data/full_repos/210194440
git clone --depth 1 --no-tags https://github.com/MasterJH5574/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/209947427
git clone --depth 1 --no-tags https://github.com/Shrajan/Verilog-Servo-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/200371099
git clone --depth 1 --no-tags https://github.com/maswx/linux_verilog_environment_setup_guide.git f:/verilog_sva_gh_scraper/data/full_repos/210001490
git clone --depth 1 --no-tags https://github.com/yasnakateb/FIFOMemory.git f:/verilog_sva_gh_scraper/data/full_repos/202807098
git clone --depth 1 --no-tags https://github.com/raysant/single-cycle-risc-processor.git f:/verilog_sva_gh_scraper/data/full_repos/203068152
