<stg><name>export_output_buffer_c1_Pipeline_BW2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %trunc_ln67_mid2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln67_mid2

]]></Node>
<StgValue><ssdm name="trunc_ln67_mid2_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %sub_ln72_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln72_1

]]></Node>
<StgValue><ssdm name="sub_ln72_1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %w_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.1.i:0 %w = load i8 %w_1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.1.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.i:2 %icmp_ln70 = icmp_eq  i8 %w, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.i:3 %add_ln70 = add i8 %w, i8 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1.i:4 %br_ln70 = br i1 %icmp_ln70, void %for.inc.1.i.split, void %for.inc13.1.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="8">
<![CDATA[
for.inc.1.i.split:0 %zext_ln72 = zext i8 %w

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.1.i.split:1 %add_ln72 = add i12 %sub_ln72_1_read, i12 %zext_ln72

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="12">
<![CDATA[
for.inc.1.i.split:2 %zext_ln72_2 = zext i12 %add_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.i.split:11 %speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln70"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.i.split:12 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.1.i.split:13 %switch_ln72 = switch i3 %trunc_ln67_mid2_read, void %arrayidx1223.1.i.case.7, i3 0, void %arrayidx1223.1.i.case.0, i3 1, void %arrayidx1223.1.i.case.1, i3 2, void %arrayidx1223.1.i.case.2, i3 3, void %arrayidx1223.1.i.case.3, i3 4, void %arrayidx1223.1.i.case.4, i3 5, void %arrayidx1223.1.i.case.5, i3 6, void %arrayidx1223.1.i.case.6

]]></Node>
<StgValue><ssdm name="switch_ln72"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1223.1.i.case.6:0 %store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.case.6:1 %br_ln72 = br void %arrayidx1223.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1223.1.i.case.5:0 %store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.case.5:1 %br_ln72 = br void %arrayidx1223.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1223.1.i.case.4:0 %store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.case.4:1 %br_ln72 = br void %arrayidx1223.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1223.1.i.case.3:0 %store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.case.3:1 %br_ln72 = br void %arrayidx1223.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1223.1.i.case.2:0 %store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.case.2:1 %br_ln72 = br void %arrayidx1223.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1223.1.i.case.1:0 %store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.case.1:1 %br_ln72 = br void %arrayidx1223.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1223.1.i.case.0:0 %store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.case.0:1 %br_ln72 = br void %arrayidx1223.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1223.1.i.case.7:0 %store_ln72 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="trunc_ln67_mid2_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.case.7:1 %br_ln72 = br void %arrayidx1223.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1223.1.i.exit:0 %store_ln70 = store i8 %add_ln70, i8 %w_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.exit:1 %br_ln70 = br void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
for.inc13.1.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="sub_ln72_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln72_1"/></StgValue>
</port>
<port id="54" name="trunc_ln67_mid2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln67_mid2"/></StgValue>
</port>
<port id="55" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="w_1" fromId="63" toId="4">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i3" to="trunc_ln67_mid2_read" fromId="65" toId="5">
</dataflow>
<dataflow id="67" from="trunc_ln67_mid2" to="trunc_ln67_mid2_read" fromId="54" toId="5">
</dataflow>
<dataflow id="69" from="_ssdm_op_Read.ap_auto.i12" to="sub_ln72_1_read" fromId="68" toId="6">
</dataflow>
<dataflow id="70" from="sub_ln72_1" to="sub_ln72_1_read" fromId="53" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="w_1" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="74" from="w_1" to="w" fromId="4" toId="9">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="84" from="p_str" to="specpipeline_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="w" to="icmp_ln70" fromId="9" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="icmp_ln70" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="w" to="add_ln70" fromId="9" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_89" to="add_ln70" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="icmp_ln70" to="br_ln70" fromId="11" toId="13">
</dataflow>
<dataflow id="92" from="w" to="zext_ln72" fromId="9" toId="14">
</dataflow>
<dataflow id="93" from="sub_ln72_1_read" to="add_ln72" fromId="6" toId="15">
</dataflow>
<dataflow id="94" from="zext_ln72" to="add_ln72" fromId="14" toId="15">
</dataflow>
<dataflow id="95" from="add_ln72" to="zext_ln72_2" fromId="15" toId="16">
</dataflow>
<dataflow id="96" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48" fromId="55" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_97" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48" fromId="97" toId="17">
</dataflow>
<dataflow id="99" from="zext_ln72_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48" fromId="16" toId="17">
</dataflow>
<dataflow id="100" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49" fromId="56" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_97" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49" fromId="97" toId="18">
</dataflow>
<dataflow id="102" from="zext_ln72_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49" fromId="16" toId="18">
</dataflow>
<dataflow id="103" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50" fromId="57" toId="19">
</dataflow>
<dataflow id="104" from="StgValue_97" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50" fromId="97" toId="19">
</dataflow>
<dataflow id="105" from="zext_ln72_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50" fromId="16" toId="19">
</dataflow>
<dataflow id="106" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51" fromId="58" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_97" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51" fromId="97" toId="20">
</dataflow>
<dataflow id="108" from="zext_ln72_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51" fromId="16" toId="20">
</dataflow>
<dataflow id="109" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52" fromId="59" toId="21">
</dataflow>
<dataflow id="110" from="StgValue_97" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52" fromId="97" toId="21">
</dataflow>
<dataflow id="111" from="zext_ln72_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52" fromId="16" toId="21">
</dataflow>
<dataflow id="112" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53" fromId="60" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_97" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53" fromId="97" toId="22">
</dataflow>
<dataflow id="114" from="zext_ln72_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53" fromId="16" toId="22">
</dataflow>
<dataflow id="115" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54" fromId="61" toId="23">
</dataflow>
<dataflow id="116" from="StgValue_97" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54" fromId="97" toId="23">
</dataflow>
<dataflow id="117" from="zext_ln72_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54" fromId="16" toId="23">
</dataflow>
<dataflow id="118" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55" fromId="62" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_97" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55" fromId="97" toId="24">
</dataflow>
<dataflow id="120" from="zext_ln72_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55" fromId="16" toId="24">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln70" fromId="121" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="speclooptripcount_ln70" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_123" to="speclooptripcount_ln70" fromId="123" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_123" to="speclooptripcount_ln70" fromId="123" toId="25">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopName" to="specloopname_ln70" fromId="127" toId="26">
</dataflow>
<dataflow id="130" from="empty_0" to="specloopname_ln70" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="trunc_ln67_mid2_read" to="switch_ln72" fromId="5" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_132" to="switch_ln72" fromId="132" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_134" to="switch_ln72" fromId="134" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_136" to="switch_ln72" fromId="136" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_138" to="switch_ln72" fromId="138" toId="27">
</dataflow>
<dataflow id="141" from="StgValue_140" to="switch_ln72" fromId="140" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_142" to="switch_ln72" fromId="142" toId="27">
</dataflow>
<dataflow id="145" from="StgValue_144" to="switch_ln72" fromId="144" toId="27">
</dataflow>
<dataflow id="147" from="StgValue_146" to="store_ln72" fromId="146" toId="28">
</dataflow>
<dataflow id="148" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54" to="store_ln72" fromId="23" toId="28">
</dataflow>
<dataflow id="149" from="StgValue_146" to="store_ln72" fromId="146" toId="30">
</dataflow>
<dataflow id="150" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53" to="store_ln72" fromId="22" toId="30">
</dataflow>
<dataflow id="151" from="StgValue_146" to="store_ln72" fromId="146" toId="32">
</dataflow>
<dataflow id="152" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52" to="store_ln72" fromId="21" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_146" to="store_ln72" fromId="146" toId="34">
</dataflow>
<dataflow id="154" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51" to="store_ln72" fromId="20" toId="34">
</dataflow>
<dataflow id="155" from="StgValue_146" to="store_ln72" fromId="146" toId="36">
</dataflow>
<dataflow id="156" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50" to="store_ln72" fromId="19" toId="36">
</dataflow>
<dataflow id="157" from="StgValue_146" to="store_ln72" fromId="146" toId="38">
</dataflow>
<dataflow id="158" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49" to="store_ln72" fromId="18" toId="38">
</dataflow>
<dataflow id="159" from="StgValue_146" to="store_ln72" fromId="146" toId="40">
</dataflow>
<dataflow id="160" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48" to="store_ln72" fromId="17" toId="40">
</dataflow>
<dataflow id="161" from="StgValue_146" to="store_ln72" fromId="146" toId="42">
</dataflow>
<dataflow id="162" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55" to="store_ln72" fromId="24" toId="42">
</dataflow>
<dataflow id="163" from="add_ln70" to="store_ln70" fromId="12" toId="44">
</dataflow>
<dataflow id="164" from="w_1" to="store_ln70" fromId="4" toId="44">
</dataflow>
<dataflow id="165" from="icmp_ln70" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="166" from="trunc_ln67_mid2_read" to="StgValue_2" fromId="5" toId="2">
</dataflow>
</dataflows>


</stg>
