

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 instances converted, 6 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@K:CKID0002       PCLK                port                   130        I2C_Core_APB3_0.trigger_seq_last
========================================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                       Explanation              
----------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       I2C_Core_APB3_0.un2_i2c_adr_to_mem     CFG2                   6          I2C_Core_APB3_0.i2c_adr_to_mem[0]     No clocks found on inputs
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

