// Seed: 3938309584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_21;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    output wor id_4,
    input wand id_5,
    input tri1 id_6,
    input wor id_7,
    output tri0 id_8,
    input uwire id_9,
    input wire id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    output tri0 id_14,
    input supply0 id_15,
    input supply1 id_16
);
  wire id_18;
  wire id_19;
  module_0(
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18,
      id_19,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_18,
      id_18,
      id_19
  );
  always force id_8 = !1;
endmodule
