VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {April 04, 2023}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.315}
    {-} {Setup} {0.334}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.931}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.997}
    {=} {Slack Time} {-1.065}
  END_SLK_CLC
  SLK -1.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.065} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.065} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.878} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {-0.107} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {0.589} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {0.590} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {0.849} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {0.855} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {1.159} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {1.167} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.194} {0.000} {0.221} {} {2.427} {1.362} {} {1} {(517.20, 994.50) (514.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.221} {0.035} {2.428} {1.363} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.356} {} {2.656} {1.591} {} {2} {(526.80, 961.50) (529.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.356} {0.065} {2.657} {1.592} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.177} {} {2.743} {1.678} {} {1} {(529.20, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.177} {0.038} {2.743} {1.678} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC21_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {2.914} {1.849} {} {3} {(522.00, 910.50) (524.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.171} {0.116} {2.916} {1.851} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.202} {0.000} {0.238} {} {3.118} {2.053} {} {2} {(594.00, 937.50) (596.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.238} {0.101} {3.121} {2.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.126} {0.000} {0.123} {} {3.246} {2.181} {} {1} {(762.00, 931.50) (764.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.123} {0.051} {3.248} {2.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.394} {} {3.544} {2.479} {} {2} {(872.40, 907.50) (874.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.394} {0.099} {3.546} {2.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.320} {0.000} {0.296} {} {3.866} {2.801} {} {2} {(850.80, 964.50) (848.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.296} {0.091} {3.867} {2.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.342} {0.000} {0.365} {} {4.209} {3.143} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.002} {0.000} {0.365} {0.102} {4.211} {3.146} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.219} {} {4.463} {3.398} {} {1} {(910.80, 937.50) (913.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.219} {0.060} {4.464} {3.398} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.350} {0.000} {0.408} {} {4.814} {3.749} {} {3} {(942.00, 931.50) (951.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.408} {0.139} {4.818} {3.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.325} {0.000} {0.264} {} {5.143} {4.078} {} {2} {(982.80, 991.50) (975.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.264} {0.093} {5.145} {4.080} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.436} {0.000} {0.494} {} {5.582} {4.516} {} {2} {(992.40, 991.50) (999.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.006} {0.000} {0.494} {0.173} {5.588} {4.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {A} {^} {Y} {^} {} {XOR2X1} {0.217} {0.000} {0.151} {} {5.805} {4.739} {} {1} {(1030.80, 931.50) (1023.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.001} {0.000} {0.151} {0.033} {5.805} {4.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.095} {0.000} {0.111} {} {5.900} {4.835} {} {1} {(994.80, 904.50) (992.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.001} {0.000} {0.111} {0.033} {5.901} {4.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.108} {} {5.996} {4.931} {} {1} {(990.00, 934.50) (987.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.108} {0.025} {5.997} {4.931} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.065} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.065} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {1.252} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.128} {0.000} {1.263} {5.581} {0.315} {1.380} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.884}
    {-} {Setup} {1.266}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.567}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.157}
    {=} {Slack Time} {-0.589}
  END_SLK_CLC
  SLK -0.589
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.589} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.589} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.402} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.390} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.324} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.337} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.495} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.060} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.060} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.837} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.033} {0.000} {0.829} {0.609} {3.459} {2.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.318} {0.000} {0.384} {} {3.777} {3.188} {} {1} {(790.80, 691.50) (793.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.002} {0.000} {0.384} {0.057} {3.779} {3.190} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.274} {} {3.978} {3.388} {} {1} {(814.80, 574.50) (822.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.044} {3.979} {3.389} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.155} {} {4.240} {3.651} {} {1} {(817.20, 493.50) (810.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.155} {0.050} {4.242} {3.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.669} {0.000} {0.912} {} {4.911} {4.322} {} {8} {(822.00, 394.50) (826.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.015} {0.000} {0.912} {0.388} {4.925} {4.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.335} {} {5.156} {4.567} {} {1} {(706.80, 730.50) (714.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.335} {0.023} {5.157} {4.567} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.589} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.589} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.776} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.697} {0.000} {1.891} {5.581} {0.884} {1.473} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.914}
    {-} {Setup} {1.286}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.578}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.142}
    {=} {Slack Time} {-0.564}
  END_SLK_CLC
  SLK -0.564
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.564} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.564} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.377} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.416} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.350} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.520} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.086} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.086} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.862} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.042} {0.000} {0.829} {0.609} {3.468} {2.904} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.376} {} {3.776} {3.212} {} {1} {(565.20, 691.50) (567.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.376} {0.052} {3.777} {3.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.301} {} {3.997} {3.433} {} {1} {(548.40, 607.50) (541.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.001} {0.000} {0.301} {0.057} {3.998} {3.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.154} {} {4.265} {3.701} {} {1} {(541.20, 448.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.266} {3.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.623} {0.000} {0.859} {} {4.890} {4.326} {} {8} {(543.60, 367.50) (538.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.023} {0.000} {0.859} {0.359} {4.913} {4.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.324} {} {5.141} {4.577} {} {1} {(584.40, 730.50) (591.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.324} {0.025} {5.142} {4.578} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.564} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.564} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.751} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.727} {0.000} {1.919} {5.581} {0.914} {1.478} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.917}
    {-} {Setup} {1.286}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.582}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.143}
    {=} {Slack Time} {-0.561}
  END_SLK_CLC
  SLK -0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.561} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.561} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.374} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.418} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.352} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.523} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.525} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.088} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.865} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.829} {0.609} {3.464} {2.903} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.371} {} {3.766} {3.205} {} {1} {(668.40, 670.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.371} {0.049} {3.768} {3.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.285} {} {3.973} {3.411} {} {1} {(637.20, 607.50) (630.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.285} {0.048} {3.974} {3.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.281} {0.000} {0.178} {} {4.255} {3.693} {} {1} {(642.00, 508.50) (649.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.178} {0.059} {4.256} {3.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.864} {} {4.874} {4.313} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.036} {0.000} {0.865} {0.360} {4.911} {4.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.327} {} {5.142} {4.581} {} {1} {(656.40, 730.50) (649.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.327} {0.026} {5.143} {4.582} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.561} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.561} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.748} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.730} {0.000} {1.920} {5.581} {0.917} {1.479} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.919}
    {-} {Setup} {1.287}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.582}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.137}
    {=} {Slack Time} {-0.556}
  END_SLK_CLC
  SLK -0.556
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.556} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.556} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.369} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.424} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.358} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.528} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.093} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.094} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.870} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.042} {0.000} {0.829} {0.609} {3.468} {2.912} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.376} {} {3.776} {3.220} {} {1} {(565.20, 691.50) (567.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.376} {0.052} {3.777} {3.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.301} {} {3.997} {3.441} {} {1} {(548.40, 607.50) (541.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.001} {0.000} {0.301} {0.057} {3.998} {3.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.154} {} {4.265} {3.709} {} {1} {(541.20, 448.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.266} {3.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.623} {0.000} {0.859} {} {4.890} {4.334} {} {8} {(543.60, 367.50) (538.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.021} {0.000} {0.859} {0.359} {4.910} {4.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.322} {} {5.136} {4.581} {} {1} {(567.60, 631.50) (574.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.322} {0.024} {5.137} {4.582} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.556} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.556} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.743} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.732} {0.000} {1.920} {5.581} {0.919} {1.474} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.920}
    {-} {Setup} {1.288}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.581}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.130}
    {=} {Slack Time} {-0.549}
  END_SLK_CLC
  SLK -0.549
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.549} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.362} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.430} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.364} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.535} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.100} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.877} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.829} {0.609} {3.464} {2.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.371} {} {3.766} {3.217} {} {1} {(668.40, 670.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.371} {0.049} {3.768} {3.219} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.285} {} {3.973} {3.424} {} {1} {(637.20, 607.50) (630.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.285} {0.048} {3.974} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.281} {0.000} {0.178} {} {4.255} {3.706} {} {1} {(642.00, 508.50) (649.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.178} {0.059} {4.256} {3.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.864} {} {4.874} {4.325} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.035} {0.000} {0.865} {0.360} {4.910} {4.361} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.319} {} {5.130} {4.581} {} {1} {(699.60, 691.50) (706.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.000} {0.000} {0.319} {0.021} {5.130} {4.581} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.549} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.736} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.733} {0.000} {1.921} {5.581} {0.920} {1.469} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.918}
    {-} {Setup} {1.267}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.600}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.149}
    {=} {Slack Time} {-0.549}
  END_SLK_CLC
  SLK -0.549
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.549} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.362} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.431} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.365} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.535} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.100} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.877} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.033} {0.000} {0.829} {0.609} {3.459} {2.911} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.318} {0.000} {0.384} {} {3.777} {3.228} {} {1} {(790.80, 691.50) (793.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.002} {0.000} {0.384} {0.057} {3.779} {3.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.274} {} {3.978} {3.429} {} {1} {(814.80, 574.50) (822.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.044} {3.979} {3.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.155} {} {4.240} {3.691} {} {1} {(817.20, 493.50) (810.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.155} {0.050} {4.242} {3.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.669} {0.000} {0.912} {} {4.911} {4.362} {} {8} {(822.00, 394.50) (826.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.011} {0.000} {0.912} {0.388} {4.922} {4.373} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.332} {} {5.149} {4.600} {} {1} {(817.20, 730.50) (810.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.000} {0.000} {0.332} {0.021} {5.149} {4.600} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.549} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.736} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.731} {0.000} {1.891} {5.581} {0.918} {1.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.928}
    {-} {Setup} {1.293}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.585}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.132}
    {=} {Slack Time} {-0.547}
  END_SLK_CLC
  SLK -0.547
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.547} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.547} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.360} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.433} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.367} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.537} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.102} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.103} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.879} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.042} {0.000} {0.829} {0.609} {3.468} {2.921} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.376} {} {3.776} {3.229} {} {1} {(565.20, 691.50) (567.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.376} {0.052} {3.777} {3.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.301} {} {3.997} {3.450} {} {1} {(548.40, 607.50) (541.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.001} {0.000} {0.301} {0.057} {3.998} {3.451} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.154} {} {4.265} {3.718} {} {1} {(541.20, 448.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.266} {3.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.623} {0.000} {0.859} {} {4.890} {4.343} {} {8} {(543.60, 367.50) (538.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.025} {0.000} {0.859} {0.359} {4.914} {4.367} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.315} {} {5.131} {4.585} {} {1} {(524.40, 730.50) (531.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.000} {0.000} {0.315} {0.020} {5.132} {4.585} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.547} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.547} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.734} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.741} {0.000} {1.928} {5.581} {0.928} {1.475} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.928}
    {-} {Setup} {1.267}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.611}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.150}
    {=} {Slack Time} {-0.539}
  END_SLK_CLC
  SLK -0.539
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.539} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.539} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.352} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.440} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.374} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.545} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.110} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.110} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.887} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.032} {0.000} {0.829} {0.609} {3.458} {2.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.314} {0.000} {0.381} {} {3.772} {3.233} {} {1} {(867.60, 691.50) (870.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.381} {0.055} {3.774} {3.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.266} {} {3.966} {3.427} {} {1} {(877.20, 574.50) (884.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.266} {0.040} {3.968} {3.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.169} {} {4.238} {3.699} {} {1} {(877.20, 508.50) (884.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.169} {0.056} {4.239} {3.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.655} {0.000} {0.905} {} {4.894} {4.355} {} {8} {(884.40, 367.50) (889.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.026} {0.000} {0.905} {0.382} {4.920} {4.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.333} {} {5.149} {4.610} {} {1} {(826.80, 730.50) (834.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.333} {0.023} {5.150} {4.611} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.539} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.539} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.726} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.741} {0.000} {1.891} {5.581} {0.928} {1.467} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.930}
    {-} {Setup} {1.268}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.612}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.145}
    {=} {Slack Time} {-0.533}
  END_SLK_CLC
  SLK -0.533
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.533} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.533} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.346} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.446} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.380} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.551} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.116} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.116} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.893} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.032} {0.000} {0.829} {0.609} {3.458} {2.925} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.314} {0.000} {0.381} {} {3.772} {3.239} {} {1} {(867.60, 691.50) (870.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.381} {0.055} {3.774} {3.241} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.266} {} {3.966} {3.433} {} {1} {(877.20, 574.50) (884.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.266} {0.040} {3.968} {3.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.169} {} {4.238} {3.705} {} {1} {(877.20, 508.50) (884.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.169} {0.056} {4.239} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.655} {0.000} {0.905} {} {4.894} {4.361} {} {8} {(884.40, 367.50) (889.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.026} {0.000} {0.905} {0.382} {4.920} {4.386} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.329} {} {5.145} {4.611} {} {1} {(898.80, 730.50) (906.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.000} {0.000} {0.329} {0.021} {5.145} {4.612} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.533} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.533} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.720} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.743} {0.000} {1.891} {5.581} {0.930} {1.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {1.298}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.599}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.118}
    {=} {Slack Time} {-0.520}
  END_SLK_CLC
  SLK -0.520
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.520} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.520} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.333} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.460} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.394} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.564} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.566} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.129} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.906} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {2.953} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.361} {} {3.762} {3.242} {} {1} {(418.80, 511.50) (416.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.361} {0.043} {3.763} {3.244} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.248} {} {3.941} {3.421} {} {1} {(445.20, 487.50) (452.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.001} {0.000} {0.248} {0.034} {3.942} {3.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.140} {} {4.242} {3.722} {} {1} {(452.40, 451.50) (447.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.140} {0.043} {4.243} {3.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.866} {} {4.868} {4.349} {} {8} {(452.40, 394.50) (447.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.028} {0.000} {0.866} {0.362} {4.896} {4.376} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.320} {} {5.118} {4.598} {} {1} {(368.40, 730.50) (361.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.320} {0.022} {5.118} {4.599} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.520} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.520} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.707} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.760} {0.000} {1.938} {5.581} {0.947} {1.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.981}
    {-} {Setup} {1.262}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.668}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.179}
    {=} {Slack Time} {-0.511}
  END_SLK_CLC
  SLK -0.511
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.511} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.511} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.324} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.469} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.403} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.573} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.138} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.915} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.828} {0.609} {3.449} {2.938} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.374} {} {3.755} {3.244} {} {1} {(961.20, 631.50) (963.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.374} {0.051} {3.757} {3.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.296} {} {3.971} {3.461} {} {1} {(1038.00, 607.50) (1030.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.054} {3.973} {3.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.151} {} {4.236} {3.725} {} {1} {(1030.80, 448.50) (1023.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.151} {0.048} {4.237} {3.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.684} {0.000} {0.942} {} {4.921} {4.410} {} {8} {(1016.40, 367.50) (1021.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.022} {0.000} {0.942} {0.401} {4.943} {4.433} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.343} {} {5.178} {4.667} {} {1} {(1047.60, 670.50) (1054.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.343} {0.023} {5.179} {4.668} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.511} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.511} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.698} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.794} {0.000} {1.891} {5.581} {0.981} {1.491} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.981}
    {-} {Setup} {1.263}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.667}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.176}
    {=} {Slack Time} {-0.509}
  END_SLK_CLC
  SLK -0.509
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.509} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.509} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.322} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.471} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.405} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.575} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.140} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.917} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.828} {0.609} {3.449} {2.940} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.374} {} {3.755} {3.247} {} {1} {(961.20, 631.50) (963.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.374} {0.051} {3.757} {3.248} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.296} {} {3.971} {3.463} {} {1} {(1038.00, 607.50) (1030.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.054} {3.973} {3.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.151} {} {4.236} {3.727} {} {1} {(1030.80, 448.50) (1023.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.151} {0.048} {4.237} {3.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.684} {0.000} {0.942} {} {4.921} {4.413} {} {8} {(1016.40, 367.50) (1021.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.022} {0.000} {0.942} {0.401} {4.943} {4.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.342} {} {5.175} {4.667} {} {1} {(985.20, 631.50) (992.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.000} {0.000} {0.342} {0.022} {5.176} {4.667} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.509} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.509} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.696} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.794} {0.000} {1.891} {5.581} {0.981} {1.489} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.976}
    {-} {Setup} {1.308}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.618}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.118}
    {=} {Slack Time} {-0.500}
  END_SLK_CLC
  SLK -0.500
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.500} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.500} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.313} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.479} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.413} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.584} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.149} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.149} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.926} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {2.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.361} {} {3.762} {3.262} {} {1} {(418.80, 511.50) (416.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.361} {0.043} {3.763} {3.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.248} {} {3.941} {3.441} {} {1} {(445.20, 487.50) (452.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.001} {0.000} {0.248} {0.034} {3.942} {3.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.140} {} {4.242} {3.742} {} {1} {(452.40, 451.50) (447.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.140} {0.043} {4.243} {3.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.866} {} {4.868} {4.368} {} {8} {(452.40, 394.50) (447.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.028} {0.000} {0.866} {0.362} {4.896} {4.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.320} {} {5.118} {4.618} {} {1} {(385.20, 730.50) (392.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.000} {0.000} {0.320} {0.022} {5.118} {4.618} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.500} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.500} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.687} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.789} {0.000} {1.955} {5.581} {0.976} {1.476} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.991}
    {-} {Setup} {1.263}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.678}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.177}
    {=} {Slack Time} {-0.499}
  END_SLK_CLC
  SLK -0.499
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.499} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.499} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.312} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.480} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.414} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.585} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.150} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.927} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.828} {0.609} {3.449} {2.950} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.374} {} {3.755} {3.256} {} {1} {(961.20, 631.50) (963.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.374} {0.051} {3.757} {3.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.296} {} {3.971} {3.472} {} {1} {(1038.00, 607.50) (1030.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.054} {3.973} {3.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.151} {} {4.236} {3.736} {} {1} {(1030.80, 448.50) (1023.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.151} {0.048} {4.237} {3.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.684} {0.000} {0.942} {} {4.921} {4.422} {} {8} {(1016.40, 367.50) (1021.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.022} {0.000} {0.942} {0.401} {4.943} {4.444} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.342} {} {5.176} {4.677} {} {1} {(1105.20, 631.50) (1112.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.342} {0.023} {5.177} {4.678} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.499} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.499} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.686} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.804} {0.000} {1.890} {5.581} {0.991} {1.490} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.025}
    {-} {Setup} {1.323}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.652}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.115}
    {=} {Slack Time} {-0.462}
  END_SLK_CLC
  SLK -0.462
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.462} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.462} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.275} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.517} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.451} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.622} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.187} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.964} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.011} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.361} {} {3.762} {3.300} {} {1} {(418.80, 511.50) (416.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.361} {0.043} {3.763} {3.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.248} {} {3.941} {3.479} {} {1} {(445.20, 487.50) (452.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.001} {0.000} {0.248} {0.034} {3.942} {3.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.140} {} {4.242} {3.780} {} {1} {(452.40, 451.50) (447.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.140} {0.043} {4.243} {3.781} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.866} {} {4.868} {4.406} {} {8} {(452.40, 394.50) (447.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.027} {0.000} {0.866} {0.362} {4.895} {4.433} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.318} {} {5.114} {4.652} {} {1} {(373.20, 670.50) (380.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.000} {0.000} {0.318} {0.020} {5.115} {4.652} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.462} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.462} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.649} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.838} {0.000} {1.981} {5.581} {1.025} {1.487} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.053}
    {-} {Setup} {1.327}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.675}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.126}
    {=} {Slack Time} {-0.451}
  END_SLK_CLC
  SLK -0.451
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.451} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.451} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.264} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.529} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.463} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.633} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.635} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.199} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.199} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.975} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.022} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.361} {} {3.762} {3.311} {} {1} {(418.80, 511.50) (416.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.361} {0.043} {3.763} {3.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.248} {} {3.941} {3.490} {} {1} {(445.20, 487.50) (452.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.001} {0.000} {0.248} {0.034} {3.942} {3.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.140} {} {4.242} {3.791} {} {1} {(452.40, 451.50) (447.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.140} {0.043} {4.243} {3.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.866} {} {4.868} {4.418} {} {8} {(452.40, 394.50) (447.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.025} {0.000} {0.866} {0.362} {4.893} {4.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.328} {} {5.125} {4.675} {} {1} {(409.20, 631.50) (416.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.328} {0.026} {5.126} {4.675} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.451} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.451} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.638} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.866} {0.000} {1.995} {5.581} {1.053} {1.503} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.981}
    {-} {Setup} {1.269}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.662}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.104}
    {=} {Slack Time} {-0.442}
  END_SLK_CLC
  SLK -0.442
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.442} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.442} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.255} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.538} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.472} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.642} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.208} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.208} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.984} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.021} {0.000} {0.828} {0.609} {3.447} {3.005} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.307} {0.000} {0.375} {} {3.754} {3.312} {} {1} {(951.60, 571.50) (954.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.375} {0.052} {3.755} {3.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.268} {} {3.948} {3.506} {} {1} {(1028.40, 547.50) (1035.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.268} {0.041} {3.949} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.158} {} {4.212} {3.770} {} {1} {(1035.60, 493.50) (1042.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.158} {0.051} {4.213} {3.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.637} {0.000} {0.887} {} {4.850} {4.409} {} {8} {(1057.20, 367.50) (1062.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.026} {0.000} {0.888} {0.372} {4.877} {4.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.103} {4.662} {} {1} {(985.20, 571.50) (992.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.327} {0.023} {5.104} {4.662} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.442} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.442} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.629} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.794} {0.000} {1.891} {5.581} {0.981} {1.423} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.990}
    {-} {Setup} {1.268}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.672}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.109}
    {=} {Slack Time} {-0.437}
  END_SLK_CLC
  SLK -0.437
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.437} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.437} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.250} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.543} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.477} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.647} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.212} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.989} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.021} {0.000} {0.828} {0.609} {3.447} {3.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.307} {0.000} {0.375} {} {3.754} {3.317} {} {1} {(951.60, 571.50) (954.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.375} {0.052} {3.755} {3.319} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.268} {} {3.948} {3.511} {} {1} {(1028.40, 547.50) (1035.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.268} {0.041} {3.949} {3.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.158} {} {4.212} {3.775} {} {1} {(1035.60, 493.50) (1042.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.158} {0.051} {4.213} {3.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.637} {0.000} {0.887} {} {4.850} {4.413} {} {8} {(1057.20, 367.50) (1062.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.030} {0.000} {0.888} {0.372} {4.880} {4.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.329} {} {5.109} {4.672} {} {1} {(1095.60, 571.50) (1102.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.001} {0.000} {0.329} {0.024} {5.109} {4.672} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.437} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.437} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.624} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.803} {0.000} {1.890} {5.581} {0.990} {1.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.078}
    {-} {Setup} {1.338}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.690}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.119}
    {=} {Slack Time} {-0.429}
  END_SLK_CLC
  SLK -0.429
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.429} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.429} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.242} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.551} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.485} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.655} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.220} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {2.997} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.362} {} {3.763} {3.334} {} {1} {(421.20, 550.50) (423.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.362} {0.043} {3.764} {3.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.177} {0.000} {0.246} {} {3.941} {3.512} {} {1} {(476.40, 547.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.246} {0.033} {3.942} {3.513} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.340} {0.000} {0.193} {} {4.282} {3.854} {} {1} {(464.40, 550.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.003} {0.000} {0.193} {0.065} {4.285} {3.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.592} {0.000} {0.817} {} {4.877} {4.449} {} {8} {(454.80, 367.50) (450.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.023} {0.000} {0.818} {0.338} {4.900} {4.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.309} {} {5.118} {4.689} {} {1} {(445.20, 610.50) (438.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.309} {0.022} {5.119} {4.690} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.429} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.429} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.616} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.891} {0.000} {2.005} {5.581} {1.078} {1.507} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.089}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.698}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.111}
    {=} {Slack Time} {-0.412}
  END_SLK_CLC
  SLK -0.412
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.412} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.412} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.225} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.567} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.501} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.514} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.672} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.673} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.237} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.237} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.014} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.060} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.362} {} {3.763} {3.351} {} {1} {(421.20, 550.50) (423.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.362} {0.043} {3.764} {3.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.177} {0.000} {0.246} {} {3.941} {3.529} {} {1} {(476.40, 547.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.246} {0.033} {3.942} {3.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.340} {0.000} {0.193} {} {4.282} {3.870} {} {1} {(464.40, 550.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.003} {0.000} {0.193} {0.065} {4.285} {3.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.592} {0.000} {0.817} {} {4.877} {4.465} {} {8} {(454.80, 367.50) (450.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.017} {0.000} {0.818} {0.338} {4.894} {4.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.216} {0.000} {0.307} {} {5.110} {4.698} {} {1} {(409.20, 550.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.307} {0.022} {5.111} {4.698} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.412} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.412} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.599} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.902} {0.000} {2.010} {5.581} {1.089} {1.501} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.143}
    {-} {Setup} {1.350}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.742}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.123}
    {=} {Slack Time} {-0.380}
  END_SLK_CLC
  SLK -0.380
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.380} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.380} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.193} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.599} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.533} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.704} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.269} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.046} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.362} {} {3.763} {3.383} {} {1} {(421.20, 550.50) (423.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.362} {0.043} {3.764} {3.384} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.177} {0.000} {0.246} {} {3.941} {3.561} {} {1} {(476.40, 547.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.246} {0.033} {3.942} {3.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.340} {0.000} {0.193} {} {4.282} {3.902} {} {1} {(464.40, 550.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.003} {0.000} {0.193} {0.065} {4.285} {3.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.592} {0.000} {0.817} {} {4.877} {4.497} {} {8} {(454.80, 367.50) (450.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.021} {0.000} {0.818} {0.338} {4.898} {4.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.313} {} {5.122} {4.742} {} {1} {(390.00, 610.50) (382.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.313} {0.025} {5.123} {4.742} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.380} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.380} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.567} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.956} {0.000} {2.028} {5.581} {1.143} {1.523} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.151}
    {-} {Setup} {1.352}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.749}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.126}
    {=} {Slack Time} {-0.377}
  END_SLK_CLC
  SLK -0.377
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.377} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.377} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.190} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.602} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.536} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.707} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.272} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.272} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.049} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.096} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.362} {} {3.763} {3.386} {} {1} {(421.20, 550.50) (423.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.362} {0.043} {3.764} {3.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.177} {0.000} {0.246} {} {3.941} {3.564} {} {1} {(476.40, 547.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.246} {0.033} {3.942} {3.565} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.340} {0.000} {0.193} {} {4.282} {3.905} {} {1} {(464.40, 550.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.003} {0.000} {0.193} {0.065} {4.285} {3.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.592} {0.000} {0.817} {} {4.877} {4.500} {} {8} {(454.80, 367.50) (450.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.023} {0.000} {0.818} {0.338} {4.900} {4.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.315} {} {5.126} {4.749} {} {1} {(366.00, 610.50) (358.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.315} {0.026} {5.126} {4.749} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.377} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.377} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.564} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.964} {0.000} {2.031} {5.581} {1.151} {1.528} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.164}
    {-} {Setup} {1.354}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.759}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.121}
    {=} {Slack Time} {-0.362}
  END_SLK_CLC
  SLK -0.362
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.362} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.175} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.618} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.552} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.565} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.722} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.287} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.288} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.064} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.111} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.362} {} {3.763} {3.401} {} {1} {(421.20, 550.50) (423.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.362} {0.043} {3.764} {3.403} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.177} {0.000} {0.246} {} {3.941} {3.579} {} {1} {(476.40, 547.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.246} {0.033} {3.942} {3.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.340} {0.000} {0.193} {} {4.282} {3.921} {} {1} {(464.40, 550.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.003} {0.000} {0.193} {0.065} {4.285} {3.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.592} {0.000} {0.817} {} {4.877} {4.516} {} {8} {(454.80, 367.50) (450.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.019} {0.000} {0.818} {0.338} {4.897} {4.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.313} {} {5.120} {4.759} {} {1} {(394.80, 550.50) (387.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.313} {0.025} {5.121} {4.759} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.362} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.549} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.977} {0.000} {2.035} {5.581} {1.164} {1.526} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.169}
    {-} {Setup} {1.353}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.107}
    {=} {Slack Time} {-0.341}
  END_SLK_CLC
  SLK -0.341
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.341} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.341} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.154} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.639} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.573} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.743} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.308} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.085} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.361} {} {3.762} {3.421} {} {1} {(418.80, 511.50) (416.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.361} {0.043} {3.763} {3.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.248} {} {3.941} {3.600} {} {1} {(445.20, 487.50) (452.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.001} {0.000} {0.248} {0.034} {3.942} {3.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.140} {} {4.242} {3.901} {} {1} {(452.40, 451.50) (447.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.140} {0.043} {4.243} {3.902} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.866} {} {4.868} {4.528} {} {8} {(452.40, 394.50) (447.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.016} {0.000} {0.866} {0.362} {4.884} {4.544} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.320} {} {5.106} {4.765} {} {1} {(409.20, 490.50) (402.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.320} {0.022} {5.107} {4.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.341} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.341} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.528} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.983} {0.000} {2.036} {5.581} {1.169} {1.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.181}
    {-} {Setup} {1.353}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.114}
    {=} {Slack Time} {-0.337}
  END_SLK_CLC
  SLK -0.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.337} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.337} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.150} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.643} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.577} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.590} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.747} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.749} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.312} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.089} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.136} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.361} {} {3.762} {3.425} {} {1} {(418.80, 511.50) (416.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.361} {0.043} {3.763} {3.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.248} {} {3.941} {3.604} {} {1} {(445.20, 487.50) (452.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.001} {0.000} {0.248} {0.034} {3.942} {3.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.140} {} {4.242} {3.905} {} {1} {(452.40, 451.50) (447.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.140} {0.043} {4.243} {3.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.866} {} {4.868} {4.531} {} {8} {(452.40, 394.50) (447.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.013} {0.000} {0.866} {0.362} {4.881} {4.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.328} {} {5.114} {4.777} {} {1} {(409.20, 451.50) (416.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.328} {0.026} {5.114} {4.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.337} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.337} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.524} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.993} {0.000} {2.040} {5.581} {1.181} {1.517} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.185}
    {-} {Setup} {1.355}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.780}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.104}
    {=} {Slack Time} {-0.324}
  END_SLK_CLC
  SLK -0.324
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.324} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.324} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.137} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.655} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.589} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.760} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.325} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.102} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.149} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.361} {} {3.762} {3.438} {} {1} {(418.80, 511.50) (416.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.361} {0.043} {3.763} {3.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.248} {} {3.941} {3.617} {} {1} {(445.20, 487.50) (452.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.001} {0.000} {0.248} {0.034} {3.942} {3.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.140} {} {4.242} {3.918} {} {1} {(452.40, 451.50) (447.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.140} {0.043} {4.243} {3.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.866} {} {4.868} {4.544} {} {8} {(452.40, 394.50) (447.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.010} {0.000} {0.866} {0.362} {4.878} {4.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.323} {} {5.103} {4.779} {} {1} {(392.40, 370.50) (385.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.323} {0.023} {5.104} {4.780} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.324} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.324} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.511} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.998} {0.000} {2.041} {5.581} {1.185} {1.509} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.228}
    {-} {Setup} {1.363}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.814}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.108}
    {=} {Slack Time} {-0.294}
  END_SLK_CLC
  SLK -0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.294} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.294} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.107} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.686} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.620} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.790} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.356} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.132} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.362} {} {3.763} {3.470} {} {1} {(421.20, 550.50) (423.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.362} {0.043} {3.764} {3.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.177} {0.000} {0.246} {} {3.941} {3.648} {} {1} {(476.40, 547.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.246} {0.033} {3.942} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.340} {0.000} {0.193} {} {4.282} {3.989} {} {1} {(464.40, 550.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.003} {0.000} {0.193} {0.065} {4.285} {3.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.592} {0.000} {0.817} {} {4.877} {4.584} {} {8} {(454.80, 367.50) (450.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.011} {0.000} {0.817} {0.338} {4.889} {4.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.309} {} {5.107} {4.814} {} {1} {(392.40, 391.50) (385.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.309} {0.023} {5.108} {4.814} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.294} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.294} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.481} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.041} {0.000} {2.050} {5.581} {1.228} {1.521} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.255}
    {-} {Setup} {1.365}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.839}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.119}
    {=} {Slack Time} {-0.279}
  END_SLK_CLC
  SLK -0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.279} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.279} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.092} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.700} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.634} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.805} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.370} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.370} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.147} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.362} {} {3.763} {3.484} {} {1} {(421.20, 550.50) (423.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.362} {0.043} {3.764} {3.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.177} {0.000} {0.246} {} {3.941} {3.662} {} {1} {(476.40, 547.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.246} {0.033} {3.942} {3.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.340} {0.000} {0.193} {} {4.282} {4.003} {} {1} {(464.40, 550.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.003} {0.000} {0.193} {0.065} {4.285} {4.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.592} {0.000} {0.817} {} {4.877} {4.598} {} {8} {(454.80, 367.50) (450.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.011} {0.000} {0.817} {0.338} {4.888} {4.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.317} {} {5.118} {4.838} {} {1} {(414.00, 391.50) (421.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.317} {0.028} {5.119} {4.839} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.279} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.279} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.466} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.068} {0.000} {2.056} {5.581} {1.255} {1.534} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.257}
    {-} {Setup} {1.365}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.842}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.096}
    {=} {Slack Time} {-0.254}
  END_SLK_CLC
  SLK -0.254
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.254} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.254} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.067} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.725} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.659} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.830} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.395} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.395} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.172} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.218} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.361} {} {3.762} {3.508} {} {1} {(418.80, 511.50) (416.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.361} {0.043} {3.763} {3.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.248} {} {3.941} {3.687} {} {1} {(445.20, 487.50) (452.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.001} {0.000} {0.248} {0.034} {3.942} {3.687} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.140} {} {4.242} {3.987} {} {1} {(452.40, 451.50) (447.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.140} {0.043} {4.243} {3.988} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.625} {0.000} {0.866} {} {4.868} {4.614} {} {8} {(452.40, 394.50) (447.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.007} {0.000} {0.866} {0.362} {4.875} {4.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.319} {} {5.096} {4.842} {} {1} {(476.40, 430.50) (483.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.000} {0.000} {0.319} {0.021} {5.096} {4.842} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.254} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.254} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.441} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.070} {0.000} {2.056} {5.581} {1.257} {1.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.285}
    {-} {Setup} {1.370}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.865}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.102}
    {=} {Slack Time} {-0.237}
  END_SLK_CLC
  SLK -0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.237} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.237} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.050} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.743} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.677} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.847} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.849} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.412} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.189} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.047} {0.000} {0.829} {0.609} {3.473} {3.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.362} {} {3.763} {3.526} {} {1} {(421.20, 550.50) (423.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.362} {0.043} {3.764} {3.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.177} {0.000} {0.246} {} {3.941} {3.704} {} {1} {(476.40, 547.50) (483.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.246} {0.033} {3.942} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.340} {0.000} {0.193} {} {4.282} {4.046} {} {1} {(464.40, 550.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.003} {0.000} {0.193} {0.065} {4.285} {4.048} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.592} {0.000} {0.817} {} {4.877} {4.641} {} {8} {(454.80, 367.50) (450.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.004} {0.000} {0.817} {0.338} {4.881} {4.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.310} {} {5.101} {4.864} {} {1} {(488.40, 370.50) (495.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.310} {0.023} {5.102} {4.865} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.237} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.237} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.424} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.098} {0.000} {2.061} {5.581} {1.285} {1.522} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.306}
    {-} {Setup} {0.351}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.905}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.140}
    {=} {Slack Time} {-0.235}
  END_SLK_CLC
  SLK -0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.235} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.235} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.048} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {0.724} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {1.419} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {1.420} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {1.679} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {1.686} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {1.989} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {1.998} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.194} {0.000} {0.221} {} {2.427} {2.192} {} {1} {(517.20, 994.50) (514.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.221} {0.035} {2.428} {2.193} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.356} {} {2.656} {2.421} {} {2} {(526.80, 961.50) (529.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.356} {0.065} {2.657} {2.422} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.177} {} {2.743} {2.508} {} {1} {(529.20, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.177} {0.038} {2.743} {2.509} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC21_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {2.914} {2.679} {} {3} {(522.00, 910.50) (524.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.171} {0.116} {2.916} {2.681} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.202} {0.000} {0.238} {} {3.118} {2.883} {} {2} {(594.00, 937.50) (596.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.238} {0.101} {3.121} {2.886} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.126} {0.000} {0.123} {} {3.246} {3.012} {} {1} {(762.00, 931.50) (764.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.123} {0.051} {3.248} {3.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.394} {} {3.544} {3.309} {} {2} {(872.40, 907.50) (874.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.394} {0.099} {3.546} {3.311} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.320} {0.000} {0.296} {} {3.866} {3.632} {} {2} {(850.80, 964.50) (848.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.296} {0.091} {3.867} {3.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.342} {0.000} {0.365} {} {4.209} {3.974} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.002} {0.000} {0.365} {0.102} {4.211} {3.976} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.219} {} {4.463} {4.229} {} {1} {(910.80, 937.50) (913.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.219} {0.060} {4.464} {4.229} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.350} {0.000} {0.408} {} {4.814} {4.579} {} {3} {(942.00, 931.50) (951.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.408} {0.139} {4.818} {4.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC36_rptr_nxt_3} {A} {^} {Y} {^} {} {BUFX2} {0.319} {0.000} {0.178} {} {5.137} {4.902} {} {3} {(985.20, 994.50) (990.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPN36_rptr_nxt_3} {} {0.003} {0.000} {0.178} {0.117} {5.140} {4.905} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.235} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.235} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.422} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.119} {0.000} {1.263} {5.581} {0.306} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.308}
    {-} {Setup} {1.369}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.889}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.123}
    {=} {Slack Time} {-0.234}
  END_SLK_CLC
  SLK -0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.234} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.234} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.047} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.745} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.679} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.850} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.852} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.415} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.415} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.192} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.042} {0.000} {0.829} {0.609} {3.468} {3.233} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.376} {} {3.776} {3.542} {} {1} {(565.20, 691.50) (567.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.376} {0.052} {3.777} {3.543} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.301} {} {3.997} {3.763} {} {1} {(548.40, 607.50) (541.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.001} {0.000} {0.301} {0.057} {3.998} {3.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.154} {} {4.265} {4.030} {} {1} {(541.20, 448.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.266} {4.032} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.623} {0.000} {0.859} {} {4.890} {4.656} {} {8} {(543.60, 367.50) (538.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.008} {0.000} {0.859} {0.359} {4.898} {4.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.321} {} {5.122} {4.888} {} {1} {(522.00, 430.50) (529.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.321} {0.023} {5.123} {4.889} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.234} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.234} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.421} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.121} {0.000} {2.064} {5.581} {1.308} {1.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.311}
    {-} {Setup} {1.370}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.890}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.113}
    {=} {Slack Time} {-0.222}
  END_SLK_CLC
  SLK -0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.222} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.222} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.035} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.757} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.691} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.862} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.427} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.204} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.042} {0.000} {0.829} {0.609} {3.468} {3.245} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.376} {} {3.776} {3.553} {} {1} {(565.20, 691.50) (567.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.376} {0.052} {3.777} {3.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.301} {} {3.997} {3.774} {} {1} {(548.40, 607.50) (541.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.001} {0.000} {0.301} {0.057} {3.998} {3.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.154} {} {4.265} {4.042} {} {1} {(541.20, 448.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.266} {4.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.623} {0.000} {0.859} {} {4.890} {4.667} {} {8} {(543.60, 367.50) (538.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.004} {0.000} {0.859} {0.359} {4.894} {4.671} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.316} {} {5.112} {4.890} {} {1} {(570.00, 370.50) (577.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.000} {0.000} {0.316} {0.020} {5.113} {4.890} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.222} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.222} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.409} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.124} {0.000} {2.065} {5.581} {1.311} {1.533} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.369}
    {-} {Setup} {1.366}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.953}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.147}
    {=} {Slack Time} {-0.194}
  END_SLK_CLC
  SLK -0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.194} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.194} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.007} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.786} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.720} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.890} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.456} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.456} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.232} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.033} {0.000} {0.829} {0.609} {3.459} {3.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.318} {0.000} {0.384} {} {3.777} {3.584} {} {1} {(790.80, 691.50) (793.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.002} {0.000} {0.384} {0.057} {3.779} {3.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.274} {} {3.978} {3.784} {} {1} {(814.80, 574.50) (822.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.044} {3.979} {3.785} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.155} {} {4.240} {4.047} {} {1} {(817.20, 493.50) (810.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.155} {0.050} {4.242} {4.048} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.669} {0.000} {0.912} {} {4.911} {4.717} {} {8} {(822.00, 394.50) (826.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.004} {0.000} {0.912} {0.388} {4.915} {4.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.335} {} {5.146} {4.953} {} {1} {(795.60, 391.50) (802.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.335} {0.023} {5.147} {4.953} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.194} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.194} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.381} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.182} {0.000} {2.068} {5.581} {1.369} {1.563} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.365}
    {-} {Setup} {1.367}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.948}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.140}
    {=} {Slack Time} {-0.192}
  END_SLK_CLC
  SLK -0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.192} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.192} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.005} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.787} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.721} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.892} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.894} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.457} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.234} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.032} {0.000} {0.829} {0.609} {3.458} {3.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.314} {0.000} {0.381} {} {3.772} {3.580} {} {1} {(867.60, 691.50) (870.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.381} {0.055} {3.774} {3.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.266} {} {3.966} {3.774} {} {1} {(877.20, 574.50) (884.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.266} {0.040} {3.968} {3.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.169} {} {4.238} {4.046} {} {1} {(877.20, 508.50) (884.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.169} {0.056} {4.239} {4.047} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.655} {0.000} {0.905} {} {4.894} {4.702} {} {8} {(884.40, 367.50) (889.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.016} {0.000} {0.905} {0.382} {4.910} {4.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.333} {} {5.140} {4.947} {} {1} {(723.60, 430.50) (716.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.333} {0.023} {5.140} {4.948} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.192} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.192} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.379} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.178} {0.000} {2.068} {5.581} {1.365} {1.557} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.359}
    {-} {Setup} {1.370}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.939}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.129}
    {=} {Slack Time} {-0.190}
  END_SLK_CLC
  SLK -0.190
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.190} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.190} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.003} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.790} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.724} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.894} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.459} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.236} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.042} {0.000} {0.829} {0.609} {3.468} {3.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.376} {} {3.776} {3.586} {} {1} {(565.20, 691.50) (567.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.376} {0.052} {3.777} {3.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.301} {} {3.997} {3.807} {} {1} {(548.40, 607.50) (541.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.001} {0.000} {0.301} {0.057} {3.998} {3.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.154} {} {4.265} {4.075} {} {1} {(541.20, 448.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.266} {4.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.623} {0.000} {0.859} {} {4.890} {4.700} {} {8} {(543.60, 367.50) (538.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.859} {0.359} {4.900} {4.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.324} {} {5.128} {4.939} {} {1} {(577.20, 430.50) (584.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.324} {0.025} {5.129} {4.939} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.190} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.190} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.377} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.172} {0.000} {2.068} {5.581} {1.359} {1.549} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.367}
    {-} {Setup} {1.367}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.951}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.141}
    {=} {Slack Time} {-0.190}
  END_SLK_CLC
  SLK -0.190
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.190} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.190} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.003} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.790} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.724} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.894} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.459} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.236} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.032} {0.000} {0.829} {0.609} {3.458} {3.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.314} {0.000} {0.381} {} {3.772} {3.583} {} {1} {(867.60, 691.50) (870.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.381} {0.055} {3.774} {3.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.266} {} {3.966} {3.776} {} {1} {(877.20, 574.50) (884.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.266} {0.040} {3.968} {3.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.169} {} {4.238} {4.048} {} {1} {(877.20, 508.50) (884.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.169} {0.056} {4.239} {4.050} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.655} {0.000} {0.905} {} {4.894} {4.704} {} {8} {(884.40, 367.50) (889.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.015} {0.000} {0.905} {0.382} {4.909} {4.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.334} {} {5.140} {4.950} {} {1} {(728.40, 370.50) (721.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.334} {0.023} {5.141} {4.951} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.190} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.190} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.377} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.180} {0.000} {2.068} {5.581} {1.367} {1.557} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.369}
    {-} {Setup} {1.367}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.952}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.141}
    {=} {Slack Time} {-0.189}
  END_SLK_CLC
  SLK -0.189
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.189} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.189} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.002} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.791} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.725} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.895} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.897} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.460} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.461} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.237} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.032} {0.000} {0.829} {0.609} {3.458} {3.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.314} {0.000} {0.381} {} {3.772} {3.584} {} {1} {(867.60, 691.50) (870.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.381} {0.055} {3.774} {3.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.266} {} {3.966} {3.777} {} {1} {(877.20, 574.50) (884.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.266} {0.040} {3.968} {3.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.169} {} {4.238} {4.049} {} {1} {(877.20, 508.50) (884.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.169} {0.056} {4.239} {4.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.655} {0.000} {0.905} {} {4.894} {4.705} {} {8} {(884.40, 367.50) (889.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.016} {0.000} {0.905} {0.382} {4.910} {4.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.334} {} {5.140} {4.952} {} {1} {(745.20, 430.50) (752.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.334} {0.023} {5.141} {4.952} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.189} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.189} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.376} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.182} {0.000} {2.068} {5.581} {1.369} {1.557} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.369}
    {-} {Setup} {1.366}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.952}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.136}
    {=} {Slack Time} {-0.184}
  END_SLK_CLC
  SLK -0.184
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.184} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.184} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.003} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.795} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.729} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.900} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.902} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.465} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.465} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.242} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.032} {0.000} {0.829} {0.609} {3.458} {3.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.314} {0.000} {0.381} {} {3.772} {3.588} {} {1} {(867.60, 691.50) (870.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.381} {0.055} {3.774} {3.590} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.266} {} {3.966} {3.782} {} {1} {(877.20, 574.50) (884.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.266} {0.040} {3.968} {3.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.169} {} {4.238} {4.054} {} {1} {(877.20, 508.50) (884.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.169} {0.056} {4.239} {4.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.655} {0.000} {0.905} {} {4.894} {4.710} {} {8} {(884.40, 367.50) (889.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.011} {0.000} {0.905} {0.382} {4.905} {4.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.334} {} {5.136} {4.951} {} {1} {(790.80, 370.50) (783.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.334} {0.023} {5.136} {4.952} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.184} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.184} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.371} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.182} {0.000} {2.068} {5.581} {1.369} {1.553} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.543}
    {-} {Setup} {0.426}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.067}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.244}
    {=} {Slack Time} {-0.176}
  END_SLK_CLC
  SLK -0.176
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.176} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.176} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.011} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {0.782} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {1.930} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {1.941} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.256} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.434} {2.257} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.312} {0.000} {0.375} {} {2.745} {2.569} {} {4} {(502.80, 1024.50) (500.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.376} {0.160} {2.749} {2.573} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.213} {0.000} {0.203} {} {2.962} {2.786} {} {3} {(538.80, 1051.50) (536.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.203} {0.103} {2.963} {2.786} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.155} {0.000} {0.223} {} {3.117} {2.941} {} {2} {(570.00, 1021.50) (572.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.223} {0.077} {3.119} {2.943} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.152} {0.000} {0.123} {} {3.271} {3.095} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.123} {0.020} {3.271} {3.095} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.524} {} {3.765} {3.588} {} {9} {(610.80, 907.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.009} {0.000} {0.524} {0.389} {3.774} {3.598} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.505} {} {4.299} {4.122} {} {4} {(764.40, 913.50) (762.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.505} {0.142} {4.301} {4.125} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.093} {0.000} {0.178} {} {4.393} {4.217} {} {1} {(766.80, 868.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.178} {0.018} {4.394} {4.218} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC11_n19} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.481} {} {4.872} {4.696} {} {8} {(759.60, 874.50) (754.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN11_n19} {} {0.005} {0.000} {0.481} {0.358} {4.877} {4.700} {} {} {} 
    INST {I0/LD/T_SR_0/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.216} {0.000} {0.209} {} {5.093} {4.917} {} {1} {(790.80, 853.50) (790.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.001} {0.000} {0.209} {0.028} {5.094} {4.918} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.149} {0.000} {0.230} {} {5.243} {5.067} {} {1} {(790.80, 877.50) (790.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.001} {0.000} {0.230} {0.026} {5.244} {5.067} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.176} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.176} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.363} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.356} {0.000} {1.633} {5.581} {0.543} {0.719} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.366}
    {-} {Setup} {1.370}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.946}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.114}
    {=} {Slack Time} {-0.168}
  END_SLK_CLC
  SLK -0.168
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.168} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.168} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.019} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.811} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.745} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.916} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.917} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.481} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.258} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.829} {0.609} {3.464} {3.296} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.371} {} {3.766} {3.598} {} {1} {(668.40, 670.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.371} {0.049} {3.768} {3.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.285} {} {3.973} {3.804} {} {1} {(637.20, 607.50) (630.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.285} {0.048} {3.974} {3.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.281} {0.000} {0.178} {} {4.255} {4.086} {} {1} {(642.00, 508.50) (649.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.178} {0.059} {4.256} {4.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.864} {} {4.874} {4.706} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.014} {0.000} {0.865} {0.360} {4.888} {4.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.323} {} {5.114} {4.945} {} {1} {(658.80, 370.50) (666.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.323} {0.023} {5.114} {4.946} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.168} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.168} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.355} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.179} {0.000} {2.068} {5.581} {1.366} {1.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.360}
    {-} {Setup} {1.371}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.940}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.107}
    {=} {Slack Time} {-0.167}
  END_SLK_CLC
  SLK -0.167
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.167} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.167} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.020} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.812} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.746} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.759} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.917} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.482} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.259} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.829} {0.609} {3.464} {3.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.371} {} {3.766} {3.599} {} {1} {(668.40, 670.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.371} {0.049} {3.768} {3.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.285} {} {3.973} {3.805} {} {1} {(637.20, 607.50) (630.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.285} {0.048} {3.974} {3.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.281} {0.000} {0.178} {} {4.255} {4.088} {} {1} {(642.00, 508.50) (649.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.178} {0.059} {4.256} {4.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.864} {} {4.874} {4.707} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.007} {0.000} {0.865} {0.360} {4.881} {4.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.322} {} {5.106} {4.939} {} {1} {(627.60, 391.50) (634.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.322} {0.023} {5.107} {4.940} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.167} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.167} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.354} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.173} {0.000} {2.068} {5.581} {1.360} {1.528} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.391}
    {-} {Setup} {1.371}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.970}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.136}
    {=} {Slack Time} {-0.166}
  END_SLK_CLC
  SLK -0.166
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.166} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.021} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.814} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.747} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.918} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.483} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.260} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.042} {0.000} {0.829} {0.609} {3.468} {3.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.376} {} {3.776} {3.610} {} {1} {(565.20, 691.50) (567.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.376} {0.052} {3.777} {3.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.301} {} {3.997} {3.831} {} {1} {(548.40, 607.50) (541.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.001} {0.000} {0.301} {0.057} {3.998} {3.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.154} {} {4.265} {4.099} {} {1} {(541.20, 448.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.266} {4.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.623} {0.000} {0.859} {} {4.890} {4.724} {} {8} {(543.60, 367.50) (538.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.020} {0.000} {0.859} {0.359} {4.909} {4.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.322} {} {5.135} {4.969} {} {1} {(560.40, 571.50) (567.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.322} {0.024} {5.136} {4.970} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.166} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.353} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.204} {0.000} {2.068} {5.581} {1.391} {1.557} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.389}
    {-} {Setup} {1.370}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.969}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.132}
    {=} {Slack Time} {-0.162}
  END_SLK_CLC
  SLK -0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.162} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.162} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.025} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.817} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.751} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.922} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.487} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.264} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.829} {0.609} {3.464} {3.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.371} {} {3.766} {3.604} {} {1} {(668.40, 670.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.371} {0.049} {3.768} {3.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.285} {} {3.973} {3.810} {} {1} {(637.20, 607.50) (630.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.285} {0.048} {3.974} {3.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.281} {0.000} {0.178} {} {4.255} {4.092} {} {1} {(642.00, 508.50) (649.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.178} {0.059} {4.256} {4.094} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.864} {} {4.874} {4.712} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.026} {0.000} {0.865} {0.360} {4.901} {4.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.327} {} {5.131} {4.969} {} {1} {(697.20, 550.50) (704.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.327} {0.025} {5.132} {4.969} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.162} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.162} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.349} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.202} {0.000} {2.069} {5.581} {1.389} {1.552} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.374}
    {-} {Setup} {1.372}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.952}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.111}
    {=} {Slack Time} {-0.159}
  END_SLK_CLC
  SLK -0.159
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.159} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.159} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.028} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.820} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.754} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.925} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.490} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.267} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.829} {0.609} {3.464} {3.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.371} {} {3.766} {3.607} {} {1} {(668.40, 670.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.371} {0.049} {3.768} {3.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.285} {} {3.973} {3.813} {} {1} {(637.20, 607.50) (630.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.285} {0.048} {3.974} {3.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.281} {0.000} {0.178} {} {4.255} {4.095} {} {1} {(642.00, 508.50) (649.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.178} {0.059} {4.256} {4.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.864} {} {4.874} {4.715} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.018} {0.000} {0.865} {0.360} {4.892} {4.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.317} {} {5.111} {4.952} {} {1} {(658.80, 430.50) (666.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.000} {0.000} {0.317} {0.020} {5.111} {4.952} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.159} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.159} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.346} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.187} {0.000} {2.068} {5.581} {1.374} {1.534} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.392}
    {-} {Setup} {1.371}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.971}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.130}
    {=} {Slack Time} {-0.159}
  END_SLK_CLC
  SLK -0.159
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.159} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.159} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.028} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.820} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.754} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.768} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.925} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.490} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.267} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.829} {0.609} {3.464} {3.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.371} {} {3.766} {3.607} {} {1} {(668.40, 670.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.371} {0.049} {3.768} {3.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.285} {} {3.973} {3.814} {} {1} {(637.20, 607.50) (630.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.285} {0.048} {3.974} {3.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.281} {0.000} {0.178} {} {4.255} {4.096} {} {1} {(642.00, 508.50) (649.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.178} {0.059} {4.256} {4.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.864} {} {4.874} {4.715} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.031} {0.000} {0.865} {0.360} {4.906} {4.747} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.321} {} {5.129} {4.970} {} {1} {(702.00, 571.50) (694.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.321} {0.022} {5.130} {4.971} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.159} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.159} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.346} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.205} {0.000} {2.069} {5.581} {1.392} {1.551} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.391}
    {-} {Setup} {1.372}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.969}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.127}
    {=} {Slack Time} {-0.158}
  END_SLK_CLC
  SLK -0.158
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.158} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.158} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.029} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.822} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.756} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.926} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.491} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.268} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.042} {0.000} {0.829} {0.609} {3.468} {3.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.376} {} {3.776} {3.618} {} {1} {(565.20, 691.50) (567.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.001} {0.000} {0.376} {0.052} {3.777} {3.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {A} {v} {Y} {^} {} {AOI21X1} {0.220} {0.000} {0.301} {} {3.997} {3.839} {} {1} {(548.40, 607.50) (541.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.001} {0.000} {0.301} {0.057} {3.998} {3.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.266} {0.000} {0.154} {} {4.265} {4.107} {} {1} {(541.20, 448.50) (534.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.266} {4.108} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.623} {0.000} {0.859} {} {4.890} {4.732} {} {8} {(543.60, 367.50) (538.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.014} {0.000} {0.859} {0.359} {4.903} {4.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.320} {} {5.126} {4.968} {} {1} {(560.40, 511.50) (567.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.000} {0.000} {0.320} {0.022} {5.127} {4.969} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.158} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.158} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.345} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.204} {0.000} {2.068} {5.581} {1.391} {1.548} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.396}
    {-} {Setup} {1.372}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.973}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.129}
    {=} {Slack Time} {-0.155}
  END_SLK_CLC
  SLK -0.155
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.155} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.155} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.032} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.824} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.758} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.929} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.930} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.494} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.271} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.038} {0.000} {0.829} {0.609} {3.464} {3.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.302} {0.000} {0.371} {} {3.766} {3.611} {} {1} {(668.40, 670.50) (670.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.002} {0.000} {0.371} {0.049} {3.768} {3.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.285} {} {3.973} {3.817} {} {1} {(637.20, 607.50) (630.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.285} {0.048} {3.974} {3.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.281} {0.000} {0.178} {} {4.255} {4.099} {} {1} {(642.00, 508.50) (649.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.178} {0.059} {4.256} {4.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.864} {} {4.874} {4.719} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.034} {0.000} {0.865} {0.360} {4.909} {4.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.318} {} {5.128} {4.973} {} {1} {(673.20, 631.50) (666.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.000} {0.000} {0.318} {0.021} {5.129} {4.973} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.155} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.155} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.342} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.209} {0.000} {2.069} {5.581} {1.396} {1.551} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.417}
    {-} {Setup} {1.369}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.999}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.152}
    {=} {Slack Time} {-0.153}
  END_SLK_CLC
  SLK -0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.153} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.153} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.034} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.826} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.760} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.931} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.496} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.273} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.033} {0.000} {0.829} {0.609} {3.459} {3.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.318} {0.000} {0.384} {} {3.777} {3.624} {} {1} {(790.80, 691.50) (793.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.002} {0.000} {0.384} {0.057} {3.779} {3.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.274} {} {3.978} {3.825} {} {1} {(814.80, 574.50) (822.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.044} {3.979} {3.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.155} {} {4.240} {4.087} {} {1} {(817.20, 493.50) (810.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.155} {0.050} {4.242} {4.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.669} {0.000} {0.912} {} {4.911} {4.758} {} {8} {(822.00, 394.50) (826.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.014} {0.000} {0.912} {0.388} {4.924} {4.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.332} {} {5.151} {4.998} {} {1} {(718.80, 631.50) (726.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.000} {0.000} {0.332} {0.021} {5.152} {4.999} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.153} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.153} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.340} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.230} {0.000} {2.070} {5.581} {1.417} {1.570} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.428}
    {-} {Setup} {1.367}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.010}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.155}
    {=} {Slack Time} {-0.145}
  END_SLK_CLC
  SLK -0.145
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.145} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.145} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.042} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.835} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.769} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.939} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.504} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.281} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.033} {0.000} {0.829} {0.609} {3.459} {3.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.318} {0.000} {0.384} {} {3.777} {3.633} {} {1} {(790.80, 691.50) (793.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.002} {0.000} {0.384} {0.057} {3.779} {3.635} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.274} {} {3.978} {3.833} {} {1} {(814.80, 574.50) (822.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.044} {3.979} {3.834} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.155} {} {4.240} {4.096} {} {1} {(817.20, 493.50) (810.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.155} {0.050} {4.242} {4.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.669} {0.000} {0.912} {} {4.911} {4.766} {} {8} {(822.00, 394.50) (826.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.011} {0.000} {0.912} {0.388} {4.922} {4.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.336} {} {5.155} {5.010} {} {1} {(754.80, 571.50) (762.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.336} {0.024} {5.155} {5.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.145} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.145} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.332} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.240} {0.000} {2.071} {5.581} {1.428} {1.572} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.455}
    {-} {Setup} {1.364}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.041}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.178}
    {=} {Slack Time} {-0.137}
  END_SLK_CLC
  SLK -0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.137} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.137} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.050} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.843} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.777} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.790} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.947} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.949} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.512} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.513} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.289} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.828} {0.609} {3.449} {3.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.374} {} {3.755} {3.618} {} {1} {(961.20, 631.50) (963.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.374} {0.051} {3.757} {3.620} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.296} {} {3.971} {3.835} {} {1} {(1038.00, 607.50) (1030.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.054} {3.973} {3.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.151} {} {4.236} {4.099} {} {1} {(1030.80, 448.50) (1023.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.151} {0.048} {4.237} {4.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.684} {0.000} {0.942} {} {4.921} {4.785} {} {8} {(1016.40, 367.50) (1021.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.020} {0.000} {0.942} {0.401} {4.941} {4.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.344} {} {5.177} {5.040} {} {1} {(937.20, 631.50) (930.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.344} {0.024} {5.178} {5.041} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.137} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.137} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.324} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.268} {0.000} {2.072} {5.581} {1.455} {1.592} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.449}
    {-} {Setup} {1.359}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.039}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.174}
    {=} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.134} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.134} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.053} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.845} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.779} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.950} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.952} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.515} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.292} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.032} {0.000} {0.829} {0.609} {3.458} {3.324} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.314} {0.000} {0.381} {} {3.772} {3.638} {} {1} {(867.60, 691.50) (870.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.381} {0.055} {3.774} {3.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.266} {} {3.966} {3.832} {} {1} {(877.20, 574.50) (884.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.266} {0.040} {3.968} {3.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.169} {} {4.238} {4.104} {} {1} {(877.20, 508.50) (884.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.169} {0.056} {4.239} {4.105} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.655} {0.000} {0.905} {} {4.894} {4.760} {} {8} {(884.40, 367.50) (889.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.024} {0.000} {0.905} {0.382} {4.918} {4.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.254} {0.000} {0.352} {} {5.172} {5.038} {} {1} {(812.40, 670.50) (819.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.352} {0.034} {5.174} {5.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.134} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.134} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.321} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.262} {0.000} {2.072} {5.581} {1.449} {1.583} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.440}
    {-} {Setup} {1.370}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.020}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.145}
    {=} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.126} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.126} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.061} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.854} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.788} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.958} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.960} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.523} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.300} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.032} {0.000} {0.829} {0.609} {3.458} {3.333} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.314} {0.000} {0.381} {} {3.772} {3.647} {} {1} {(867.60, 691.50) (870.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.381} {0.055} {3.774} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.266} {} {3.966} {3.840} {} {1} {(877.20, 574.50) (884.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.266} {0.040} {3.968} {3.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.169} {} {4.238} {4.112} {} {1} {(877.20, 508.50) (884.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.169} {0.056} {4.239} {4.114} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.655} {0.000} {0.905} {} {4.894} {4.768} {} {8} {(884.40, 367.50) (889.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.024} {0.000} {0.905} {0.382} {4.918} {4.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.331} {} {5.145} {5.019} {} {1} {(814.80, 631.50) (822.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.331} {0.022} {5.145} {5.020} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.126} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.126} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.313} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.253} {0.000} {2.072} {5.581} {1.440} {1.565} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.478}
    {-} {Setup} {1.365}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.063}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.172}
    {=} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.109} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.078} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.871} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.805} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.975} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.977} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.541} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.317} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.828} {0.609} {3.449} {3.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.374} {} {3.755} {3.647} {} {1} {(961.20, 631.50) (963.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.374} {0.051} {3.757} {3.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.296} {} {3.971} {3.863} {} {1} {(1038.00, 607.50) (1030.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.054} {3.973} {3.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.151} {} {4.236} {4.127} {} {1} {(1030.80, 448.50) (1023.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.151} {0.048} {4.237} {4.128} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.684} {0.000} {0.942} {} {4.921} {4.813} {} {8} {(1016.40, 367.50) (1021.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.016} {0.000} {0.942} {0.401} {4.937} {4.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.343} {} {5.171} {5.063} {} {1} {(937.20, 430.50) (944.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.343} {0.023} {5.172} {5.063} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.109} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.296} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.291} {0.000} {2.073} {5.581} {1.478} {1.587} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.462}
    {-} {Setup} {1.368}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.044}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.152}
    {=} {Slack Time} {-0.108}
  END_SLK_CLC
  SLK -0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.108} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.108} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.079} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.871} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.805} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.976} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.541} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.318} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.033} {0.000} {0.829} {0.609} {3.459} {3.351} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.318} {0.000} {0.384} {} {3.777} {3.669} {} {1} {(790.80, 691.50) (793.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.002} {0.000} {0.384} {0.057} {3.779} {3.671} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.274} {} {3.978} {3.869} {} {1} {(814.80, 574.50) (822.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.044} {3.979} {3.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.155} {} {4.240} {4.132} {} {1} {(817.20, 493.50) (810.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.155} {0.050} {4.242} {4.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.669} {0.000} {0.912} {} {4.911} {4.803} {} {8} {(822.00, 394.50) (826.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.009} {0.000} {0.912} {0.388} {4.920} {4.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.336} {} {5.152} {5.043} {} {1} {(846.00, 571.50) (853.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.336} {0.024} {5.152} {5.044} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.108} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.108} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.295} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.275} {0.000} {2.073} {5.581} {1.462} {1.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.478}
    {-} {Setup} {1.367}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.162}
    {=} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.101} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.101} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.086} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.878} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.812} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.825} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.983} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.985} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.548} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.325} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.828} {0.609} {3.449} {3.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.374} {} {3.755} {3.654} {} {1} {(961.20, 631.50) (963.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.374} {0.051} {3.757} {3.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.296} {} {3.971} {3.870} {} {1} {(1038.00, 607.50) (1030.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.054} {3.973} {3.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.151} {} {4.236} {4.134} {} {1} {(1030.80, 448.50) (1023.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.151} {0.048} {4.237} {4.136} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.684} {0.000} {0.942} {} {4.921} {4.820} {} {8} {(1016.40, 367.50) (1021.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.011} {0.000} {0.942} {0.401} {4.932} {4.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.339} {} {5.162} {5.061} {} {1} {(918.00, 391.50) (910.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.000} {0.000} {0.339} {0.021} {5.162} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.101} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.101} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.288} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.291} {0.000} {2.073} {5.581} {1.478} {1.579} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.470}
    {-} {Setup} {1.368}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.052}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.150}
    {=} {Slack Time} {-0.098}
  END_SLK_CLC
  SLK -0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.098} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.098} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.089} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.881} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.815} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.828} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.986} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.988} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.551} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.328} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.033} {0.000} {0.829} {0.609} {3.459} {3.361} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.318} {0.000} {0.384} {} {3.777} {3.679} {} {1} {(790.80, 691.50) (793.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.002} {0.000} {0.384} {0.057} {3.779} {3.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.274} {} {3.978} {3.879} {} {1} {(814.80, 574.50) (822.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.044} {3.979} {3.881} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.155} {} {4.240} {4.142} {} {1} {(817.20, 493.50) (810.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.155} {0.050} {4.242} {4.143} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.669} {0.000} {0.912} {} {4.911} {4.813} {} {8} {(822.00, 394.50) (826.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.005} {0.000} {0.912} {0.388} {4.916} {4.817} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.337} {} {5.149} {5.051} {} {1} {(841.20, 430.50) (848.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.337} {0.025} {5.150} {5.052} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.098} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.098} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.285} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.283} {0.000} {2.073} {5.581} {1.470} {1.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.472}
    {-} {Setup} {1.367}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.055}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.151}
    {=} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.095} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.092} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.884} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.818} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.989} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.990} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.554} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.331} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.033} {0.000} {0.829} {0.609} {3.459} {3.364} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.318} {0.000} {0.384} {} {3.777} {3.682} {} {1} {(790.80, 691.50) (793.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.002} {0.000} {0.384} {0.057} {3.779} {3.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.198} {0.000} {0.274} {} {3.978} {3.882} {} {1} {(814.80, 574.50) (822.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.044} {3.979} {3.883} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.155} {} {4.240} {4.145} {} {1} {(817.20, 493.50) (810.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.155} {0.050} {4.242} {4.146} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.669} {0.000} {0.912} {} {4.911} {4.815} {} {8} {(822.00, 394.50) (826.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.004} {0.000} {0.912} {0.388} {4.915} {4.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.339} {} {5.150} {5.055} {} {1} {(848.40, 370.50) (855.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.339} {0.025} {5.151} {5.055} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.095} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.282} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.285} {0.000} {2.073} {5.581} {1.472} {1.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.490}
    {-} {Setup} {1.365}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.075}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.166}
    {=} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.091} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.091} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.096} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.889} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.823} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.993} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.995} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.558} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.335} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.828} {0.609} {3.449} {3.358} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.374} {} {3.755} {3.664} {} {1} {(961.20, 631.50) (963.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.374} {0.051} {3.757} {3.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.296} {} {3.971} {3.881} {} {1} {(1038.00, 607.50) (1030.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.054} {3.973} {3.882} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.151} {} {4.236} {4.145} {} {1} {(1030.80, 448.50) (1023.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.151} {0.048} {4.237} {4.146} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.684} {0.000} {0.942} {} {4.921} {4.830} {} {8} {(1016.40, 367.50) (1021.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.009} {0.000} {0.942} {0.401} {4.930} {4.839} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.343} {} {5.165} {5.074} {} {1} {(1076.40, 391.50) (1083.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.343} {0.023} {5.166} {5.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.091} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.091} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.278} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.303} {0.000} {2.073} {5.581} {1.490} {1.581} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.489}
    {-} {Setup} {1.368}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.071}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.160}
    {=} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.089} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.089} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.098} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.890} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.824} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {1.995} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {1.997} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.560} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.337} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.828} {0.609} {3.449} {3.360} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.306} {0.000} {0.374} {} {3.755} {3.666} {} {1} {(961.20, 631.50) (963.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.374} {0.051} {3.757} {3.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.215} {0.000} {0.296} {} {3.971} {3.882} {} {1} {(1038.00, 607.50) (1030.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.054} {3.973} {3.883} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.263} {0.000} {0.151} {} {4.236} {4.146} {} {1} {(1030.80, 448.50) (1023.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.151} {0.048} {4.237} {4.148} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.684} {0.000} {0.942} {} {4.921} {4.832} {} {8} {(1016.40, 367.50) (1021.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.011} {0.000} {0.942} {0.401} {4.932} {4.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.338} {} {5.160} {5.071} {} {1} {(1124.40, 451.50) (1131.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.000} {0.000} {0.338} {0.020} {5.160} {5.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.089} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.089} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.276} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.302} {0.000} {2.073} {5.581} {1.489} {1.578} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.460}
    {-} {Setup} {1.370}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.041}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.109}
    {=} {Slack Time} {-0.069}
  END_SLK_CLC
  SLK -0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.069} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.069} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.118} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.911} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.845} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.858} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {2.015} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {2.017} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.580} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.357} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.021} {0.000} {0.828} {0.609} {3.447} {3.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.307} {0.000} {0.375} {} {3.754} {3.685} {} {1} {(951.60, 571.50) (954.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.375} {0.052} {3.755} {3.687} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.268} {} {3.948} {3.879} {} {1} {(1028.40, 547.50) (1035.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.268} {0.041} {3.949} {3.880} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.158} {} {4.212} {4.143} {} {1} {(1035.60, 493.50) (1042.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.158} {0.051} {4.213} {4.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.637} {0.000} {0.887} {} {4.850} {4.781} {} {8} {(1057.20, 367.50) (1062.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.025} {0.000} {0.888} {0.372} {4.875} {4.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.333} {} {5.109} {5.040} {} {1} {(937.20, 550.50) (930.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.333} {0.026} {5.109} {5.041} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.069} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.069} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.256} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.273} {0.000} {2.073} {5.581} {1.460} {1.529} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.490}
    {-} {Setup} {1.373}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.067}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.104}
    {=} {Slack Time} {-0.037}
  END_SLK_CLC
  SLK -0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.037} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.037} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.150} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.942} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.876} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {2.047} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {2.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.612} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.389} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.021} {0.000} {0.828} {0.609} {3.447} {3.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.307} {0.000} {0.375} {} {3.754} {3.717} {} {1} {(951.60, 571.50) (954.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.375} {0.052} {3.755} {3.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.268} {} {3.948} {3.911} {} {1} {(1028.40, 547.50) (1035.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.268} {0.041} {3.949} {3.912} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.158} {} {4.212} {4.174} {} {1} {(1035.60, 493.50) (1042.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.158} {0.051} {4.213} {4.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.637} {0.000} {0.887} {} {4.850} {4.813} {} {8} {(1057.20, 367.50) (1062.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.030} {0.000} {0.888} {0.372} {4.881} {4.844} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.324} {} {5.103} {5.066} {} {1} {(1124.40, 490.50) (1131.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.324} {0.021} {5.104} {5.067} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.037} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.037} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.224} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.303} {0.000} {2.073} {5.581} {1.490} {1.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.483}
    {-} {Setup} {1.371}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.098}
    {=} {Slack Time} {-0.036}
  END_SLK_CLC
  SLK -0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.036} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.036} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.151} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.943} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.877} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {2.048} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {2.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.613} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.390} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.021} {0.000} {0.828} {0.609} {3.447} {3.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.307} {0.000} {0.375} {} {3.754} {3.717} {} {1} {(951.60, 571.50) (954.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.375} {0.052} {3.755} {3.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.268} {} {3.948} {3.911} {} {1} {(1028.40, 547.50) (1035.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.268} {0.041} {3.949} {3.913} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.158} {} {4.212} {4.175} {} {1} {(1035.60, 493.50) (1042.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.158} {0.051} {4.213} {4.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.637} {0.000} {0.887} {} {4.850} {4.814} {} {8} {(1057.20, 367.50) (1062.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.019} {0.000} {0.888} {0.372} {4.869} {4.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {5.098} {5.061} {} {1} {(968.40, 430.50) (975.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.329} {0.023} {5.098} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.036} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.036} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.223} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.296} {0.000} {2.073} {5.581} {1.483} {1.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.490}
    {-} {Setup} {1.373}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.067}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.102}
    {=} {Slack Time} {-0.036}
  END_SLK_CLC
  SLK -0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.036} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.036} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.151} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.944} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.878} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.891} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {2.048} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {2.050} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.614} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.390} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.021} {0.000} {0.828} {0.609} {3.447} {3.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.307} {0.000} {0.375} {} {3.754} {3.718} {} {1} {(951.60, 571.50) (954.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.375} {0.052} {3.755} {3.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.268} {} {3.948} {3.912} {} {1} {(1028.40, 547.50) (1035.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.268} {0.041} {3.949} {3.913} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.158} {} {4.212} {4.176} {} {1} {(1035.60, 493.50) (1042.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.158} {0.051} {4.213} {4.177} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.637} {0.000} {0.887} {} {4.850} {4.815} {} {8} {(1057.20, 367.50) (1062.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.030} {0.000} {0.888} {0.372} {4.880} {4.845} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.323} {} {5.102} {5.066} {} {1} {(1122.00, 571.50) (1129.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.000} {0.000} {0.323} {0.020} {5.102} {5.067} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.036} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.036} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.223} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.303} {0.000} {2.073} {5.581} {1.490} {1.525} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.479}
    {-} {Setup} {1.371}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.092}
    {=} {Slack Time} {-0.034}
  END_SLK_CLC
  SLK -0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.034} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.034} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.153} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.945} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.879} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {2.050} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {2.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.615} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.392} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.021} {0.000} {0.828} {0.609} {3.447} {3.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.307} {0.000} {0.375} {} {3.754} {3.720} {} {1} {(951.60, 571.50) (954.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.375} {0.052} {3.755} {3.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.268} {} {3.948} {3.914} {} {1} {(1028.40, 547.50) (1035.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.268} {0.041} {3.949} {3.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.158} {} {4.212} {4.177} {} {1} {(1035.60, 493.50) (1042.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.158} {0.051} {4.213} {4.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.637} {0.000} {0.887} {} {4.850} {4.816} {} {8} {(1057.20, 367.50) (1062.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.013} {0.000} {0.887} {0.372} {4.863} {4.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {5.091} {5.057} {} {1} {(982.80, 391.50) (990.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.329} {0.023} {5.092} {5.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.034} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.034} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.221} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.292} {0.000} {2.073} {5.581} {1.479} {1.514} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.486}
    {-} {Setup} {1.372}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.064}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.085}
    {=} {Slack Time} {-0.021}
  END_SLK_CLC
  SLK -0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.021} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.021} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.166} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.959} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.934} {0.000} {0.496} {} {1.913} {1.893} {} {4} {(1064.40, 733.50) (1040.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.013} {0.000} {0.497} {0.175} {1.927} {1.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.157} {0.000} {0.199} {} {2.084} {2.063} {} {2} {(1033.20, 511.50) (1030.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.199} {0.068} {2.086} {2.065} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.563} {0.000} {0.797} {} {2.649} {2.628} {} {8} {(1009.20, 508.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.000} {0.000} {0.797} {0.308} {2.649} {2.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.777} {0.000} {0.827} {} {3.426} {3.405} {} {11} {(990.00, 514.50) (985.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.021} {0.000} {0.828} {0.609} {3.447} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.307} {0.000} {0.375} {} {3.754} {3.733} {} {1} {(951.60, 571.50) (954.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.375} {0.052} {3.755} {3.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.268} {} {3.948} {3.927} {} {1} {(1028.40, 547.50) (1035.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.268} {0.041} {3.949} {3.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.158} {} {4.212} {4.191} {} {1} {(1035.60, 493.50) (1042.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.158} {0.051} {4.213} {4.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.637} {0.000} {0.887} {} {4.850} {4.830} {} {8} {(1057.20, 367.50) (1062.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.008} {0.000} {0.887} {0.372} {4.858} {4.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.327} {} {5.084} {5.064} {} {1} {(1045.20, 391.50) (1052.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.327} {0.023} {5.085} {5.064} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.021} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.021} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.208} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.299} {0.000} {2.073} {5.581} {1.486} {1.507} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.689}
    {-} {Setup} {0.458}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.181}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.184}
    {=} {Slack Time} {-0.003}
  END_SLK_CLC
  SLK -0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.003} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.003} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.184} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {0.955} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.103} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.114} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.429} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.434} {2.431} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.312} {0.000} {0.375} {} {2.745} {2.742} {} {4} {(502.80, 1024.50) (500.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.376} {0.160} {2.749} {2.746} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.213} {0.000} {0.203} {} {2.962} {2.959} {} {3} {(538.80, 1051.50) (536.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.203} {0.103} {2.963} {2.960} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.155} {0.000} {0.223} {} {3.117} {3.114} {} {2} {(570.00, 1021.50) (572.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.223} {0.077} {3.119} {3.116} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.152} {0.000} {0.123} {} {3.271} {3.268} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.123} {0.020} {3.271} {3.268} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.524} {} {3.765} {3.762} {} {9} {(610.80, 907.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.009} {0.000} {0.524} {0.389} {3.774} {3.771} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.505} {} {4.299} {4.296} {} {4} {(764.40, 913.50) (762.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.505} {0.142} {4.301} {4.298} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.093} {0.000} {0.178} {} {4.393} {4.391} {} {1} {(766.80, 868.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.178} {0.018} {4.394} {4.391} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC11_n19} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.481} {} {4.872} {4.869} {} {8} {(759.60, 874.50) (754.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN11_n19} {} {0.008} {0.000} {0.481} {0.358} {4.880} {4.877} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {D} {^} {Y} {v} {} {AOI22X1} {0.139} {0.000} {0.255} {} {5.019} {5.016} {} {1} {(663.60, 850.50) (666.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n24} {} {0.000} {0.000} {0.255} {0.026} {5.019} {5.016} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.164} {0.000} {0.226} {} {5.183} {5.180} {} {1} {(651.60, 844.50) (651.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.226} {0.027} {5.184} {5.181} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.003} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.003} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.190} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.502} {0.000} {1.775} {5.581} {0.689} {0.692} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.986}
    {-} {Setup} {0.493}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.443}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.351}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.092} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.092} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.279} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.799} {0.000} {1.891} {5.581} {0.986} {1.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.156} {0.000} {0.826} {} {2.141} {2.233} {} {2} {(1117.20, 688.50) (1141.20, 700.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.003} {0.000} {0.826} {0.299} {2.144} {2.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.564} {0.000} {0.502} {} {2.708} {2.800} {} {3} {(1148.40, 733.50) (1146.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.502} {0.120} {2.709} {2.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.393} {0.000} {0.353} {} {3.103} {3.194} {} {2} {(1141.20, 751.50) (1138.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.353} {0.101} {3.105} {3.197} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.331} {0.000} {0.327} {} {3.436} {3.528} {} {2} {(1126.80, 847.50) (1124.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.000} {0.000} {0.327} {0.090} {3.436} {3.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.237} {} {3.689} {3.781} {} {1} {(1136.40, 844.50) (1138.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.237} {0.067} {3.692} {3.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.488} {0.000} {0.621} {} {4.180} {4.272} {} {5} {(1129.20, 910.50) (1138.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.621} {0.225} {4.185} {4.277} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.368} {0.000} {0.264} {} {4.553} {4.645} {} {2} {(1093.20, 910.50) (1100.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.264} {0.093} {4.556} {4.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.356} {0.000} {0.319} {} {4.912} {5.003} {} {2} {(1090.80, 910.50) (1083.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.006} {0.000} {0.319} {0.119} {4.917} {5.009} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.210} {0.000} {0.143} {} {5.128} {5.220} {} {1} {(1090.80, 871.50) (1083.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.001} {0.000} {0.143} {0.029} {5.128} {5.220} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.092} {0.000} {0.107} {} {5.220} {5.312} {} {1} {(1088.40, 844.50) (1086.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.107} {0.032} {5.221} {5.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.129} {0.000} {0.146} {} {5.350} {5.442} {} {1} {(1102.80, 847.50) (1100.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.146} {0.044} {5.351} {5.443} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.092} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.092} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.095} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.799} {0.000} {1.891} {5.581} {0.986} {0.894} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.879}
    {-} {Setup} {0.488}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.341}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.202}
    {=} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.139} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.139} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.326} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.245} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.256} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.571} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.434} {2.573} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.312} {0.000} {0.375} {} {2.745} {2.884} {} {4} {(502.80, 1024.50) (500.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.376} {0.160} {2.749} {2.888} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.213} {0.000} {0.203} {} {2.962} {3.101} {} {3} {(538.80, 1051.50) (536.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.203} {0.103} {2.963} {3.102} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.155} {0.000} {0.223} {} {3.117} {3.256} {} {2} {(570.00, 1021.50) (572.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.223} {0.077} {3.119} {3.258} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.152} {0.000} {0.123} {} {3.271} {3.410} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.123} {0.020} {3.271} {3.410} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.524} {} {3.765} {3.904} {} {9} {(610.80, 907.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.009} {0.000} {0.524} {0.389} {3.774} {3.913} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.505} {} {4.299} {4.438} {} {4} {(764.40, 913.50) (762.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.505} {0.142} {4.301} {4.440} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.093} {0.000} {0.178} {} {4.393} {4.533} {} {1} {(766.80, 868.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.178} {0.018} {4.394} {4.533} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC11_n19} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.481} {} {4.872} {5.011} {} {8} {(759.60, 874.50) (754.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN11_n19} {} {0.005} {0.000} {0.481} {0.358} {4.877} {5.016} {} {} {} 
    INST {I0/LD/T_SR_0/U28} {D} {^} {Y} {v} {} {AOI22X1} {0.168} {0.000} {0.274} {} {5.045} {5.184} {} {1} {(764.40, 811.50) (762.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n23} {} {0.001} {0.000} {0.274} {0.038} {5.046} {5.185} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.155} {0.000} {0.215} {} {5.201} {5.341} {} {1} {(694.80, 817.50) (694.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.000} {0.000} {0.215} {0.020} {5.202} {5.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.139} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.139} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.048} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.692} {0.000} {1.891} {5.581} {0.879} {0.740} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.894}
    {-} {Setup} {0.483}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.362}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.199}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.162} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.162} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.349} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.121} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.268} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.280} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.595} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.434} {2.596} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.312} {0.000} {0.375} {} {2.745} {2.907} {} {4} {(502.80, 1024.50) (500.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.376} {0.160} {2.749} {2.911} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.213} {0.000} {0.203} {} {2.962} {3.124} {} {3} {(538.80, 1051.50) (536.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.203} {0.103} {2.963} {3.125} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.155} {0.000} {0.223} {} {3.117} {3.280} {} {2} {(570.00, 1021.50) (572.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.223} {0.077} {3.119} {3.281} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.152} {0.000} {0.123} {} {3.271} {3.433} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.123} {0.020} {3.271} {3.433} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.524} {} {3.765} {3.927} {} {9} {(610.80, 907.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.009} {0.000} {0.524} {0.389} {3.774} {3.936} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.505} {} {4.299} {4.461} {} {4} {(764.40, 913.50) (762.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.505} {0.142} {4.301} {4.463} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.093} {0.000} {0.178} {} {4.393} {4.556} {} {1} {(766.80, 868.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.178} {0.018} {4.394} {4.556} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC11_n19} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.481} {} {4.872} {5.034} {} {8} {(759.60, 874.50) (754.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN11_n19} {} {0.005} {0.000} {0.481} {0.358} {4.877} {5.039} {} {} {} 
    INST {I0/LD/T_SR_0/U26} {D} {^} {Y} {v} {} {AOI22X1} {0.152} {0.000} {0.264} {} {5.029} {5.192} {} {1} {(764.40, 850.50) (762.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n22} {} {0.001} {0.000} {0.264} {0.031} {5.031} {5.193} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {C} {v} {Y} {^} {} {OAI21X1} {0.168} {0.000} {0.227} {} {5.198} {5.361} {} {1} {(786.00, 817.50) (786.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.001} {0.000} {0.227} {0.028} {5.199} {5.362} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.162} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.162} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.025} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.707} {0.000} {1.891} {5.581} {0.894} {0.732} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.952}
    {-} {Setup} {0.499}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.403}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.239}
    {=} {Slack Time} {0.164}
  END_SLK_CLC
  SLK 0.164
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.164} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.164} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.351} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.270} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.281} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.596} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.434} {2.597} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.312} {0.000} {0.375} {} {2.745} {2.909} {} {4} {(502.80, 1024.50) (500.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.376} {0.160} {2.749} {2.913} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.213} {0.000} {0.203} {} {2.962} {3.126} {} {3} {(538.80, 1051.50) (536.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.203} {0.103} {2.963} {3.126} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.155} {0.000} {0.223} {} {3.117} {3.281} {} {2} {(570.00, 1021.50) (572.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.223} {0.077} {3.119} {3.283} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.152} {0.000} {0.123} {} {3.271} {3.435} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.123} {0.020} {3.271} {3.435} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.524} {} {3.765} {3.928} {} {9} {(610.80, 907.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.009} {0.000} {0.524} {0.389} {3.774} {3.938} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.505} {} {4.299} {4.462} {} {4} {(764.40, 913.50) (762.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.505} {0.142} {4.301} {4.465} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.093} {0.000} {0.178} {} {4.393} {4.557} {} {1} {(766.80, 868.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.178} {0.018} {4.394} {4.558} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC11_n19} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.481} {} {4.872} {5.036} {} {8} {(759.60, 874.50) (754.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN11_n19} {} {0.014} {0.000} {0.481} {0.358} {4.886} {5.050} {} {} {} 
    INST {I0/LD/T_SR_0/U36} {D} {^} {Y} {v} {} {AOI22X1} {0.180} {0.000} {0.283} {} {5.067} {5.230} {} {1} {(471.60, 811.50) (474.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.283} {0.044} {5.068} {5.232} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.214} {} {5.238} {5.402} {} {1} {(423.60, 877.50) (423.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.214} {0.026} {5.239} {5.403} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.164} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.164} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.023} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.765} {0.000} {1.938} {5.581} {0.952} {0.788} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.618}
    {-} {Setup} {0.442}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.126}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.961}
    {=} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.165} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.165} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.352} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.123} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.271} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.282} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.597} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.433} {2.598} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {^} {Y} {v} {} {NAND3X1} {0.152} {0.000} {0.237} {} {2.586} {2.750} {} {2} {(493.20, 961.50) (495.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.237} {0.070} {2.588} {2.752} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.313} {0.000} {0.413} {} {2.901} {3.065} {} {4} {(548.40, 988.50) (550.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n29} {} {0.005} {0.000} {0.413} {0.149} {2.905} {3.070} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {^} {Y} {v} {} {INVX2} {0.200} {0.000} {0.218} {} {3.105} {3.270} {} {3} {(622.80, 1030.50) (625.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n50} {} {0.001} {0.000} {0.218} {0.105} {3.106} {3.271} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.320} {0.000} {0.347} {} {3.426} {3.590} {} {2} {(634.80, 937.50) (642.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.000} {0.000} {0.347} {0.092} {3.426} {3.590} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {A} {^} {Y} {^} {} {AND2X2} {0.170} {0.000} {0.089} {} {3.596} {3.761} {} {1} {(658.80, 931.50) (666.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.089} {0.029} {3.596} {3.761} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {^} {Y} {v} {} {NOR2X1} {0.418} {0.000} {0.543} {} {4.014} {4.179} {} {4} {(673.20, 934.50) (675.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.543} {0.157} {4.016} {4.181} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.103} {0.000} {0.194} {} {4.119} {4.284} {} {1} {(678.00, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.001} {0.000} {0.194} {0.023} {4.120} {4.284} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC12_n58} {A} {^} {Y} {^} {} {BUFX2} {0.481} {0.000} {0.477} {} {4.601} {4.765} {} {8} {(692.40, 847.50) (697.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN12_n58} {} {0.005} {0.000} {0.477} {0.356} {4.605} {4.770} {} {} {} 
    INST {I0/LD/T_SR_1/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.215} {0.000} {0.217} {} {4.821} {4.985} {} {1} {(730.80, 868.50) (730.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n56} {} {0.001} {0.000} {0.217} {0.028} {4.821} {4.986} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.140} {0.000} {0.231} {} {4.961} {5.126} {} {1} {(718.80, 904.50) (718.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n47} {} {0.000} {0.000} {0.231} {0.020} {4.961} {5.126} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.165} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.165} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.022} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.431} {0.000} {1.711} {5.581} {0.618} {0.453} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.950}
    {-} {Setup} {0.495}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.405}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.220}
    {=} {Slack Time} {0.185}
  END_SLK_CLC
  SLK 0.185
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.185} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.185} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.372} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.143} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.291} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.302} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.617} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.434} {2.618} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.312} {0.000} {0.375} {} {2.745} {2.930} {} {4} {(502.80, 1024.50) (500.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.376} {0.160} {2.749} {2.934} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.213} {0.000} {0.203} {} {2.962} {3.147} {} {3} {(538.80, 1051.50) (536.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.203} {0.103} {2.963} {3.147} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.155} {0.000} {0.223} {} {3.117} {3.302} {} {2} {(570.00, 1021.50) (572.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.223} {0.077} {3.119} {3.304} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.152} {0.000} {0.123} {} {3.271} {3.456} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.123} {0.020} {3.271} {3.456} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.524} {} {3.765} {3.949} {} {9} {(610.80, 907.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.009} {0.000} {0.524} {0.389} {3.774} {3.959} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.505} {} {4.299} {4.483} {} {4} {(764.40, 913.50) (762.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.505} {0.142} {4.301} {4.486} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.093} {0.000} {0.178} {} {4.393} {4.578} {} {1} {(766.80, 868.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.178} {0.018} {4.394} {4.579} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC11_n19} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.481} {} {4.872} {5.057} {} {8} {(759.60, 874.50) (754.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN11_n19} {} {0.014} {0.000} {0.481} {0.358} {4.886} {5.071} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {D} {^} {Y} {v} {} {AOI22X1} {0.166} {0.000} {0.273} {} {5.052} {5.237} {} {1} {(495.60, 790.50) (493.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n26} {} {0.001} {0.000} {0.273} {0.037} {5.054} {5.239} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.166} {0.000} {0.223} {} {5.219} {5.404} {} {1} {(421.20, 784.50) (421.20, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.223} {0.025} {5.220} {5.405} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.185} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.185} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.002} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.763} {0.000} {1.938} {5.581} {0.950} {0.765} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.926}
    {-} {Setup} {0.491}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.385}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.198}
    {=} {Slack Time} {0.187}
  END_SLK_CLC
  SLK 0.187
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.187} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.187} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.374} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.145} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.293} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.304} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.619} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.434} {2.621} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.312} {0.000} {0.375} {} {2.745} {2.932} {} {4} {(502.80, 1024.50) (500.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.376} {0.160} {2.749} {2.936} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.213} {0.000} {0.203} {} {2.962} {3.149} {} {3} {(538.80, 1051.50) (536.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.203} {0.103} {2.963} {3.150} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.155} {0.000} {0.223} {} {3.117} {3.304} {} {2} {(570.00, 1021.50) (572.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.223} {0.077} {3.119} {3.306} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.152} {0.000} {0.123} {} {3.271} {3.458} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.123} {0.020} {3.271} {3.458} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.524} {} {3.765} {3.952} {} {9} {(610.80, 907.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.009} {0.000} {0.524} {0.389} {3.774} {3.961} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.505} {} {4.299} {4.486} {} {4} {(764.40, 913.50) (762.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.505} {0.142} {4.301} {4.488} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.093} {0.000} {0.178} {} {4.393} {4.581} {} {1} {(766.80, 868.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.178} {0.018} {4.394} {4.581} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC11_n19} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.481} {} {4.872} {5.059} {} {8} {(759.60, 874.50) (754.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN11_n19} {} {0.012} {0.000} {0.481} {0.358} {4.884} {5.071} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {D} {^} {Y} {v} {} {AOI22X1} {0.147} {0.000} {0.260} {} {5.031} {5.218} {} {1} {(598.80, 811.50) (596.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.001} {0.000} {0.260} {0.029} {5.032} {5.219} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.165} {0.000} {0.226} {} {5.197} {5.384} {} {1} {(591.60, 784.50) (591.60, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.226} {0.027} {5.198} {5.385} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.187} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.187} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.000} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.739} {0.000} {1.926} {5.581} {0.926} {0.739} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.955}
    {-} {Setup} {0.496}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.410}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.188}
    {=} {Slack Time} {0.221}
  END_SLK_CLC
  SLK 0.221
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.221} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.408} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.180} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.327} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.339} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.654} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.434} {2.655} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.312} {0.000} {0.375} {} {2.745} {2.967} {} {4} {(502.80, 1024.50) (500.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.376} {0.160} {2.749} {2.970} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.213} {0.000} {0.203} {} {2.962} {3.183} {} {3} {(538.80, 1051.50) (536.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.203} {0.103} {2.963} {3.184} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.155} {0.000} {0.223} {} {3.117} {3.339} {} {2} {(570.00, 1021.50) (572.40, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.002} {0.000} {0.223} {0.077} {3.119} {3.340} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.152} {0.000} {0.123} {} {3.271} {3.492} {} {1} {(586.80, 910.50) (589.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.123} {0.020} {3.271} {3.492} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.524} {} {3.765} {3.986} {} {9} {(610.80, 907.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.009} {0.000} {0.524} {0.389} {3.774} {3.995} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.525} {0.000} {0.505} {} {4.299} {4.520} {} {4} {(764.40, 913.50) (762.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.505} {0.142} {4.301} {4.522} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.093} {0.000} {0.178} {} {4.393} {4.615} {} {1} {(766.80, 868.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.178} {0.018} {4.394} {4.615} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC11_n19} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.481} {} {4.872} {5.093} {} {8} {(759.60, 874.50) (754.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN11_n19} {} {0.015} {0.000} {0.481} {0.358} {4.887} {5.108} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {D} {^} {Y} {v} {} {AOI22X1} {0.142} {0.000} {0.257} {} {5.029} {5.250} {} {1} {(490.80, 850.50) (493.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.001} {0.000} {0.257} {0.027} {5.029} {5.251} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.221} {} {5.188} {5.409} {} {1} {(486.00, 877.50) (486.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.221} {0.024} {5.188} {5.410} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.221} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.034} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.768} {0.000} {1.938} {5.581} {0.955} {0.734} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.953}
    {-} {Setup} {0.496}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.407}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.139}
    {=} {Slack Time} {0.268}
  END_SLK_CLC
  SLK 0.268
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.268} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.268} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.455} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {1.226} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {1.922} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {1.923} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {2.182} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {2.188} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {2.492} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {2.500} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.194} {0.000} {0.221} {} {2.427} {2.695} {} {1} {(517.20, 994.50) (514.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.221} {0.035} {2.428} {2.696} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.356} {} {2.656} {2.924} {} {2} {(526.80, 961.50) (529.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.356} {0.065} {2.657} {2.925} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.177} {} {2.743} {3.011} {} {1} {(529.20, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.177} {0.038} {2.743} {3.011} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC21_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {2.914} {3.182} {} {3} {(522.00, 910.50) (524.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.171} {0.116} {2.916} {3.184} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.202} {0.000} {0.238} {} {3.118} {3.386} {} {2} {(594.00, 937.50) (596.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.238} {0.101} {3.121} {3.389} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.126} {0.000} {0.123} {} {3.246} {3.514} {} {1} {(762.00, 931.50) (764.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.123} {0.051} {3.248} {3.516} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.394} {} {3.544} {3.812} {} {2} {(872.40, 907.50) (874.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.394} {0.099} {3.546} {3.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.320} {0.000} {0.296} {} {3.866} {4.134} {} {2} {(850.80, 964.50) (848.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.296} {0.091} {3.867} {4.134} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.342} {0.000} {0.365} {} {4.209} {4.476} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.002} {0.000} {0.365} {0.102} {4.211} {4.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.219} {} {4.463} {4.731} {} {1} {(910.80, 937.50) (913.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.219} {0.060} {4.464} {4.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.350} {0.000} {0.408} {} {4.814} {5.082} {} {3} {(942.00, 931.50) (951.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.408} {0.139} {4.818} {5.086} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC36_rptr_nxt_3} {A} {^} {Y} {^} {} {BUFX2} {0.319} {0.000} {0.178} {} {5.137} {5.405} {} {3} {(985.20, 994.50) (990.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPN36_rptr_nxt_3} {} {0.002} {0.000} {0.178} {0.117} {5.139} {5.407} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.268} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.268} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.081} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.766} {0.000} {1.891} {5.581} {0.953} {0.685} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.967}
    {-} {Setup} {0.052}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.865}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.591}
    {=} {Slack Time} {0.274}
  END_SLK_CLC
  SLK 0.274
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.274} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.274} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.461} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {1.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {1.928} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {1.929} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {2.188} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {2.194} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {2.498} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {2.506} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.194} {0.000} {0.221} {} {2.427} {2.701} {} {1} {(517.20, 994.50) (514.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.221} {0.035} {2.428} {2.702} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.356} {} {2.656} {2.930} {} {2} {(526.80, 961.50) (529.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.356} {0.065} {2.657} {2.931} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.177} {} {2.743} {3.017} {} {1} {(529.20, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.177} {0.038} {2.743} {3.017} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC21_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {2.914} {3.188} {} {3} {(522.00, 910.50) (524.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.171} {0.116} {2.916} {3.190} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.202} {0.000} {0.238} {} {3.118} {3.392} {} {2} {(594.00, 937.50) (596.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.238} {0.101} {3.121} {3.395} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.126} {0.000} {0.123} {} {3.246} {3.520} {} {1} {(762.00, 931.50) (764.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.123} {0.051} {3.248} {3.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.394} {} {3.544} {3.818} {} {2} {(872.40, 907.50) (874.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.394} {0.099} {3.546} {3.820} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.320} {0.000} {0.296} {} {3.866} {4.140} {} {2} {(850.80, 964.50) (848.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.296} {0.091} {3.867} {4.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.342} {0.000} {0.365} {} {4.209} {4.482} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.002} {0.000} {0.365} {0.102} {4.211} {4.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.219} {} {4.463} {4.737} {} {1} {(910.80, 937.50) (913.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.219} {0.060} {4.464} {4.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.350} {0.000} {0.408} {} {4.814} {5.088} {} {3} {(942.00, 931.50) (951.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.408} {0.139} {4.818} {5.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.325} {0.000} {0.264} {} {5.143} {5.417} {} {2} {(982.80, 991.50) (975.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.264} {0.093} {5.145} {5.419} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.436} {0.000} {0.494} {} {5.582} {5.855} {} {2} {(992.40, 991.50) (999.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.009} {0.000} {0.494} {0.173} {5.591} {5.865} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.274} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.274} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.087} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.780} {0.000} {1.891} {5.581} {0.967} {0.693} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.861}
    {-} {Setup} {0.489}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.322}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.949}
    {=} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.372} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.372} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.559} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.478} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.490} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.805} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.433} {2.806} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {^} {Y} {v} {} {NAND3X1} {0.152} {0.000} {0.237} {} {2.586} {2.958} {} {2} {(493.20, 961.50) (495.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.237} {0.070} {2.588} {2.960} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.313} {0.000} {0.413} {} {2.901} {3.273} {} {4} {(548.40, 988.50) (550.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n29} {} {0.005} {0.000} {0.413} {0.149} {2.905} {3.278} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {^} {Y} {v} {} {INVX2} {0.200} {0.000} {0.218} {} {3.105} {3.478} {} {3} {(622.80, 1030.50) (625.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n50} {} {0.001} {0.000} {0.218} {0.105} {3.106} {3.478} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.320} {0.000} {0.347} {} {3.426} {3.798} {} {2} {(634.80, 937.50) (642.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.000} {0.000} {0.347} {0.092} {3.426} {3.798} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {A} {^} {Y} {^} {} {AND2X2} {0.170} {0.000} {0.089} {} {3.596} {3.969} {} {1} {(658.80, 931.50) (666.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.089} {0.029} {3.596} {3.969} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {^} {Y} {v} {} {NOR2X1} {0.418} {0.000} {0.543} {} {4.014} {4.387} {} {4} {(673.20, 934.50) (675.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.543} {0.157} {4.016} {4.389} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.103} {0.000} {0.194} {} {4.119} {4.492} {} {1} {(678.00, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.001} {0.000} {0.194} {0.023} {4.120} {4.492} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC12_n58} {A} {^} {Y} {^} {} {BUFX2} {0.481} {0.000} {0.477} {} {4.601} {4.973} {} {8} {(692.40, 847.50) (697.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN12_n58} {} {0.006} {0.000} {0.477} {0.356} {4.607} {4.979} {} {} {} 
    INST {I0/LD/T_SR_1/U28} {D} {^} {Y} {v} {} {AOI22X1} {0.181} {0.000} {0.281} {} {4.788} {5.160} {} {1} {(730.80, 811.50) (733.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n54} {} {0.001} {0.000} {0.281} {0.044} {4.789} {5.161} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.160} {0.000} {0.210} {} {4.949} {5.321} {} {1} {(622.80, 817.50) (622.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.000} {0.000} {0.210} {0.021} {4.949} {5.322} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.372} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.372} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.185} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.674} {0.000} {1.889} {5.581} {0.861} {0.489} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.954}
    {-} {Setup} {0.394}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.510}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.119}
    {=} {Slack Time} {0.391}
  END_SLK_CLC
  SLK 0.391
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.391} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.391} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.578} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {1.350} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {2.045} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {2.046} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {2.305} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {2.311} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {2.615} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {2.624} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.194} {0.000} {0.221} {} {2.427} {2.818} {} {1} {(517.20, 994.50) (514.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.221} {0.035} {2.428} {2.819} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.356} {} {2.656} {3.047} {} {2} {(526.80, 961.50) (529.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.356} {0.065} {2.657} {3.048} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.177} {} {2.743} {3.134} {} {1} {(529.20, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.177} {0.038} {2.743} {3.135} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC21_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {2.914} {3.305} {} {3} {(522.00, 910.50) (524.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.171} {0.116} {2.916} {3.307} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.202} {0.000} {0.238} {} {3.118} {3.509} {} {2} {(594.00, 937.50) (596.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.238} {0.101} {3.121} {3.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.126} {0.000} {0.123} {} {3.246} {3.638} {} {1} {(762.00, 931.50) (764.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.123} {0.051} {3.248} {3.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.394} {} {3.544} {3.935} {} {2} {(872.40, 907.50) (874.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.394} {0.099} {3.546} {3.937} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.320} {0.000} {0.296} {} {3.866} {4.258} {} {2} {(850.80, 964.50) (848.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.296} {0.091} {3.867} {4.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.342} {0.000} {0.365} {} {4.209} {4.600} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.002} {0.000} {0.365} {0.102} {4.211} {4.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.219} {} {4.463} {4.855} {} {1} {(910.80, 937.50) (913.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.219} {0.060} {4.464} {4.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.350} {0.000} {0.408} {} {4.814} {5.205} {} {3} {(942.00, 931.50) (951.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.408} {0.139} {4.818} {5.209} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {^} {} {XOR2X1} {0.300} {0.000} {0.294} {} {5.118} {5.509} {} {2} {(982.80, 991.50) (975.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.001} {0.000} {0.294} {0.092} {5.119} {5.510} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.391} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.391} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.204} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.767} {0.000} {1.891} {5.581} {0.954} {0.563} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.882}
    {-} {Setup} {0.478}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.355}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.946}
    {=} {Slack Time} {0.408}
  END_SLK_CLC
  SLK 0.408
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.408} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.408} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.595} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.367} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.514} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.526} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.841} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.433} {2.842} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {^} {Y} {v} {} {NAND3X1} {0.152} {0.000} {0.237} {} {2.586} {2.994} {} {2} {(493.20, 961.50) (495.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.237} {0.070} {2.588} {2.996} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.313} {0.000} {0.413} {} {2.901} {3.309} {} {4} {(548.40, 988.50) (550.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n29} {} {0.005} {0.000} {0.413} {0.149} {2.905} {3.314} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {^} {Y} {v} {} {INVX2} {0.200} {0.000} {0.218} {} {3.105} {3.513} {} {3} {(622.80, 1030.50) (625.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n50} {} {0.001} {0.000} {0.218} {0.105} {3.106} {3.514} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.320} {0.000} {0.347} {} {3.426} {3.834} {} {2} {(634.80, 937.50) (642.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.000} {0.000} {0.347} {0.092} {3.426} {3.834} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {A} {^} {Y} {^} {} {AND2X2} {0.170} {0.000} {0.089} {} {3.596} {4.004} {} {1} {(658.80, 931.50) (666.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.089} {0.029} {3.596} {4.004} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {^} {Y} {v} {} {NOR2X1} {0.418} {0.000} {0.543} {} {4.014} {4.423} {} {4} {(673.20, 934.50) (675.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.543} {0.157} {4.016} {4.425} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.103} {0.000} {0.194} {} {4.119} {4.528} {} {1} {(678.00, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.001} {0.000} {0.194} {0.023} {4.120} {4.528} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC12_n58} {A} {^} {Y} {^} {} {BUFX2} {0.481} {0.000} {0.477} {} {4.601} {5.009} {} {8} {(692.40, 847.50) (697.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN12_n58} {} {0.006} {0.000} {0.477} {0.356} {4.607} {5.015} {} {} {} 
    INST {I0/LD/T_SR_1/U26} {D} {^} {Y} {v} {} {AOI22X1} {0.151} {0.000} {0.261} {} {4.757} {5.166} {} {1} {(730.80, 850.50) (728.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n55} {} {0.001} {0.000} {0.261} {0.031} {4.758} {5.166} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {C} {v} {Y} {^} {} {OAI21X1} {0.187} {0.000} {0.236} {} {4.945} {5.353} {} {1} {(706.80, 877.50) (706.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n46} {} {0.001} {0.000} {0.236} {0.038} {4.946} {5.355} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.408} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.408} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.221} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.695} {0.000} {1.891} {5.581} {0.882} {0.474} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.926}
    {-} {Setup} {0.494}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.382}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.935}
    {=} {Slack Time} {0.447}
  END_SLK_CLC
  SLK 0.447
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.447} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.447} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.634} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.405} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.553} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.564} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.879} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.433} {2.880} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {^} {Y} {v} {} {NAND3X1} {0.152} {0.000} {0.237} {} {2.586} {3.033} {} {2} {(493.20, 961.50) (495.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.237} {0.070} {2.588} {3.035} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.313} {0.000} {0.413} {} {2.901} {3.348} {} {4} {(548.40, 988.50) (550.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n29} {} {0.005} {0.000} {0.413} {0.149} {2.905} {3.352} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {^} {Y} {v} {} {INVX2} {0.200} {0.000} {0.218} {} {3.105} {3.552} {} {3} {(622.80, 1030.50) (625.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n50} {} {0.001} {0.000} {0.218} {0.105} {3.106} {3.553} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.320} {0.000} {0.347} {} {3.426} {3.873} {} {2} {(634.80, 937.50) (642.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.000} {0.000} {0.347} {0.092} {3.426} {3.873} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {A} {^} {Y} {^} {} {AND2X2} {0.170} {0.000} {0.089} {} {3.596} {4.043} {} {1} {(658.80, 931.50) (666.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.089} {0.029} {3.596} {4.043} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {^} {Y} {v} {} {NOR2X1} {0.418} {0.000} {0.543} {} {4.014} {4.461} {} {4} {(673.20, 934.50) (675.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.543} {0.157} {4.016} {4.463} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.103} {0.000} {0.194} {} {4.119} {4.566} {} {1} {(678.00, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.001} {0.000} {0.194} {0.023} {4.120} {4.567} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC12_n58} {A} {^} {Y} {^} {} {BUFX2} {0.481} {0.000} {0.477} {} {4.601} {5.048} {} {8} {(692.40, 847.50) (697.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN12_n58} {} {0.009} {0.000} {0.477} {0.356} {4.609} {5.056} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.264} {} {4.766} {5.213} {} {1} {(591.60, 850.50) (594.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n52} {} {0.001} {0.000} {0.264} {0.033} {4.767} {5.214} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.167} {0.000} {0.219} {} {4.934} {5.381} {} {1} {(562.80, 817.50) (562.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n43} {} {0.001} {0.000} {0.219} {0.027} {4.935} {5.382} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.447} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.447} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.260} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.739} {0.000} {1.926} {5.581} {0.926} {0.479} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.939}
    {-} {Setup} {0.497}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.392}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.943}
    {=} {Slack Time} {0.449}
  END_SLK_CLC
  SLK 0.449
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.449} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.449} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.636} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.408} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.555} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.567} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.882} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.433} {2.883} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {^} {Y} {v} {} {NAND3X1} {0.152} {0.000} {0.237} {} {2.586} {3.035} {} {2} {(493.20, 961.50) (495.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.237} {0.070} {2.588} {3.037} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.313} {0.000} {0.413} {} {2.901} {3.350} {} {4} {(548.40, 988.50) (550.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n29} {} {0.005} {0.000} {0.413} {0.149} {2.905} {3.355} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {^} {Y} {v} {} {INVX2} {0.200} {0.000} {0.218} {} {3.105} {3.554} {} {3} {(622.80, 1030.50) (625.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n50} {} {0.001} {0.000} {0.218} {0.105} {3.106} {3.555} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.320} {0.000} {0.347} {} {3.426} {3.875} {} {2} {(634.80, 937.50) (642.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.000} {0.000} {0.347} {0.092} {3.426} {3.875} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {A} {^} {Y} {^} {} {AND2X2} {0.170} {0.000} {0.089} {} {3.596} {4.045} {} {1} {(658.80, 931.50) (666.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.089} {0.029} {3.596} {4.045} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {^} {Y} {v} {} {NOR2X1} {0.418} {0.000} {0.543} {} {4.014} {4.464} {} {4} {(673.20, 934.50) (675.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.543} {0.157} {4.016} {4.466} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.103} {0.000} {0.194} {} {4.119} {4.569} {} {1} {(678.00, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.001} {0.000} {0.194} {0.023} {4.120} {4.569} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC12_n58} {A} {^} {Y} {^} {} {BUFX2} {0.481} {0.000} {0.477} {} {4.601} {5.050} {} {8} {(692.40, 847.50) (697.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN12_n58} {} {0.011} {0.000} {0.477} {0.356} {4.612} {5.061} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {D} {^} {Y} {v} {} {AOI22X1} {0.164} {0.000} {0.269} {} {4.776} {5.225} {} {1} {(514.80, 811.50) (512.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n51} {} {0.001} {0.000} {0.269} {0.037} {4.777} {5.226} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.165} {0.000} {0.216} {} {4.942} {5.391} {} {1} {(466.80, 784.50) (466.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.216} {0.025} {4.943} {5.392} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.449} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.449} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.262} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.752} {0.000} {1.935} {5.581} {0.939} {0.490} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.314}
    {-} {Setup} {0.303}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.961}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.506}
    {=} {Slack Time} {0.455}
  END_SLK_CLC
  SLK 0.455
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.455} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.455} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.642} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.799} {0.000} {1.891} {5.581} {0.986} {1.441} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.156} {0.000} {0.826} {} {2.141} {2.596} {} {2} {(1117.20, 688.50) (1141.20, 700.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.003} {0.000} {0.826} {0.299} {2.144} {2.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.564} {0.000} {0.502} {} {2.708} {3.163} {} {3} {(1148.40, 733.50) (1146.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.502} {0.120} {2.709} {3.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.393} {0.000} {0.353} {} {3.103} {3.558} {} {2} {(1141.20, 751.50) (1138.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.353} {0.101} {3.105} {3.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.331} {0.000} {0.327} {} {3.436} {3.891} {} {2} {(1126.80, 847.50) (1124.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.000} {0.000} {0.327} {0.090} {3.436} {3.891} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.237} {} {3.689} {4.144} {} {1} {(1136.40, 844.50) (1138.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.237} {0.067} {3.692} {4.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.488} {0.000} {0.621} {} {4.180} {4.635} {} {5} {(1129.20, 910.50) (1138.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.621} {0.225} {4.185} {4.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XOR2X1} {0.319} {0.000} {0.294} {} {4.503} {4.958} {} {2} {(1093.20, 910.50) (1100.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.294} {0.092} {4.506} {4.961} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.455} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.455} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.268} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.127} {0.000} {1.263} {5.581} {0.314} {-0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.951}
    {-} {Setup} {0.498}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.403}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.928}
    {=} {Slack Time} {0.475}
  END_SLK_CLC
  SLK 0.475
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.475} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.475} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.662} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.434} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.581} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.592} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.908} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.433} {2.909} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {^} {Y} {v} {} {NAND3X1} {0.152} {0.000} {0.237} {} {2.586} {3.061} {} {2} {(493.20, 961.50) (495.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.237} {0.070} {2.588} {3.063} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.313} {0.000} {0.413} {} {2.901} {3.376} {} {4} {(548.40, 988.50) (550.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n29} {} {0.005} {0.000} {0.413} {0.149} {2.905} {3.380} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {^} {Y} {v} {} {INVX2} {0.200} {0.000} {0.218} {} {3.105} {3.580} {} {3} {(622.80, 1030.50) (625.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n50} {} {0.001} {0.000} {0.218} {0.105} {3.106} {3.581} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.320} {0.000} {0.347} {} {3.426} {3.901} {} {2} {(634.80, 937.50) (642.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.000} {0.000} {0.347} {0.092} {3.426} {3.901} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {A} {^} {Y} {^} {} {AND2X2} {0.170} {0.000} {0.089} {} {3.596} {4.071} {} {1} {(658.80, 931.50) (666.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.089} {0.029} {3.596} {4.071} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {^} {Y} {v} {} {NOR2X1} {0.418} {0.000} {0.543} {} {4.014} {4.490} {} {4} {(673.20, 934.50) (675.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.543} {0.157} {4.016} {4.492} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.103} {0.000} {0.194} {} {4.119} {4.595} {} {1} {(678.00, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.001} {0.000} {0.194} {0.023} {4.120} {4.595} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC12_n58} {A} {^} {Y} {^} {} {BUFX2} {0.481} {0.000} {0.477} {} {4.601} {5.076} {} {8} {(692.40, 847.50) (697.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN12_n58} {} {0.012} {0.000} {0.477} {0.356} {4.612} {5.087} {} {} {} 
    INST {I0/LD/T_SR_1/U36} {D} {^} {Y} {v} {} {AOI22X1} {0.145} {0.000} {0.257} {} {4.757} {5.232} {} {1} {(442.80, 811.50) (445.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n50} {} {0.001} {0.000} {0.257} {0.028} {4.758} {5.233} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.169} {0.000} {0.216} {} {4.927} {5.402} {} {1} {(416.40, 817.50) (416.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.216} {0.029} {4.928} {5.403} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.475} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.475} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.288} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.764} {0.000} {1.938} {5.581} {0.951} {0.476} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.956}
    {-} {Setup} {0.493}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.413}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.936}
    {=} {Slack Time} {0.477}
  END_SLK_CLC
  SLK 0.477
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.477} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.477} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.664} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.583} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.594} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.909} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.433} {2.910} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {^} {Y} {v} {} {NAND3X1} {0.152} {0.000} {0.237} {} {2.586} {3.062} {} {2} {(493.20, 961.50) (495.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.237} {0.070} {2.588} {3.064} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.313} {0.000} {0.413} {} {2.901} {3.377} {} {4} {(548.40, 988.50) (550.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n29} {} {0.005} {0.000} {0.413} {0.149} {2.905} {3.382} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {^} {Y} {v} {} {INVX2} {0.200} {0.000} {0.218} {} {3.105} {3.582} {} {3} {(622.80, 1030.50) (625.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n50} {} {0.001} {0.000} {0.218} {0.105} {3.106} {3.583} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.320} {0.000} {0.347} {} {3.426} {3.902} {} {2} {(634.80, 937.50) (642.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.000} {0.000} {0.347} {0.092} {3.426} {3.902} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {A} {^} {Y} {^} {} {AND2X2} {0.170} {0.000} {0.089} {} {3.596} {4.073} {} {1} {(658.80, 931.50) (666.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.089} {0.029} {3.596} {4.073} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {^} {Y} {v} {} {NOR2X1} {0.418} {0.000} {0.543} {} {4.014} {4.491} {} {4} {(673.20, 934.50) (675.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.543} {0.157} {4.016} {4.493} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.103} {0.000} {0.194} {} {4.119} {4.596} {} {1} {(678.00, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.001} {0.000} {0.194} {0.023} {4.120} {4.596} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC12_n58} {A} {^} {Y} {^} {} {BUFX2} {0.481} {0.000} {0.477} {} {4.601} {5.077} {} {8} {(692.40, 847.50) (697.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN12_n58} {} {0.012} {0.000} {0.477} {0.356} {4.613} {5.089} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {D} {^} {Y} {v} {} {AOI22X1} {0.147} {0.000} {0.258} {} {4.760} {5.236} {} {1} {(459.60, 850.50) (462.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n59} {} {0.001} {0.000} {0.258} {0.029} {4.761} {5.237} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.174} {0.000} {0.226} {} {4.935} {5.412} {} {1} {(421.20, 844.50) (421.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.001} {0.000} {0.226} {0.031} {4.936} {5.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.477} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.477} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.290} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.769} {0.000} {1.938} {5.581} {0.956} {0.479} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.956}
    {-} {Setup} {0.492}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.414}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.932}
    {=} {Slack Time} {0.482}
  END_SLK_CLC
  SLK 0.482
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.482} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.482} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.669} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.440} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.588} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.011} {0.000} {0.699} {0.234} {2.117} {2.599} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.315} {0.000} {0.306} {} {2.432} {2.914} {} {4} {(483.60, 991.50) (486.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.306} {0.130} {2.433} {2.915} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {^} {Y} {v} {} {NAND3X1} {0.152} {0.000} {0.237} {} {2.586} {3.068} {} {2} {(493.20, 961.50) (495.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.002} {0.000} {0.237} {0.070} {2.588} {3.069} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.313} {0.000} {0.413} {} {2.901} {3.382} {} {4} {(548.40, 988.50) (550.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n29} {} {0.005} {0.000} {0.413} {0.149} {2.905} {3.387} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {^} {Y} {v} {} {INVX2} {0.200} {0.000} {0.218} {} {3.105} {3.587} {} {3} {(622.80, 1030.50) (625.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n50} {} {0.001} {0.000} {0.218} {0.105} {3.106} {3.588} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.320} {0.000} {0.347} {} {3.426} {3.907} {} {2} {(634.80, 937.50) (642.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.000} {0.000} {0.347} {0.092} {3.426} {3.907} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {A} {^} {Y} {^} {} {AND2X2} {0.170} {0.000} {0.089} {} {3.596} {4.078} {} {1} {(658.80, 931.50) (666.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.000} {0.000} {0.089} {0.029} {3.596} {4.078} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {^} {Y} {v} {} {NOR2X1} {0.418} {0.000} {0.543} {} {4.014} {4.496} {} {4} {(673.20, 934.50) (675.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.002} {0.000} {0.543} {0.157} {4.016} {4.498} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.103} {0.000} {0.194} {} {4.119} {4.601} {} {1} {(678.00, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.001} {0.000} {0.194} {0.023} {4.120} {4.602} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC12_n58} {A} {^} {Y} {^} {} {BUFX2} {0.481} {0.000} {0.477} {} {4.601} {5.082} {} {8} {(692.40, 847.50) (697.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN12_n58} {} {0.007} {0.000} {0.477} {0.356} {4.608} {5.089} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {D} {^} {Y} {v} {} {AOI22X1} {0.146} {0.000} {0.257} {} {4.754} {5.235} {} {1} {(637.20, 871.50) (634.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n53} {} {0.001} {0.000} {0.257} {0.029} {4.754} {5.236} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.177} {0.000} {0.228} {} {4.931} {5.413} {} {1} {(603.60, 877.50) (603.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.228} {0.033} {4.932} {5.414} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.482} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.482} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.295} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.769} {0.000} {1.938} {5.581} {0.956} {0.474} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[2]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.235}
    {-} {Setup} {0.305}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.879}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.379}
    {=} {Slack Time} {0.500}
  END_SLK_CLC
  SLK 0.500
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.500} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.500} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.687} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {1.458} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {2.154} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {2.155} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {2.414} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {2.420} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {2.724} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {2.733} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.317} {0.000} {0.435} {} {2.550} {3.050} {} {4} {(646.80, 1024.50) (644.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.003} {0.000} {0.435} {0.161} {2.553} {3.053} {} {} {} 
    INST {I0/LD/CTRL/U61} {B} {v} {Y} {^} {} {OAI21X1} {0.373} {0.000} {0.391} {} {2.926} {3.425} {} {3} {(658.80, 994.50) (654.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.002} {0.000} {0.391} {0.121} {2.928} {3.428} {} {} {} 
    INST {I0/LD/CTRL/U60} {C} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.182} {} {3.127} {3.627} {} {1} {(692.40, 988.50) (692.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n73} {} {0.001} {0.000} {0.182} {0.028} {3.128} {3.627} {} {} {} 
    INST {I0/LD/CTRL/U59} {C} {v} {Y} {^} {} {OAI21X1} {0.297} {0.000} {0.351} {} {3.425} {3.924} {} {3} {(697.20, 1024.50) (697.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.000} {0.000} {0.351} {0.112} {3.425} {3.924} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {^} {Y} {v} {} {OAI21X1} {0.150} {0.000} {0.202} {} {3.575} {4.074} {} {1} {(673.20, 1030.50) (666.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.202} {0.041} {3.576} {4.076} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {v} {Y} {^} {} {OAI21X1} {0.407} {0.000} {0.505} {} {3.983} {4.482} {} {4} {(591.60, 1057.50) (591.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.004} {0.000} {0.505} {0.170} {3.986} {4.486} {} {} {} 
    INST {I0/LD/CTRL/U24} {B} {^} {Y} {v} {} {OAI21X1} {0.083} {0.000} {0.175} {} {4.069} {4.569} {} {1} {(668.40, 1054.50) (673.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n36} {} {0.000} {0.000} {0.175} {0.026} {4.069} {4.569} {} {} {} 
    INST {I0/LD/CTRL/U23} {A} {v} {Y} {v} {} {AND2X2} {0.205} {0.000} {0.072} {} {4.274} {4.774} {} {1} {(694.80, 1051.50) (702.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n35} {} {0.001} {0.000} {0.072} {0.027} {4.274} {4.774} {} {} {} 
    INST {I0/LD/CTRL/U22} {C} {v} {Y} {^} {} {OAI21X1} {0.104} {0.000} {0.206} {} {4.378} {4.878} {} {1} {(699.60, 1084.50) (699.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n95} {} {0.001} {0.000} {0.206} {0.026} {4.379} {4.879} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.500} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.500} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.313} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.047} {0.000} {1.061} {5.581} {0.234} {-0.265} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.955}
    {-} {Setup} {0.506}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.399}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.775}
    {=} {Slack Time} {0.624}
  END_SLK_CLC
  SLK 0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.624} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.624} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.811} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.583} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.730} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.014} {0.000} {0.699} {0.234} {2.120} {2.744} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {v} {Y} {^} {} {NAND2X1} {0.567} {0.000} {0.530} {} {2.687} {3.311} {} {4} {(642.00, 1030.50) (644.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.007} {0.000} {0.530} {0.160} {2.694} {3.319} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.395} {} {3.132} {3.756} {} {3} {(735.60, 1033.50) (738.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.002} {0.000} {0.395} {0.099} {3.134} {3.758} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.184} {0.000} {0.180} {} {3.318} {3.942} {} {2} {(711.60, 991.50) (709.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.001} {0.000} {0.180} {0.074} {3.319} {3.943} {} {} {} 
    INST {I0/LD/CTRL/U77} {C} {^} {Y} {v} {} {NAND3X1} {0.117} {0.000} {0.209} {} {3.436} {4.061} {} {1} {(687.60, 961.50) (685.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n76} {} {0.002} {0.000} {0.209} {0.052} {3.438} {4.062} {} {} {} 
    INST {I0/LD/CTRL/U69} {A} {v} {Y} {v} {} {OR2X1} {0.368} {0.000} {0.313} {} {3.806} {4.431} {} {2} {(558.00, 973.50) (550.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.003} {0.000} {0.313} {0.103} {3.810} {4.434} {} {} {} 
    INST {I0/LD/OCTRL/U6} {A} {v} {Y} {^} {} {INVX2} {0.203} {0.000} {0.194} {} {4.013} {4.637} {} {3} {(385.20, 931.50) (382.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.001} {0.000} {0.194} {0.109} {4.014} {4.638} {} {} {} 
    INST {I0/LD/OCTRL/U13} {B} {^} {Y} {v} {} {NOR2X1} {0.377} {0.000} {0.453} {} {4.391} {5.016} {} {4} {(363.60, 994.50) (361.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.001} {0.000} {0.453} {0.128} {4.392} {5.016} {} {} {} 
    INST {I0/LD/OCTRL/U12} {A} {v} {Y} {v} {} {OR2X1} {0.246} {0.000} {0.145} {} {4.638} {5.263} {} {1} {(356.40, 973.50) (363.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n8} {} {0.001} {0.000} {0.145} {0.040} {4.639} {5.263} {} {} {} 
    INST {I0/LD/OCTRL/U10} {B} {v} {Y} {^} {} {OAI21X1} {0.135} {0.000} {0.154} {} {4.774} {5.398} {} {1} {(363.60, 934.50) (358.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.001} {0.000} {0.154} {0.026} {4.775} {5.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.624} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.624} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.437} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.768} {0.000} {1.938} {5.581} {0.955} {0.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.963}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.620}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.995}
    {=} {Slack Time} {0.625}
  END_SLK_CLC
  SLK 0.625
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.625} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.625} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.812} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {1.584} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {2.279} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {2.280} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {2.540} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {2.546} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {2.849} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {2.858} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.194} {0.000} {0.221} {} {2.427} {3.052} {} {1} {(517.20, 994.50) (514.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.221} {0.035} {2.428} {3.053} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.356} {} {2.656} {3.281} {} {2} {(526.80, 961.50) (529.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.356} {0.065} {2.657} {3.282} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.177} {} {2.743} {3.368} {} {1} {(529.20, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.177} {0.038} {2.743} {3.369} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC21_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {2.914} {3.539} {} {3} {(522.00, 910.50) (524.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.171} {0.116} {2.916} {3.541} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.202} {0.000} {0.238} {} {3.118} {3.743} {} {2} {(594.00, 937.50) (596.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.238} {0.101} {3.121} {3.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.126} {0.000} {0.123} {} {3.246} {3.872} {} {1} {(762.00, 931.50) (764.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.123} {0.051} {3.248} {3.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.394} {} {3.544} {4.170} {} {2} {(872.40, 907.50) (874.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.394} {0.099} {3.546} {4.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.320} {0.000} {0.296} {} {3.866} {4.492} {} {2} {(850.80, 964.50) (848.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.296} {0.091} {3.867} {4.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.342} {0.000} {0.365} {} {4.209} {4.834} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.365} {0.102} {4.212} {4.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {B} {v} {Y} {v} {} {XOR2X1} {0.438} {0.000} {0.413} {} {4.649} {5.275} {} {3} {(891.60, 931.50) (898.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[2]} {} {0.004} {0.000} {0.413} {0.164} {4.653} {5.279} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {A} {v} {Y} {^} {} {XOR2X1} {0.338} {0.000} {0.355} {} {4.991} {5.617} {} {3} {(970.80, 910.50) (963.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.003} {0.000} {0.355} {0.117} {4.995} {5.620} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.625} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.625} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.438} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.776} {0.000} {1.891} {5.581} {0.963} {0.337} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.966}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.623}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.995}
    {=} {Slack Time} {0.628}
  END_SLK_CLC
  SLK 0.628
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.628} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.628} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.815} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {1.587} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {2.282} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {2.283} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {2.542} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {2.548} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {2.852} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {2.861} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.194} {0.000} {0.221} {} {2.427} {3.055} {} {1} {(517.20, 994.50) (514.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.221} {0.035} {2.428} {3.056} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.356} {} {2.656} {3.284} {} {2} {(526.80, 961.50) (529.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.356} {0.065} {2.657} {3.285} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.177} {} {2.743} {3.371} {} {1} {(529.20, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.177} {0.038} {2.743} {3.372} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC21_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {2.914} {3.542} {} {3} {(522.00, 910.50) (524.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.171} {0.116} {2.916} {3.544} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.202} {0.000} {0.238} {} {3.118} {3.746} {} {2} {(594.00, 937.50) (596.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.238} {0.101} {3.121} {3.749} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.126} {0.000} {0.123} {} {3.246} {3.875} {} {1} {(762.00, 931.50) (764.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.123} {0.051} {3.248} {3.876} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.394} {} {3.544} {4.172} {} {2} {(872.40, 907.50) (874.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.394} {0.099} {3.546} {4.174} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.320} {0.000} {0.296} {} {3.866} {4.495} {} {2} {(850.80, 964.50) (848.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.296} {0.091} {3.867} {4.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.342} {0.000} {0.365} {} {4.209} {4.837} {} {2} {(860.40, 967.50) (862.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.365} {0.102} {4.212} {4.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {B} {v} {Y} {v} {} {XOR2X1} {0.438} {0.000} {0.413} {} {4.649} {5.277} {} {3} {(891.60, 931.50) (898.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[2]} {} {0.004} {0.000} {0.413} {0.164} {4.653} {5.282} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {A} {v} {Y} {^} {} {XOR2X1} {0.338} {0.000} {0.355} {} {4.991} {5.619} {} {3} {(970.80, 910.50) (963.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.004} {0.000} {0.355} {0.117} {4.995} {5.623} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.628} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.628} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.441} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.779} {0.000} {1.891} {5.581} {0.966} {0.338} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.544}
    {-} {Setup} {0.236}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.258}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.617}
    {=} {Slack Time} {0.640}
  END_SLK_CLC
  SLK 0.640
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.640} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.640} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.827} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {1.599} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.696} {0.000} {0.128} {} {1.654} {2.294} {} {1} {(409.20, 1093.50) (433.20, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.128} {0.038} {1.655} {2.295} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.293} {} {1.914} {2.555} {} {6} {(440.40, 1051.50) (442.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.006} {0.000} {0.293} {0.220} {1.920} {2.561} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.304} {0.000} {0.328} {} {2.224} {2.864} {} {6} {(510.00, 1090.50) (512.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN23_curr_state_0} {} {0.009} {0.000} {0.328} {0.233} {2.233} {2.873} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.194} {0.000} {0.221} {} {2.427} {3.067} {} {1} {(517.20, 994.50) (514.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.221} {0.035} {2.428} {3.068} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.228} {0.000} {0.356} {} {2.656} {3.296} {} {2} {(526.80, 961.50) (529.20, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.356} {0.065} {2.657} {3.297} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.177} {} {2.743} {3.383} {} {1} {(529.20, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.177} {0.038} {2.743} {3.384} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC21_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {2.914} {3.554} {} {3} {(522.00, 910.50) (524.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.171} {0.116} {2.916} {3.556} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.202} {0.000} {0.238} {} {3.118} {3.758} {} {2} {(594.00, 937.50) (596.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.238} {0.101} {3.121} {3.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.126} {0.000} {0.123} {} {3.246} {3.887} {} {1} {(762.00, 931.50) (764.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.123} {0.051} {3.248} {3.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.394} {} {3.544} {4.185} {} {2} {(872.40, 907.50) (874.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.394} {0.099} {3.546} {4.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.320} {0.000} {0.296} {} {3.866} {4.507} {} {2} {(850.80, 964.50) (848.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.296} {0.091} {3.868} {4.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.382} {0.000} {0.446} {} {4.250} {4.890} {} {3} {(867.60, 931.50) (877.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.005} {0.000} {0.446} {0.154} {4.255} {4.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U16} {A} {^} {Y} {^} {} {XOR2X1} {0.359} {0.000} {0.382} {} {4.614} {5.254} {} {3} {(901.20, 910.50) (894.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[0]} {} {0.003} {0.000} {0.382} {0.128} {4.617} {5.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.640} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.640} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.453} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.357} {0.000} {1.633} {5.581} {0.544} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.959}
    {-} {Setup} {0.507}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.401}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.718}
    {=} {Slack Time} {0.684}
  END_SLK_CLC
  SLK 0.684
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.684} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.684} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.871} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.938} {5.581} {0.958} {1.642} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.148} {0.000} {0.698} {} {2.106} {2.790} {} {6} {(409.20, 1048.50) (433.20, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.014} {0.000} {0.699} {0.234} {2.120} {2.804} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {v} {Y} {^} {} {NAND2X1} {0.567} {0.000} {0.530} {} {2.687} {3.371} {} {4} {(642.00, 1030.50) (644.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.007} {0.000} {0.530} {0.160} {2.694} {3.378} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.437} {0.000} {0.395} {} {3.132} {3.815} {} {3} {(735.60, 1033.50) (738.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.002} {0.000} {0.395} {0.099} {3.134} {3.817} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.184} {0.000} {0.180} {} {3.318} {4.002} {} {2} {(711.60, 991.50) (709.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.001} {0.000} {0.180} {0.074} {3.319} {4.003} {} {} {} 
    INST {I0/LD/CTRL/U59} {B} {^} {Y} {v} {} {OAI21X1} {0.226} {0.000} {0.316} {} {3.545} {4.228} {} {3} {(702.00, 1027.50) (697.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.000} {0.000} {0.316} {0.112} {3.545} {4.229} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.183} {0.000} {0.203} {} {3.728} {4.412} {} {1} {(673.20, 1030.50) (666.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.203} {0.041} {3.729} {4.413} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {^} {Y} {v} {} {OAI21X1} {0.304} {0.000} {0.450} {} {4.033} {4.716} {} {4} {(591.60, 1057.50) (591.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.001} {0.000} {0.450} {0.170} {4.034} {4.717} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {v} {Y} {^} {} {INVX2} {0.270} {0.000} {0.263} {} {4.304} {4.987} {} {4} {(589.20, 1111.50) (586.80, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.263} {0.143} {4.308} {4.991} {} {} {} 
    INST {I0/LD/CTRL/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.100} {0.000} {0.136} {} {4.408} {5.092} {} {1} {(531.60, 1117.50) (531.60, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.000} {0.000} {0.136} {0.025} {4.408} {5.092} {} {} {} 
    INST {I0/LD/CTRL/U28} {A} {v} {Y} {v} {} {AND2X2} {0.197} {0.000} {0.078} {} {4.605} {5.288} {} {1} {(514.80, 1111.50) (507.60, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n44} {} {0.000} {0.000} {0.078} {0.030} {4.605} {5.289} {} {} {} 
    INST {I0/LD/CTRL/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.112} {0.000} {0.174} {} {4.717} {5.400} {} {1} {(466.80, 1117.50) (466.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.174} {0.029} {4.718} {5.401} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.684} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.684} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.497} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.938} {5.581} {0.959} {0.275} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.980}
    {-} {Setup} {0.285}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.644}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.912}
    {=} {Slack Time} {0.732}
  END_SLK_CLC
  SLK 0.732
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.732} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.732} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {0.919} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.799} {0.000} {1.891} {5.581} {0.986} {1.718} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.156} {0.000} {0.826} {} {2.141} {2.873} {} {2} {(1117.20, 688.50) (1141.20, 700.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.003} {0.000} {0.826} {0.299} {2.144} {2.876} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.564} {0.000} {0.502} {} {2.708} {3.440} {} {3} {(1148.40, 733.50) (1146.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.502} {0.120} {2.709} {3.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.393} {0.000} {0.353} {} {3.103} {3.835} {} {2} {(1141.20, 751.50) (1138.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.353} {0.101} {3.105} {3.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.331} {0.000} {0.327} {} {3.436} {4.168} {} {2} {(1126.80, 847.50) (1124.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.000} {0.000} {0.327} {0.090} {3.436} {4.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.253} {0.000} {0.237} {} {3.689} {4.421} {} {1} {(1136.40, 844.50) (1138.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.237} {0.067} {3.692} {4.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.488} {0.000} {0.621} {} {4.180} {4.912} {} {5} {(1129.20, 910.50) (1138.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.621} {0.225} {4.185} {4.917} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.368} {0.000} {0.264} {} {4.553} {5.285} {} {2} {(1093.20, 910.50) (1100.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.264} {0.093} {4.556} {5.288} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.350} {0.000} {0.359} {} {4.906} {5.638} {} {2} {(1090.80, 910.50) (1083.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.006} {0.000} {0.359} {0.118} {4.912} {5.644} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.732} {} {1} {(793.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.732} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.823} {} {0.187} {-0.545} {} {135} {(793.80, 1464.30) (828.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.793} {0.000} {1.891} {5.581} {0.980} {0.247} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94

