Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/pipeline_15.v" into library work
Parsing module <pipeline_15>.
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/edge_detector_5.v" into library work
Parsing module <edge_detector_5>.
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/customCounter_13.v" into library work
Parsing module <customCounter_13>.
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/button_conditioner_9.v" into library work
Parsing module <button_conditioner_9>.
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/reset_conditioner_4.v" into library work
Parsing module <reset_conditioner_4>.
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/projectiles_3.v" into library work
Parsing module <projectiles_3>.
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" into library work
Parsing module <player_2>.
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/display_1.v" into library work
Parsing module <display_1>.
Analyzing Verilog file "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <display_1>.
WARNING:HDLCompiler:413 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/display_1.v" Line 27: Result of 23-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/display_1.v" Line 28: Result of 23-bit expression is truncated to fit in 13-bit target.

Elaborating module <player_2>.

Elaborating module <edge_detector_5>.

Elaborating module <button_conditioner_9>.

Elaborating module <pipeline_15>.

Elaborating module <customCounter_13>.
WARNING:HDLCompiler:1127 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" Line 91: Assignment to newCoor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 60: Assignment to M_player_coor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 61: Assignment to M_player_gameend ignored, since the identifier is never used

Elaborating module <projectiles_3>.
WARNING:HDLCompiler:634 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/projectiles_3.v" Line 29: Net <M_upd_d[22]> does not have a driver.
WARNING:HDLCompiler:1127 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 67: Assignment to M_projectiles_coor ignored, since the identifier is never used

Elaborating module <reset_conditioner_4>.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 23. All outputs of instance <edUp> of block <edge_detector_5> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 30. All outputs of instance <edDown> of block <edge_detector_5> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 37. All outputs of instance <edLeft> of block <edge_detector_5> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 44. All outputs of instance <edRight> of block <edge_detector_5> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 51. All outputs of instance <bcUp> of block <button_conditioner_9> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 58. All outputs of instance <bcDown> of block <button_conditioner_9> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 65. All outputs of instance <bcLeft> of block <button_conditioner_9> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 72. All outputs of instance <bcRight> of block <button_conditioner_9> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/player_2.v" line 80. All outputs of instance <counter> of block <customCounter_13> are unconnected in block <player_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" line 52. All outputs of instance <player> of block <player_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" line 64. All outputs of instance <projectiles> of block <projectiles_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" line 52: Output port <coor> of the instance <player> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" line 52: Output port <gameend> of the instance <player> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/mojo_top_0.v" line 64: Output port <coor> of the instance <projectiles> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 77
    Found 1-bit tristate buffer for signal <avr_rx> created at line 77
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <display_1>.
    Related source file is "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/display_1.v".
    Found 23-bit register for signal <M_counter_q>.
    Found 8-bit subtractor for signal <GND_2_o_GND_2_o_sub_8_OUT> created at line 30.
    Found 23-bit adder for signal <M_counter_d> created at line 25.
    Found 32-bit adder for signal <n0024> created at line 30.
    Found 13-bit subtractor for signal <foo> created at line 20.
    Found 23x11-bit multiplier for signal <n0021> created at line 28.
    Found 7x5-bit multiplier for signal <M_counter_q[22]_PWR_2_o_MuLt_6_OUT> created at line 30.
    Found 3167-bit shifter logical right for signal <n0025> created at line 30
    Found 23-bit comparator greater for signal <M_counter_q[22]_GND_2_o_LessThan_6_o> created at line 29
    Found 6-bit comparator greater for signal <M_counter_q[22]_GND_2_o_LessThan_12_o> created at line 31
    Found 6-bit comparator greater for signal <M_counter_q[22]_PWR_2_o_LessThan_13_o> created at line 35
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <display_1> synthesized.

Synthesizing Unit <div_23u_11u>.
    Related source file is "".
    Found 34-bit adder for signal <GND_3_o_b[10]_add_1_OUT> created at line 0.
    Found 33-bit adder for signal <GND_3_o_b[10]_add_3_OUT> created at line 0.
    Found 32-bit adder for signal <GND_3_o_b[10]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <GND_3_o_b[10]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <GND_3_o_b[10]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <GND_3_o_b[10]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <GND_3_o_b[10]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <GND_3_o_b[10]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <GND_3_o_b[10]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <GND_3_o_b[10]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <GND_3_o_b[10]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_b[10]_add_23_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_25_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_27_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_29_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_31_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_33_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_35_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_37_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_39_OUT> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_41_OUT[22:0]> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_43_OUT[22:0]> created at line 0.
    Found 23-bit adder for signal <a[22]_GND_3_o_add_45_OUT[22:0]> created at line 0.
    Found 34-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0024> created at line 0
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred  24 Comparator(s).
	inferred 463 Multiplexer(s).
Unit <div_23u_11u> synthesized.

Synthesizing Unit <edge_detector_5>.
    Related source file is "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/edge_detector_5.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_5> synthesized.

Synthesizing Unit <pipeline_15>.
    Related source file is "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/pipeline_15.v".
    Found 1-bit register for signal <M_pipe_q<1>>.
    Found 1-bit register for signal <M_pipe_q<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_15> synthesized.

Synthesizing Unit <reset_conditioner_4>.
    Related source file is "C:/Users/1003090/Documents/mojo/DODGERFINAL/work/planAhead/dodger/dodger.srcs/sources_1/imports/verilog/reset_conditioner_4.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 23x11-bit multiplier                                  : 1
 7x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 27
 13-bit subtractor                                     : 1
 23-bit adder                                          : 13
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 30-bit adder                                          : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 8-bit subtractor                                      : 1
# Registers                                            : 2
 23-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 27
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 13
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 465
 1-bit 2-to-1 multiplexer                              : 462
 23-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 1
 3167-bit shifter logical right                        : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <display_1>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
	Multiplier <Mmult_M_counter_q[22]_PWR_2_o_MuLt_6_OUT> in block <display_1> and adder/subtractor <Madd_n0024_Madd> in block <display_1> are combined into a MAC<Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT>.
Unit <display_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 7x5-to-11-bit MAC                                     : 1
# Multipliers                                          : 1
 23x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 25
 13-bit subtractor                                     : 1
 23-bit adder                                          : 23
 8-bit subtractor                                      : 1
# Counters                                             : 1
 23-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 27
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 13
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 465
 1-bit 2-to-1 multiplexer                              : 462
 23-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 1
 3167-bit shifter logical right                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00211> of sequential type is unconnected in block <display_1>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <display_1> ...

Optimizing unit <div_23u_11u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 4.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 319
#      GND                         : 4
#      INV                         : 4
#      LUT1                        : 22
#      LUT2                        : 23
#      LUT3                        : 17
#      LUT4                        : 16
#      LUT5                        : 29
#      LUT6                        : 59
#      MUXCY                       : 70
#      MUXF7                       : 1
#      VCC                         : 3
#      XORCY                       : 71
# FlipFlops/Latches                : 27
#      FDR                         : 23
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 1
#      OBUF                        : 9
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  11440     0%  
 Number of Slice LUTs:                  170  out of   5720     2%  
    Number used as Logic:               170  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    174
   Number with an unused Flip Flop:     147  out of    174    84%  
   Number with an unused LUT:             4  out of    174     2%  
   Number of fully used LUT-FF pairs:    23  out of    174    13%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  17  out of    102    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.744ns (Maximum Frequency: 364.398MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 44.976ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.744ns (frequency: 364.398MHz)
  Total number of paths / destination ports: 302 / 49
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 12)
  Source:            display/M_counter_q_12 (FF)
  Destination:       display/M_counter_q_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display/M_counter_q_12 to display/M_counter_q_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.525   1.261  M_counter_q_12 (M_counter_q_12)
     LUT1:I0->O            1   0.254   0.000  Mcount_M_counter_q_cy<12>_rt (Mcount_M_counter_q_cy<12>_rt)
     MUXCY:S->O            1   0.215   0.000  Mcount_M_counter_q_cy<12> (Mcount_M_counter_q_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<13> (Mcount_M_counter_q_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<14> (Mcount_M_counter_q_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<15> (Mcount_M_counter_q_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<16> (Mcount_M_counter_q_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<17> (Mcount_M_counter_q_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<18> (Mcount_M_counter_q_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<19> (Mcount_M_counter_q_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_counter_q_cy<20> (Mcount_M_counter_q_cy<20>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_M_counter_q_cy<21> (Mcount_M_counter_q_cy<21>)
     XORCY:CI->O           1   0.206   0.000  Mcount_M_counter_q_xor<22> (Result<22>)
     FDR:D                     0.074          M_counter_q_22
    ----------------------------------------
    Total                      2.744ns (1.483ns logic, 1.261ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 206987517947 / 1
-------------------------------------------------------------------------
Offset:              44.976ns (Levels of Logic = 53)
  Source:            display/M_counter_q_21 (FF)
  Destination:       dataline (PAD)
  Source Clock:      clk rising

  Data Path: display/M_counter_q_21 to dataline
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.220  M_counter_q_21 (M_counter_q_21)
     begin scope: 'display/M_counter_q[22]_PWR_2_o_div_2:a<21>'
     LUT4:I0->O            9   0.254   1.252  Mmux_a[0]_a[22]_MUX_730_o1121 (a[20]_a[22]_MUX_710_o)
     LUT4:I0->O           10   0.254   1.236  o<6>171 (Mmux_a[0]_a[22]_MUX_799_o1103)
     LUT4:I1->O            7   0.235   1.340  o<6>16 (o<6>16)
     LUT6:I1->O           19   0.254   1.261  o<6>1 (o<6>)
     LUT5:I4->O            5   0.254   0.949  Mmux_a[0]_a[22]_MUX_822_o1121 (Mmux_a[0]_a[22]_MUX_845_o1131)
     LUT6:I4->O            1   0.250   1.137  o<5>1_SW0 (N10)
     LUT6:I0->O           17   0.254   1.317  o<5>1 (o<5>)
     LUT6:I4->O            5   0.250   1.296  Mmux_a[0]_a[22]_MUX_868_o19111 (Mmux_a[0]_a[22]_MUX_868_o1911)
     LUT6:I0->O            1   0.254   1.112  Mmux_a[0]_a[22]_MUX_845_o1145_SW0 (N14)
     LUT6:I1->O            1   0.254   1.137  Mmux_a[0]_a[22]_MUX_845_o1145 (a[22]_a[22]_MUX_823_o)
     LUT6:I0->O            3   0.254   0.766  Mmux_a[0]_a[22]_MUX_868_o1141 (a[22]_a[22]_MUX_846_o)
     LUT6:I5->O            5   0.254   1.117  o<2>121 (o<2>12)
     LUT6:I2->O           24   0.254   1.835  o<3>11 (o<3>)
     LUT6:I0->O            1   0.254   1.112  o<2>132 (o<2>135)
     LUT6:I1->O            3   0.254   1.221  o<2>134 (o<2>13)
     LUT6:I0->O           17   0.254   1.664  o<2>14 (o<2>)
     LUT6:I0->O            1   0.254   0.000  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_lut<13> (Madd_a[22]_GND_3_o_add_45_OUT[22:0]_lut<13>)
     MUXCY:S->O            1   0.215   0.000  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<13> (Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<14> (Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<15> (Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<16> (Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<17> (Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<18> (Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<19> (Madd_a[22]_GND_3_o_add_45_OUT[22:0]_cy<19>)
     XORCY:CI->O           1   0.206   1.137  Madd_a[22]_GND_3_o_add_45_OUT[22:0]_xor<20> (a[22]_GND_3_o_add_45_OUT[22:0]<20>)
     LUT6:I0->O            1   0.254   1.112  o<0>21 (o<0>2)
     LUT6:I1->O            3   0.254   0.765  o<0>26 (o<0>)
     end scope: 'display/M_counter_q[22]_PWR_2_o_div_2:o<0>'
     DSP48A1:B0->M0        1   3.894   0.682  Mmult_n0021 (n0021<0>)
     LUT2:I1->O            1   0.254   0.000  Msub_foo_lut<0> (Msub_foo_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Msub_foo_cy<0> (Msub_foo_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<1> (Msub_foo_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<2> (Msub_foo_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<3> (Msub_foo_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<4> (Msub_foo_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<5> (Msub_foo_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<6> (Msub_foo_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<7> (Msub_foo_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<8> (Msub_foo_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<9> (Msub_foo_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_foo_cy<10> (Msub_foo_cy<10>)
     MUXCY:CI->O           0   0.023   0.000  Msub_foo_cy<11> (Msub_foo_cy<11>)
     XORCY:CI->O           5   0.206   1.271  Msub_foo_xor<12> (foo<12>)
     LUT5:I0->O            1   0.254   0.000  Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_lut<6> (Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_lut<6>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_cy<6> (Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_cy<7> (Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_cy<8> (Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_cy<8>)
     XORCY:CI->O           2   0.206   1.156  Maddsub_M_counter_q[22]_PWR_2_o_MuLt_6_OUT_Madd_xor<9> (n0024<9>1)
     LUT5:I0->O            1   0.254   1.137  Sh174181 (Sh174181)
     LUT6:I0->O            1   0.254   0.958  Sh174184 (Sh17418)
     LUT6:I2->O            1   0.254   0.681  Mmux_datalines14 (datalines)
     end scope: 'display:datalines'
     OBUF:I->O                 2.912          dataline_OBUF (dataline)
    ----------------------------------------
    Total                     44.976ns (15.105ns logic, 29.871ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.744|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.01 secs
 
--> 

Total memory usage is 312940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    4 (   0 filtered)

