#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Sep 28 15:28:03 2020
# Process ID: 10304
# Current directory: C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21760 C:\Users\jblan\Documents\GitHub\Hardware-Projects\Processor Design\Processor.xpr
# Log file: C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new
file mkdir C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new
file mkdir C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new
file mkdir C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new
file mkdir C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new
file mkdir {C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new}
close [ open {C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v} w ]
add_files -fileset sim_1 {{C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v}}
update_compile_order -fileset sim_1
set_property top ProcessorTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ProcessorTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ProcessorTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProcessorTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim'
"xelab -wto 1b01a8c1629748a194891a8c9146095c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ProcessorTB_behav xil_defaultlib.ProcessorTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1b01a8c1629748a194891a8c9146095c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ProcessorTB_behav xil_defaultlib.ProcessorTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v" Line 1. Module Processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v" Line 1. Module Processor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ProcessorTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ProcessorTB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor -notrace
couldn't read file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 28 16:05:51 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ProcessorTB_behav -key {Behavioral:sim_1:Functional:ProcessorTB} -tclbatch {ProcessorTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source ProcessorTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ProcessorTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.949 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ProcessorTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ProcessorTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProcessorTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim'
"xelab -wto 1b01a8c1629748a194891a8c9146095c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ProcessorTB_behav xil_defaultlib.ProcessorTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1b01a8c1629748a194891a8c9146095c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ProcessorTB_behav xil_defaultlib.ProcessorTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v" Line 1. Module Processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v" Line 1. Module Processor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ProcessorTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ProcessorTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ProcessorTB_behav -key {Behavioral:sim_1:Functional:ProcessorTB} -tclbatch {ProcessorTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source ProcessorTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ProcessorTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
run 1 ns
run 1 ns
run 1 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
import_files -norecurse {{C:/Users/jblan/Google Drive/Vivado/RippleCarryAdder/RippleCarryAdder.srcs/sources_1/imports/Downloads/halfAdder.v} {C:/Users/jblan/Google Drive/Vivado/RippleCarryAdder/RippleCarryAdder.srcs/sources_1/imports/Downloads/fullAdder.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/PCAdder.v} w ]
add_files {{C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/PCAdder.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/PCAdder.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/PCAdder.v}}
file delete -force {C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/PCAdder.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/fullAdder.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/fullAdder.v}}
file delete -force {C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/fullAdder.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/halfAdder.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/halfAdder.v}}
file delete -force {C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/halfAdder.v}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 28 16:22:49 2020...
