
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 21539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'tree_reduction' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'VecOut_mux[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:2]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'pixel[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:3]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'weight[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:7]
get_clocks: Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2804.461 ; gain = 774.281 ; free physical = 101126 ; free virtual = 109177
Finished Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:02:47 ; elapsed = 00:02:01 . Memory (MB): peak = 2804.461 ; gain = 1798.102 ; free physical = 101439 ; free virtual = 109154
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2876.496 ; gain = 64.031 ; free physical = 101594 ; free virtual = 109107
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: bc1c4081

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d440e31

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 101417 ; free virtual = 108930

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 316176 cells.
Phase 2 Constant propagation | Checksum: 84e74a07

Time (s): cpu = 00:39:12 ; elapsed = 00:39:14 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 101126 ; free virtual = 108831

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 468218 unconnected nets.
INFO: [Opt 31-11] Eliminated 173194 unconnected cells.
Phase 3 Sweep | Checksum: f1ceba6f

Time (s): cpu = 00:39:48 ; elapsed = 00:39:50 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 101019 ; free virtual = 108813

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: f1ceba6f

Time (s): cpu = 00:39:55 ; elapsed = 00:39:57 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 101042 ; free virtual = 108777

Phase 5 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 77494 cells.
Phase 5 Constant propagation | Checksum: dad357a1

Time (s): cpu = 00:41:48 ; elapsed = 00:41:50 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 99374 ; free virtual = 107064

Phase 6 Sweep
INFO: [Opt 31-12] Eliminated 96287 unconnected nets.
INFO: [Opt 31-11] Eliminated 40953 unconnected cells.
Phase 6 Sweep | Checksum: d58f433e

Time (s): cpu = 00:41:55 ; elapsed = 00:41:58 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 99324 ; free virtual = 107014

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 99325 ; free virtual = 107014
Ending Logic Optimization Task | Checksum: d58f433e

Time (s): cpu = 00:41:56 ; elapsed = 00:41:58 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 99321 ; free virtual = 107011

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d58f433e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 99297 ; free virtual = 106987
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:42:58 ; elapsed = 00:42:19 . Memory (MB): peak = 2876.496 ; gain = 72.035 ; free physical = 99291 ; free virtual = 106980
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_231/top_level_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_231/top_level_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 98522 ; free virtual = 106215
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 98520 ; free virtual = 106212

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108610716

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 98482 ; free virtual = 106175

Phase 1.2 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.2 Build Placer Netlist Model | Checksum: 1cd9768c8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 98441 ; free virtual = 106134

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1cd9768c8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 98441 ; free virtual = 106134
Phase 1 Placer Initialization | Checksum: 1cd9768c8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2876.496 ; gain = 0.000 ; free physical = 98437 ; free virtual = 106129

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 169a39b8c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98220 ; free virtual = 105913

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 169a39b8c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98221 ; free virtual = 105913

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abb0b4b7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98216 ; free virtual = 105908

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13567dca4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98217 ; free virtual = 105910

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13567dca4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98218 ; free virtual = 105910

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21f11fa06

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98217 ; free virtual = 105910

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 138749811

Time (s): cpu = 00:01:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98152 ; free virtual = 105902

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ab7f3ee1

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98075 ; free virtual = 105840

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ab7f3ee1

Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98065 ; free virtual = 105831
Phase 3 Detail Placement | Checksum: 1ab7f3ee1

Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98059 ; free virtual = 105825

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.390. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18d255ca3

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98025 ; free virtual = 105811
Phase 4.1 Post Commit Optimization | Checksum: 18d255ca3

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98090 ; free virtual = 105809

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18d255ca3

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98071 ; free virtual = 105794

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18d255ca3

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98080 ; free virtual = 105805

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b47c42ec

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98078 ; free virtual = 105806
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b47c42ec

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98072 ; free virtual = 105803
Ending Placer Task | Checksum: 13463f0b3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:50 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98062 ; free virtual = 105795
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2939.551 ; gain = 63.055 ; free physical = 98054 ; free virtual = 105788
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 98010 ; free virtual = 105793
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_231/top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97978 ; free virtual = 105802
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97972 ; free virtual = 105801
report_utilization: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97964 ; free virtual = 105797
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97945 ; free virtual = 105781
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97954 ; free virtual = 105791

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 114b140a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97976 ; free virtual = 105790
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 16c0ec47c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97964 ; free virtual = 105786
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97963 ; free virtual = 105786
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 97804 ; free virtual = 105658
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_231/top_level_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a8c07cda ConstDB: 0 ShapeSum: 1ba6ae8a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ecf934f7

Time (s): cpu = 00:02:05 ; elapsed = 00:01:37 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 101385 ; free virtual = 109283

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ecf934f7

Time (s): cpu = 00:02:05 ; elapsed = 00:01:38 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 101333 ; free virtual = 109231

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ecf934f7

Time (s): cpu = 00:02:05 ; elapsed = 00:01:38 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 101333 ; free virtual = 109231

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ecf934f7

Time (s): cpu = 00:02:06 ; elapsed = 00:01:38 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 101333 ; free virtual = 109231
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 143c86234

Time (s): cpu = 00:02:21 ; elapsed = 00:01:44 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 101150 ; free virtual = 109115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.837  | TNS=0.000  | WHS=22.161 | THS=0.000  |

Phase 2 Router Initialization | Checksum: cab320a5

Time (s): cpu = 00:02:28 ; elapsed = 00:01:45 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 101004 ; free virtual = 108970

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1503e3a9e

Time (s): cpu = 00:02:38 ; elapsed = 00:01:48 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 100793 ; free virtual = 108758

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3361
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1bbba544e

Time (s): cpu = 00:03:07 ; elapsed = 00:01:56 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103270 ; free virtual = 111241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.588  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 138e362c6

Time (s): cpu = 00:03:07 ; elapsed = 00:01:57 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103270 ; free virtual = 111241
Phase 4 Rip-up And Reroute | Checksum: 138e362c6

Time (s): cpu = 00:03:07 ; elapsed = 00:01:57 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103267 ; free virtual = 111238

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 138e362c6

Time (s): cpu = 00:03:08 ; elapsed = 00:01:57 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103267 ; free virtual = 111238

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 138e362c6

Time (s): cpu = 00:03:08 ; elapsed = 00:01:57 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103266 ; free virtual = 111237
Phase 5 Delay and Skew Optimization | Checksum: 138e362c6

Time (s): cpu = 00:03:08 ; elapsed = 00:01:57 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103260 ; free virtual = 111232

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c7ff9ffd

Time (s): cpu = 00:03:10 ; elapsed = 00:01:58 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103225 ; free virtual = 111196
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.588  | TNS=0.000  | WHS=22.204 | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c7ff9ffd

Time (s): cpu = 00:03:10 ; elapsed = 00:01:58 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103225 ; free virtual = 111196
Phase 6 Post Hold Fix | Checksum: 1c7ff9ffd

Time (s): cpu = 00:03:10 ; elapsed = 00:01:58 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103225 ; free virtual = 111196

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1529bf961

Time (s): cpu = 00:03:14 ; elapsed = 00:01:59 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103225 ; free virtual = 111196
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.588  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1529bf961

Time (s): cpu = 00:03:14 ; elapsed = 00:01:59 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103224 ; free virtual = 111195

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.669714 %
  Global Horizontal Routing Utilization  = 0.880243 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1529bf961

Time (s): cpu = 00:03:15 ; elapsed = 00:01:59 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103221 ; free virtual = 111194

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1529bf961

Time (s): cpu = 00:03:15 ; elapsed = 00:01:59 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103220 ; free virtual = 111195

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: ed4c862c

Time (s): cpu = 00:03:17 ; elapsed = 00:02:01 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 103078 ; free virtual = 111078

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.602  | TNS=0.000  | WHS=22.205 | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 19b565eba

Time (s): cpu = 00:03:30 ; elapsed = 00:02:06 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 102754 ; free virtual = 110797
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:31 ; elapsed = 00:02:06 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 102743 ; free virtual = 110797

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:38 ; elapsed = 00:02:09 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 102742 ; free virtual = 110796
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 102613 ; free virtual = 110764
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_231/top_level_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_231/top_level_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_231/top_level_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2939.551 ; gain = 0.000 ; free physical = 101960 ; free virtual = 110023
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2949.742 ; gain = 10.191 ; free physical = 101697 ; free virtual = 109766
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2949.742 ; gain = 0.000 ; free physical = 100970 ; free virtual = 109064
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_231/top_level_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2949.742 ; gain = 0.000 ; free physical = 100659 ; free virtual = 108734
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 16:43:29 2020...
