{"version":"1.1.0","info":[["/home/fujie/Developer/git_repos/ysyx-ip/vga/src/rtl/verilator_basics/alu.sv",[[[[[["alu",[[13,0],[26,2]],[[13,7],[13,10]],[],["module"]],[72,9]],[[["WIDTH",[[14,8],[14,27]],[[14,18],[14,23]],["alu"],["parameter-port","parameter"]],["clk",[[16,8],[16,17]],[[16,14],[16,17]],["alu"],["port","input"]],["rst",[[17,8],[17,17]],[[17,14],[17,17]],["alu"],["port","input"]],["op_in",[[19,8],[19,33]],[[19,28],[19,33]],["alu"],["port","operation_t"]],["a_in",[[20,8],[20,32]],[[20,28],[20,32]],["alu"],["port","input"]],["b_in",[[21,8],[21,32]],[[21,28],[21,32]],["alu"],["port","input"]],["in_valid",[[22,8],[22,36]],[[22,28],[22,36]],["alu"],["port","input"]],["out",[[24,8],[24,37]],[[24,34],[24,37]],["alu"],["port","logic"]],["out_valid",[[25,8],[25,43]],[[25,34],[25,43]],["alu"],["port","logic"]],["op_in_r",[[28,8],[28,28]],[[28,21],[28,28]],["alu"],["variable","operation_t"]],["a_in_r",[[29,8],[29,34]],[[29,28],[29,34]],["alu"],["variable","logic"]],["b_in_r",[[30,8],[30,34]],[[30,28],[30,34]],["alu"],["variable","logic"]],["in_valid_r",[[31,8],[31,38]],[[31,28],[31,38]],["alu"],["variable","logic"]],["result",[[32,8],[32,34]],[[32,28],[32,34]],["alu"],["variable","logic"]]]]]],null,null,null,[["add",[[8,5],[8,19]],[[8,5],[8,8]],[],["enum_member","#AnonymousEnum0"]],["sub",[[9,5],[9,19]],[[9,5],[9,8]],[],["enum_member","#AnonymousEnum0"]],["nop",[[10,5],[10,19]],[[10,5],[10,8]],[],["enum_member","#AnonymousEnum0"]],["operation_t",[[7,0],[11,35]],[[11,2],[11,13]],[],["typedef","#AnonymousEnum0"]]]],null,0]],["/home/fujie/Developer/git_repos/ysyx-ip/vga/src/rtl/vga_ctrl.v",[[[[[["vga_ctrl",[[0,0],[4,2]],[[0,7],[0,15]],[],["module"]],[11,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["vga_ctrl"],["port","wire"]],["resetn",[[2,4],[2,21]],[[2,15],[2,21]],["vga_ctrl"],["port","wire"]],["o",[[3,4],[3,17]],[[3,16],[3,17]],["vga_ctrl"],["port","wire"]]]]]]],null,0]]]}