{"position": "Associate Hardware Engineer", "company": "IBM", "profiles": ["Summary I am working for almost two years as Associate Hardware Engineer in ASIC/Foundry Team primarily in the design of Input Output buffer Circuits. Summary I am working for almost two years as Associate Hardware Engineer in ASIC/Foundry Team primarily in the design of Input Output buffer Circuits. I am working for almost two years as Associate Hardware Engineer in ASIC/Foundry Team primarily in the design of Input Output buffer Circuits. I am working for almost two years as Associate Hardware Engineer in ASIC/Foundry Team primarily in the design of Input Output buffer Circuits. Experience Associate Hardware Engineer IBM India Private Limited June 2012  \u2013 Present (3 years 3 months) IBM Bangalore 1) Currently working on Design of Multi Impedance Multi Slew IOs for 200MHz applications in  \nIBM 14nm FinFET technology.  \nTime-Line : Jan 2014 -  \nKey Responsibilities: \n* Schematic architecture design and simulations. \n* Layout and Post-Layout sims.( To be started) \n \n2) Worked in Input Output Buffer circuit design for 100MHz application in BiCMOS8HP (130nm) \nBiCMOS8WL (130nm) technologies. \nTime-line : June 2013 - Dec 2013 \nKey Responsibilities: \n* Schematic Design  \n* Layout Design and Post-extraction simulations \n* LEF Generation and Back-End testing. \n \n \n3) Worked in design of ESD CLAMP circuits for CMOS6RF(250nm) technology. \nTime-line : March-2013 - April 2013 \nKey Responsibilities: \n* Schematic simulations. \n* Layout improvement for Latch-up. \n \n4) Famialirisation of design and layout in other technology nodes of 180nm , 90nm , 32nm. Associate Hardware Engineer IBM India Private Limited June 2012  \u2013 Present (3 years 3 months) IBM Bangalore 1) Currently working on Design of Multi Impedance Multi Slew IOs for 200MHz applications in  \nIBM 14nm FinFET technology.  \nTime-Line : Jan 2014 -  \nKey Responsibilities: \n* Schematic architecture design and simulations. \n* Layout and Post-Layout sims.( To be started) \n \n2) Worked in Input Output Buffer circuit design for 100MHz application in BiCMOS8HP (130nm) \nBiCMOS8WL (130nm) technologies. \nTime-line : June 2013 - Dec 2013 \nKey Responsibilities: \n* Schematic Design  \n* Layout Design and Post-extraction simulations \n* LEF Generation and Back-End testing. \n \n \n3) Worked in design of ESD CLAMP circuits for CMOS6RF(250nm) technology. \nTime-line : March-2013 - April 2013 \nKey Responsibilities: \n* Schematic simulations. \n* Layout improvement for Latch-up. \n \n4) Famialirisation of design and layout in other technology nodes of 180nm , 90nm , 32nm. Associate Hardware Engineer IBM India Private Limited June 2012  \u2013 Present (3 years 3 months) IBM Bangalore 1) Currently working on Design of Multi Impedance Multi Slew IOs for 200MHz applications in  \nIBM 14nm FinFET technology.  \nTime-Line : Jan 2014 -  \nKey Responsibilities: \n* Schematic architecture design and simulations. \n* Layout and Post-Layout sims.( To be started) \n \n2) Worked in Input Output Buffer circuit design for 100MHz application in BiCMOS8HP (130nm) \nBiCMOS8WL (130nm) technologies. \nTime-line : June 2013 - Dec 2013 \nKey Responsibilities: \n* Schematic Design  \n* Layout Design and Post-extraction simulations \n* LEF Generation and Back-End testing. \n \n \n3) Worked in design of ESD CLAMP circuits for CMOS6RF(250nm) technology. \nTime-line : March-2013 - April 2013 \nKey Responsibilities: \n* Schematic simulations. \n* Layout improvement for Latch-up. \n \n4) Famialirisation of design and layout in other technology nodes of 180nm , 90nm , 32nm. Languages English Full professional proficiency Bengali Native or bilingual proficiency Hindi Professional working proficiency English Full professional proficiency Bengali Native or bilingual proficiency Hindi Professional working proficiency English Full professional proficiency Bengali Native or bilingual proficiency Hindi Professional working proficiency Full professional proficiency Native or bilingual proficiency Professional working proficiency Skills Microcontrollers VLSI Hardware Verilog Circuit Design Analog Circuit Design C ASIC Perl Semiconductors Simulations Electronics Processors Programming Logic Design Skills  Microcontrollers VLSI Hardware Verilog Circuit Design Analog Circuit Design C ASIC Perl Semiconductors Simulations Electronics Processors Programming Logic Design Microcontrollers VLSI Hardware Verilog Circuit Design Analog Circuit Design C ASIC Perl Semiconductors Simulations Electronics Processors Programming Logic Design Microcontrollers VLSI Hardware Verilog Circuit Design Analog Circuit Design C ASIC Perl Semiconductors Simulations Electronics Processors Programming Logic Design Education Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Micro-Electonics and VLSI 2010  \u2013 2012 Dissertation based on \"Noise characterisation in SiGe HBT\" Heritage Institute of Technology ,Kolkata Bachelor of Technology (B.Tech.),  Electonics and Communication 2006  \u2013 2010 Worked on projects on micro-controller based design,automated robots and VLSI for CPU architecture design. Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Micro-Electonics and VLSI 2010  \u2013 2012 Dissertation based on \"Noise characterisation in SiGe HBT\" Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Micro-Electonics and VLSI 2010  \u2013 2012 Dissertation based on \"Noise characterisation in SiGe HBT\" Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Micro-Electonics and VLSI 2010  \u2013 2012 Dissertation based on \"Noise characterisation in SiGe HBT\" Heritage Institute of Technology ,Kolkata Bachelor of Technology (B.Tech.),  Electonics and Communication 2006  \u2013 2010 Worked on projects on micro-controller based design,automated robots and VLSI for CPU architecture design. Heritage Institute of Technology ,Kolkata Bachelor of Technology (B.Tech.),  Electonics and Communication 2006  \u2013 2010 Worked on projects on micro-controller based design,automated robots and VLSI for CPU architecture design. Heritage Institute of Technology ,Kolkata Bachelor of Technology (B.Tech.),  Electonics and Communication 2006  \u2013 2010 Worked on projects on micro-controller based design,automated robots and VLSI for CPU architecture design. ", "Summary My goal is to use my engineering and technical skills in the semiconductor world to increase the efficiency and to innovate new techniques to solve existing problems and hence make difference in my function \n \nSpecialties: \n\u2022 Languages: VHDL, Verilog, C, C++ and exposure to PERL \n\u2022 HW Emulators: IBM Awan \n\u2022 IBM Tools: MESA, FUSION, Mantis \n\u2022 Cadence Tools: RTL Compiler, SOC Encounter, NC Launch \n\u2022 Other Tools: Multisim, MATLAB, ModelSim \n\u2022 FPGA Prototyping tools: Xilinx ISE 12, Altera Quartus 8.1 Summary My goal is to use my engineering and technical skills in the semiconductor world to increase the efficiency and to innovate new techniques to solve existing problems and hence make difference in my function \n \nSpecialties: \n\u2022 Languages: VHDL, Verilog, C, C++ and exposure to PERL \n\u2022 HW Emulators: IBM Awan \n\u2022 IBM Tools: MESA, FUSION, Mantis \n\u2022 Cadence Tools: RTL Compiler, SOC Encounter, NC Launch \n\u2022 Other Tools: Multisim, MATLAB, ModelSim \n\u2022 FPGA Prototyping tools: Xilinx ISE 12, Altera Quartus 8.1 My goal is to use my engineering and technical skills in the semiconductor world to increase the efficiency and to innovate new techniques to solve existing problems and hence make difference in my function \n \nSpecialties: \n\u2022 Languages: VHDL, Verilog, C, C++ and exposure to PERL \n\u2022 HW Emulators: IBM Awan \n\u2022 IBM Tools: MESA, FUSION, Mantis \n\u2022 Cadence Tools: RTL Compiler, SOC Encounter, NC Launch \n\u2022 Other Tools: Multisim, MATLAB, ModelSim \n\u2022 FPGA Prototyping tools: Xilinx ISE 12, Altera Quartus 8.1 My goal is to use my engineering and technical skills in the semiconductor world to increase the efficiency and to innovate new techniques to solve existing problems and hence make difference in my function \n \nSpecialties: \n\u2022 Languages: VHDL, Verilog, C, C++ and exposure to PERL \n\u2022 HW Emulators: IBM Awan \n\u2022 IBM Tools: MESA, FUSION, Mantis \n\u2022 Cadence Tools: RTL Compiler, SOC Encounter, NC Launch \n\u2022 Other Tools: Multisim, MATLAB, ModelSim \n\u2022 FPGA Prototyping tools: Xilinx ISE 12, Altera Quartus 8.1 Experience Associate Hardware Engineer (R&D) IBM Processor Development July 2012  \u2013 Present (3 years 2 months) Bangalore, India Technical Intern (R&D) IBM Processor Development September 2011  \u2013  May 2012  (9 months) Banglore Student Lab Assistant I2IT May 2011  \u2013  August 2011  (4 months) Pune Area, India Associate Hardware Engineer (R&D) IBM Processor Development July 2012  \u2013 Present (3 years 2 months) Bangalore, India Associate Hardware Engineer (R&D) IBM Processor Development July 2012  \u2013 Present (3 years 2 months) Bangalore, India Technical Intern (R&D) IBM Processor Development September 2011  \u2013  May 2012  (9 months) Banglore Technical Intern (R&D) IBM Processor Development September 2011  \u2013  May 2012  (9 months) Banglore Student Lab Assistant I2IT May 2011  \u2013  August 2011  (4 months) Pune Area, India Student Lab Assistant I2IT May 2011  \u2013  August 2011  (4 months) Pune Area, India Languages   Skills Verilog VHDL VLSI Functional Verification SoC ASIC FPGA ModelSim C Logic Design Digital Electronics RTL design Xilinx Cadence Virtuoso Debugging Cadence Static Timing Analysis Semiconductors Matlab Multisim Xilinx ISE Altera Quartus Embedded C ASIC Design Digital Design LVS NCSim Simulations Physical Design Hardware Hardware Architecture See 16+ \u00a0 \u00a0 See less Skills  Verilog VHDL VLSI Functional Verification SoC ASIC FPGA ModelSim C Logic Design Digital Electronics RTL design Xilinx Cadence Virtuoso Debugging Cadence Static Timing Analysis Semiconductors Matlab Multisim Xilinx ISE Altera Quartus Embedded C ASIC Design Digital Design LVS NCSim Simulations Physical Design Hardware Hardware Architecture See 16+ \u00a0 \u00a0 See less Verilog VHDL VLSI Functional Verification SoC ASIC FPGA ModelSim C Logic Design Digital Electronics RTL design Xilinx Cadence Virtuoso Debugging Cadence Static Timing Analysis Semiconductors Matlab Multisim Xilinx ISE Altera Quartus Embedded C ASIC Design Digital Design LVS NCSim Simulations Physical Design Hardware Hardware Architecture See 16+ \u00a0 \u00a0 See less Verilog VHDL VLSI Functional Verification SoC ASIC FPGA ModelSim C Logic Design Digital Electronics RTL design Xilinx Cadence Virtuoso Debugging Cadence Static Timing Analysis Semiconductors Matlab Multisim Xilinx ISE Altera Quartus Embedded C ASIC Design Digital Design LVS NCSim Simulations Physical Design Hardware Hardware Architecture See 16+ \u00a0 \u00a0 See less Education International Institute of Information Technology, Pune M.Tech 2010  \u2013 2012 Sreenivasa Institute of Information Technology and Management Studies, Chittoor, AndhraPradesh B.Tech 2005  \u2013 2009 International Institute of Information Technology, Pune M.Tech 2010  \u2013 2012 International Institute of Information Technology, Pune M.Tech 2010  \u2013 2012 International Institute of Information Technology, Pune M.Tech 2010  \u2013 2012 Sreenivasa Institute of Information Technology and Management Studies, Chittoor, AndhraPradesh B.Tech 2005  \u2013 2009 Sreenivasa Institute of Information Technology and Management Studies, Chittoor, AndhraPradesh B.Tech 2005  \u2013 2009 Sreenivasa Institute of Information Technology and Management Studies, Chittoor, AndhraPradesh B.Tech 2005  \u2013 2009 Honors & Awards ", "Summary had worked with broadcom as intern on post silicon phase of board tests and assisted on conducting various tests to improve the performance Summary had worked with broadcom as intern on post silicon phase of board tests and assisted on conducting various tests to improve the performance had worked with broadcom as intern on post silicon phase of board tests and assisted on conducting various tests to improve the performance had worked with broadcom as intern on post silicon phase of board tests and assisted on conducting various tests to improve the performance Experience Associate Hardware Engineer(System Engineering) IBM ISL July 2011  \u2013 Present (4 years 2 months) Bangalore solid state drive characterization. intern Broadcom January 2011  \u2013  July 2011  (7 months) wlan's system team Associate Hardware Engineer(System Engineering) IBM ISL July 2011  \u2013 Present (4 years 2 months) Bangalore solid state drive characterization. Associate Hardware Engineer(System Engineering) IBM ISL July 2011  \u2013 Present (4 years 2 months) Bangalore solid state drive characterization. intern Broadcom January 2011  \u2013  July 2011  (7 months) wlan's system team intern Broadcom January 2011  \u2013  July 2011  (7 months) wlan's system team Education PESIT B.E,  Electronics and communication 2007  \u2013 2011 DAV Public school, Patna \nSenior Secondary School Examination \nDAV Public school, Patna \nSecondary School Certificate Examination Activities and Societies:\u00a0 People's First PESIT B.E,  Electronics and communication 2007  \u2013 2011 DAV Public school, Patna \nSenior Secondary School Examination \nDAV Public school, Patna \nSecondary School Certificate Examination Activities and Societies:\u00a0 People's First PESIT B.E,  Electronics and communication 2007  \u2013 2011 DAV Public school, Patna \nSenior Secondary School Examination \nDAV Public school, Patna \nSecondary School Certificate Examination Activities and Societies:\u00a0 People's First PESIT B.E,  Electronics and communication 2007  \u2013 2011 DAV Public school, Patna \nSenior Secondary School Examination \nDAV Public school, Patna \nSecondary School Certificate Examination Activities and Societies:\u00a0 People's First ", "Summary Interested in Compilers, Programming, and problem solving. Summary Interested in Compilers, Programming, and problem solving. Interested in Compilers, Programming, and problem solving. Interested in Compilers, Programming, and problem solving. Experience Associate Hardware Engineer IBM July 2012  \u2013 Present (3 years 2 months) Bangalore Processor Verification Intern IBM June 2011  \u2013  May 2012  (1 year) Bengaluru Area, India Post Silicon Validation Associate Hardware Engineer IBM July 2012  \u2013 Present (3 years 2 months) Bangalore Processor Verification Associate Hardware Engineer IBM July 2012  \u2013 Present (3 years 2 months) Bangalore Processor Verification Intern IBM June 2011  \u2013  May 2012  (1 year) Bengaluru Area, India Post Silicon Validation Intern IBM June 2011  \u2013  May 2012  (1 year) Bengaluru Area, India Post Silicon Validation Skills C/C++ Java Perl Data Structures C++ Java Enterprise Edition Eclipse Unix Core Java Programming MySQL Unix Shell Scripting HTML Skills  C/C++ Java Perl Data Structures C++ Java Enterprise Edition Eclipse Unix Core Java Programming MySQL Unix Shell Scripting HTML C/C++ Java Perl Data Structures C++ Java Enterprise Edition Eclipse Unix Core Java Programming MySQL Unix Shell Scripting HTML C/C++ Java Perl Data Structures C++ Java Enterprise Edition Eclipse Unix Core Java Programming MySQL Unix Shell Scripting HTML Education National Institute of Technology Calicut M.Tech,  Information Security (Computer Science And Engineering) 2010  \u2013 2012 Cochin University of Science and Technology B.Tech,  Computer Science And Engineering 2006  \u2013 2010 College of Engineering Chengannur St. Peter's Senior Secondary School (CBSE) 1992  \u2013 2006 National Institute of Technology Calicut M.Tech,  Information Security (Computer Science And Engineering) 2010  \u2013 2012 National Institute of Technology Calicut M.Tech,  Information Security (Computer Science And Engineering) 2010  \u2013 2012 National Institute of Technology Calicut M.Tech,  Information Security (Computer Science And Engineering) 2010  \u2013 2012 Cochin University of Science and Technology B.Tech,  Computer Science And Engineering 2006  \u2013 2010 College of Engineering Chengannur Cochin University of Science and Technology B.Tech,  Computer Science And Engineering 2006  \u2013 2010 College of Engineering Chengannur Cochin University of Science and Technology B.Tech,  Computer Science And Engineering 2006  \u2013 2010 College of Engineering Chengannur St. Peter's Senior Secondary School (CBSE) 1992  \u2013 2006 St. Peter's Senior Secondary School (CBSE) 1992  \u2013 2006 St. Peter's Senior Secondary School (CBSE) 1992  \u2013 2006 ", "Experience Hardware Engineer IBM June 2012  \u2013 Present (3 years 3 months) Bengaluru Area, India Performance Analysis of Power Systems.  \nWorking on the Nest improvements to the Power Systems \nModelled the hardware locks of PowerPC in C++, and studying performance bottlenecks \nModelling the memory bandwidth utilization improvement feature  \nOther interests include -> \ni. Data Science  \nii. Optimization  \niii. Data mining (Mining massive datasets) \niv. Compilers Hardware Engineer IBM June 2012  \u2013 Present (3 years 3 months) Bengaluru Area, India Performance Analysis of Power Systems.  \nWorking on the Nest improvements to the Power Systems \nModelled the hardware locks of PowerPC in C++, and studying performance bottlenecks \nModelling the memory bandwidth utilization improvement feature  \nOther interests include -> \ni. Data Science  \nii. Optimization  \niii. Data mining (Mining massive datasets) \niv. Compilers Hardware Engineer IBM June 2012  \u2013 Present (3 years 3 months) Bengaluru Area, India Performance Analysis of Power Systems.  \nWorking on the Nest improvements to the Power Systems \nModelled the hardware locks of PowerPC in C++, and studying performance bottlenecks \nModelling the memory bandwidth utilization improvement feature  \nOther interests include -> \ni. Data Science  \nii. Optimization  \niii. Data mining (Mining massive datasets) \niv. Compilers Skills Optimization... Discrete Optimization C++ Perl Operating Systems Computer Architecture Algorithms Core Java Unix C Matlab Linux Thread Programming Netwrok Programming SQL Databases Compilers Git svn make gdb R Python See 8+ \u00a0 \u00a0 See less Skills  Optimization... Discrete Optimization C++ Perl Operating Systems Computer Architecture Algorithms Core Java Unix C Matlab Linux Thread Programming Netwrok Programming SQL Databases Compilers Git svn make gdb R Python See 8+ \u00a0 \u00a0 See less Optimization... Discrete Optimization C++ Perl Operating Systems Computer Architecture Algorithms Core Java Unix C Matlab Linux Thread Programming Netwrok Programming SQL Databases Compilers Git svn make gdb R Python See 8+ \u00a0 \u00a0 See less Optimization... Discrete Optimization C++ Perl Operating Systems Computer Architecture Algorithms Core Java Unix C Matlab Linux Thread Programming Netwrok Programming SQL Databases Compilers Git svn make gdb R Python See 8+ \u00a0 \u00a0 See less Education Sri Sathya Sai Institute of Higher Learning Master of Technology (M.Tech.),  Computer Science 2010  \u2013 2012 Activities and Societies:\u00a0 Gymnastics ,  Theatre ,  Cricket ,  Badminton Sri Sathya Sai University Master of Science (M.Sc.),  Mathematics and Computer Science , 5 2008  \u2013 2010 Activities and Societies:\u00a0 Captain of the Institute gymnastic team Sri Sathya Sai University Bachelor of Science (B.Sc.),  Mathematics , 5 2005  \u2013 2008 Sri Sathya Sai Institute of Higher Learning Master of Technology (M.Tech.),  Computer Science 2010  \u2013 2012 Activities and Societies:\u00a0 Gymnastics ,  Theatre ,  Cricket ,  Badminton Sri Sathya Sai Institute of Higher Learning Master of Technology (M.Tech.),  Computer Science 2010  \u2013 2012 Activities and Societies:\u00a0 Gymnastics ,  Theatre ,  Cricket ,  Badminton Sri Sathya Sai Institute of Higher Learning Master of Technology (M.Tech.),  Computer Science 2010  \u2013 2012 Activities and Societies:\u00a0 Gymnastics ,  Theatre ,  Cricket ,  Badminton Sri Sathya Sai University Master of Science (M.Sc.),  Mathematics and Computer Science , 5 2008  \u2013 2010 Activities and Societies:\u00a0 Captain of the Institute gymnastic team Sri Sathya Sai University Master of Science (M.Sc.),  Mathematics and Computer Science , 5 2008  \u2013 2010 Activities and Societies:\u00a0 Captain of the Institute gymnastic team Sri Sathya Sai University Master of Science (M.Sc.),  Mathematics and Computer Science , 5 2008  \u2013 2010 Activities and Societies:\u00a0 Captain of the Institute gymnastic team Sri Sathya Sai University Bachelor of Science (B.Sc.),  Mathematics , 5 2005  \u2013 2008 Sri Sathya Sai University Bachelor of Science (B.Sc.),  Mathematics , 5 2005  \u2013 2008 Sri Sathya Sai University Bachelor of Science (B.Sc.),  Mathematics , 5 2005  \u2013 2008 ", "Summary 1. Over 2 years of experience in ASIC Verification.  \n2. Currently associated with IBM India Pvt. Ltd., Bangalore as Functional Verification Engineer since August 2012. \n3. Worked as an Intern on ASIC Verification at IBM India Pvt. Ltd., Bangalore during M.Tech. \nfinal year from Jan 2012 to May 2012. Summary 1. Over 2 years of experience in ASIC Verification.  \n2. Currently associated with IBM India Pvt. Ltd., Bangalore as Functional Verification Engineer since August 2012. \n3. Worked as an Intern on ASIC Verification at IBM India Pvt. Ltd., Bangalore during M.Tech. \nfinal year from Jan 2012 to May 2012. 1. Over 2 years of experience in ASIC Verification.  \n2. Currently associated with IBM India Pvt. Ltd., Bangalore as Functional Verification Engineer since August 2012. \n3. Worked as an Intern on ASIC Verification at IBM India Pvt. Ltd., Bangalore during M.Tech. \nfinal year from Jan 2012 to May 2012. 1. Over 2 years of experience in ASIC Verification.  \n2. Currently associated with IBM India Pvt. Ltd., Bangalore as Functional Verification Engineer since August 2012. \n3. Worked as an Intern on ASIC Verification at IBM India Pvt. Ltd., Bangalore during M.Tech. \nfinal year from Jan 2012 to May 2012. Experience Associate Hardware Engineer - R&D IBM August 2012  \u2013 Present (3 years 1 month) Bangalore Over 2 years of experience in ASIC Verification. Research Intern IBM January 2012  \u2013  May 2012  (5 months) Bangalore Worked on JTAG Verification - Verified JTAG Interface present on High Speed SerDes test \nchip by creating a test-bench in System Verilog, involving writing different test cases for different \nscenarios and verifying them. This ensured any transaction through this interface is bug-free and debugging could be focused majorly on design rather than on interface Associate Hardware Engineer - R&D IBM August 2012  \u2013 Present (3 years 1 month) Bangalore Over 2 years of experience in ASIC Verification. Associate Hardware Engineer - R&D IBM August 2012  \u2013 Present (3 years 1 month) Bangalore Over 2 years of experience in ASIC Verification. Research Intern IBM January 2012  \u2013  May 2012  (5 months) Bangalore Worked on JTAG Verification - Verified JTAG Interface present on High Speed SerDes test \nchip by creating a test-bench in System Verilog, involving writing different test cases for different \nscenarios and verifying them. This ensured any transaction through this interface is bug-free and debugging could be focused majorly on design rather than on interface Research Intern IBM January 2012  \u2013  May 2012  (5 months) Bangalore Worked on JTAG Verification - Verified JTAG Interface present on High Speed SerDes test \nchip by creating a test-bench in System Verilog, involving writing different test cases for different \nscenarios and verifying them. This ensured any transaction through this interface is bug-free and debugging could be focused majorly on design rather than on interface Languages English Hindi Telugu Tamil English Hindi Telugu Tamil English Hindi Telugu Tamil Skills Verilog SystemVerilog VHDL ASIC Debugging UVM Circuit Design Integrated Circuit... Hardware Testing JTAG Embedded Systems Matlab Skills  Verilog SystemVerilog VHDL ASIC Debugging UVM Circuit Design Integrated Circuit... Hardware Testing JTAG Embedded Systems Matlab Verilog SystemVerilog VHDL ASIC Debugging UVM Circuit Design Integrated Circuit... Hardware Testing JTAG Embedded Systems Matlab Verilog SystemVerilog VHDL ASIC Debugging UVM Circuit Design Integrated Circuit... Hardware Testing JTAG Embedded Systems Matlab Education National Institute of Technology Warangal M.Tech,  Advanced Communication Systems (ACS) , CGPA - 8.9 2010  \u2013 2012 1) Awarded Gold Medal for being the Academic Topper in M.Tech (ACS) in 2012. \n2) Awarded Preplacement Offer by IBM India Pvt. Ltd. post the research internship. Pragati Engineering College B.Tech,  Electronics and Communications Engineering , 84.15 % 2005  \u2013 2009 1) Awarded Gold Medal for being the Academic Topper among all branches in the college in 2009 \n2) Awarded Gold Medal for being the Best Outgoing Student in 2009 Activities and Societies:\u00a0 1) Rendered my service as a Student Coordinator for the event \u2018e-Jive-2k8\u2019 held by Association of\nElectronics and Engineering in Pragati Engineering College on 25th Jan 2008.\n2) Bagged prizes in badminton tournament during B.Tech.\n3) Participated in social service activities like blood donation camps organized at Pragati Engineering\nCollege. Faith Academy, New Delhi 1997  \u2013 2005 National Institute of Technology Warangal M.Tech,  Advanced Communication Systems (ACS) , CGPA - 8.9 2010  \u2013 2012 1) Awarded Gold Medal for being the Academic Topper in M.Tech (ACS) in 2012. \n2) Awarded Preplacement Offer by IBM India Pvt. Ltd. post the research internship. National Institute of Technology Warangal M.Tech,  Advanced Communication Systems (ACS) , CGPA - 8.9 2010  \u2013 2012 1) Awarded Gold Medal for being the Academic Topper in M.Tech (ACS) in 2012. \n2) Awarded Preplacement Offer by IBM India Pvt. Ltd. post the research internship. National Institute of Technology Warangal M.Tech,  Advanced Communication Systems (ACS) , CGPA - 8.9 2010  \u2013 2012 1) Awarded Gold Medal for being the Academic Topper in M.Tech (ACS) in 2012. \n2) Awarded Preplacement Offer by IBM India Pvt. Ltd. post the research internship. Pragati Engineering College B.Tech,  Electronics and Communications Engineering , 84.15 % 2005  \u2013 2009 1) Awarded Gold Medal for being the Academic Topper among all branches in the college in 2009 \n2) Awarded Gold Medal for being the Best Outgoing Student in 2009 Activities and Societies:\u00a0 1) Rendered my service as a Student Coordinator for the event \u2018e-Jive-2k8\u2019 held by Association of\nElectronics and Engineering in Pragati Engineering College on 25th Jan 2008.\n2) Bagged prizes in badminton tournament during B.Tech.\n3) Participated in social service activities like blood donation camps organized at Pragati Engineering\nCollege. Pragati Engineering College B.Tech,  Electronics and Communications Engineering , 84.15 % 2005  \u2013 2009 1) Awarded Gold Medal for being the Academic Topper among all branches in the college in 2009 \n2) Awarded Gold Medal for being the Best Outgoing Student in 2009 Activities and Societies:\u00a0 1) Rendered my service as a Student Coordinator for the event \u2018e-Jive-2k8\u2019 held by Association of\nElectronics and Engineering in Pragati Engineering College on 25th Jan 2008.\n2) Bagged prizes in badminton tournament during B.Tech.\n3) Participated in social service activities like blood donation camps organized at Pragati Engineering\nCollege. Pragati Engineering College B.Tech,  Electronics and Communications Engineering , 84.15 % 2005  \u2013 2009 1) Awarded Gold Medal for being the Academic Topper among all branches in the college in 2009 \n2) Awarded Gold Medal for being the Best Outgoing Student in 2009 Activities and Societies:\u00a0 1) Rendered my service as a Student Coordinator for the event \u2018e-Jive-2k8\u2019 held by Association of\nElectronics and Engineering in Pragati Engineering College on 25th Jan 2008.\n2) Bagged prizes in badminton tournament during B.Tech.\n3) Participated in social service activities like blood donation camps organized at Pragati Engineering\nCollege. Faith Academy, New Delhi 1997  \u2013 2005 Faith Academy, New Delhi 1997  \u2013 2005 Faith Academy, New Delhi 1997  \u2013 2005 Honors & Awards Gold Medal, Academic Topper, 2009 Pragati Engineering College April 2009 Awarded Gold Medal for being the Academic Topper among all branches in Pragati Engineering College. Gold Medal, Best Outgoing Student, 2009 Pragati Engineering College April 2009 Awarded Gold Medal for being the Best Outgoing Student in 2009 Gold Medal, Academic Topper, M.Tech (ACS) National Institute of Technology, Warangal April 2012 Awarded Gold Medal for being the Academic Topper in M.Tech ACS at NIT Warangal Gold Medal, Academic Topper, 2009 Pragati Engineering College April 2009 Awarded Gold Medal for being the Academic Topper among all branches in Pragati Engineering College. Gold Medal, Academic Topper, 2009 Pragati Engineering College April 2009 Awarded Gold Medal for being the Academic Topper among all branches in Pragati Engineering College. Gold Medal, Academic Topper, 2009 Pragati Engineering College April 2009 Awarded Gold Medal for being the Academic Topper among all branches in Pragati Engineering College. Gold Medal, Best Outgoing Student, 2009 Pragati Engineering College April 2009 Awarded Gold Medal for being the Best Outgoing Student in 2009 Gold Medal, Best Outgoing Student, 2009 Pragati Engineering College April 2009 Awarded Gold Medal for being the Best Outgoing Student in 2009 Gold Medal, Best Outgoing Student, 2009 Pragati Engineering College April 2009 Awarded Gold Medal for being the Best Outgoing Student in 2009 Gold Medal, Academic Topper, M.Tech (ACS) National Institute of Technology, Warangal April 2012 Awarded Gold Medal for being the Academic Topper in M.Tech ACS at NIT Warangal Gold Medal, Academic Topper, M.Tech (ACS) National Institute of Technology, Warangal April 2012 Awarded Gold Medal for being the Academic Topper in M.Tech ACS at NIT Warangal Gold Medal, Academic Topper, M.Tech (ACS) National Institute of Technology, Warangal April 2012 Awarded Gold Medal for being the Academic Topper in M.Tech ACS at NIT Warangal ", "Experience Associate Hardware Engineer IBM Associate Hardware Engineer IBM Associate Hardware Engineer IBM "]}