// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package my_ip_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 5;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {logic q;} my_ip_reg2hw_intr_state_reg_t;

  typedef struct packed {logic q;} my_ip_reg2hw_intr_enable_reg_t;

  typedef struct packed {
    logic q;
    logic qe;
  } my_ip_reg2hw_intr_test_reg_t;

  typedef struct packed {logic q;} my_ip_reg2hw_control_reg_t;

  typedef struct packed {logic [31:0] q;} my_ip_reg2hw_r_address_reg_t;

  typedef struct packed {logic [31:0] q;} my_ip_reg2hw_s_address_reg_t;

  typedef struct packed {logic [31:0] q;} my_ip_reg2hw_length_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } my_ip_hw2reg_intr_state_reg_t;

  typedef struct packed {
    logic d;
    logic de;
  } my_ip_hw2reg_control_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } my_ip_hw2reg_r_address_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } my_ip_hw2reg_s_address_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } my_ip_hw2reg_length_reg_t;

  // Register -> HW type
  typedef struct packed {
    my_ip_reg2hw_intr_state_reg_t intr_state;  // [100:100]
    my_ip_reg2hw_intr_enable_reg_t intr_enable;  // [99:99]
    my_ip_reg2hw_intr_test_reg_t intr_test;  // [98:97]
    my_ip_reg2hw_control_reg_t control;  // [96:96]
    my_ip_reg2hw_r_address_reg_t r_address;  // [95:64]
    my_ip_reg2hw_s_address_reg_t s_address;  // [63:32]
    my_ip_reg2hw_length_reg_t length;  // [31:0]
  } my_ip_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    my_ip_hw2reg_intr_state_reg_t intr_state;  // [102:101]
    my_ip_hw2reg_control_reg_t control;  // [100:99]
    my_ip_hw2reg_r_address_reg_t r_address;  // [98:66]
    my_ip_hw2reg_s_address_reg_t s_address;  // [65:33]
    my_ip_hw2reg_length_reg_t length;  // [32:0]
  } my_ip_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] MY_IP_INTR_STATE_OFFSET = 5'h0;
  parameter logic [BlockAw-1:0] MY_IP_INTR_ENABLE_OFFSET = 5'h4;
  parameter logic [BlockAw-1:0] MY_IP_INTR_TEST_OFFSET = 5'h8;
  parameter logic [BlockAw-1:0] MY_IP_CONTROL_OFFSET = 5'hc;
  parameter logic [BlockAw-1:0] MY_IP_R_ADDRESS_OFFSET = 5'h10;
  parameter logic [BlockAw-1:0] MY_IP_S_ADDRESS_OFFSET = 5'h14;
  parameter logic [BlockAw-1:0] MY_IP_LENGTH_OFFSET = 5'h18;

  // Reset values for hwext registers and their fields
  parameter logic [0:0] MY_IP_INTR_TEST_RESVAL = 1'h0;
  parameter logic [0:0] MY_IP_INTR_TEST_MY_IP_EVENT_RESVAL = 1'h0;

  // Register index
  typedef enum int {
    MY_IP_INTR_STATE,
    MY_IP_INTR_ENABLE,
    MY_IP_INTR_TEST,
    MY_IP_CONTROL,
    MY_IP_R_ADDRESS,
    MY_IP_S_ADDRESS,
    MY_IP_LENGTH
  } my_ip_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] MY_IP_PERMIT[7] = '{
      4'b0001,  // index[0] MY_IP_INTR_STATE
      4'b0001,  // index[1] MY_IP_INTR_ENABLE
      4'b0001,  // index[2] MY_IP_INTR_TEST
      4'b0001,  // index[3] MY_IP_CONTROL
      4'b1111,  // index[4] MY_IP_R_ADDRESS
      4'b1111,  // index[5] MY_IP_S_ADDRESS
      4'b1111  // index[6] MY_IP_LENGTH
  };

endpackage

