#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b8ed70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b8ef00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b802d0 .functor NOT 1, L_0x1beb2a0, C4<0>, C4<0>, C4<0>;
L_0x1beb080 .functor XOR 2, L_0x1beaf20, L_0x1beafe0, C4<00>, C4<00>;
L_0x1beb190 .functor XOR 2, L_0x1beb080, L_0x1beb0f0, C4<00>, C4<00>;
v0x1be2ed0_0 .net *"_ivl_10", 1 0, L_0x1beb0f0;  1 drivers
v0x1be2fd0_0 .net *"_ivl_12", 1 0, L_0x1beb190;  1 drivers
v0x1be30b0_0 .net *"_ivl_2", 1 0, L_0x1be6290;  1 drivers
v0x1be3170_0 .net *"_ivl_4", 1 0, L_0x1beaf20;  1 drivers
v0x1be3250_0 .net *"_ivl_6", 1 0, L_0x1beafe0;  1 drivers
v0x1be3380_0 .net *"_ivl_8", 1 0, L_0x1beb080;  1 drivers
v0x1be3460_0 .net "a", 0 0, v0x1bddc70_0;  1 drivers
v0x1be3500_0 .net "b", 0 0, v0x1bddd10_0;  1 drivers
v0x1be35a0_0 .net "c", 0 0, v0x1bdddb0_0;  1 drivers
v0x1be3640_0 .var "clk", 0 0;
v0x1be36e0_0 .net "d", 0 0, v0x1bddef0_0;  1 drivers
v0x1be3780_0 .net "out_pos_dut", 0 0, L_0x1beadc0;  1 drivers
v0x1be3820_0 .net "out_pos_ref", 0 0, L_0x1be4d50;  1 drivers
v0x1be38c0_0 .net "out_sop_dut", 0 0, L_0x1be5cb0;  1 drivers
v0x1be3960_0 .net "out_sop_ref", 0 0, L_0x1bb8420;  1 drivers
v0x1be3a00_0 .var/2u "stats1", 223 0;
v0x1be3aa0_0 .var/2u "strobe", 0 0;
v0x1be3b40_0 .net "tb_match", 0 0, L_0x1beb2a0;  1 drivers
v0x1be3c10_0 .net "tb_mismatch", 0 0, L_0x1b802d0;  1 drivers
v0x1be3cb0_0 .net "wavedrom_enable", 0 0, v0x1bde1c0_0;  1 drivers
v0x1be3d80_0 .net "wavedrom_title", 511 0, v0x1bde260_0;  1 drivers
L_0x1be6290 .concat [ 1 1 0 0], L_0x1be4d50, L_0x1bb8420;
L_0x1beaf20 .concat [ 1 1 0 0], L_0x1be4d50, L_0x1bb8420;
L_0x1beafe0 .concat [ 1 1 0 0], L_0x1beadc0, L_0x1be5cb0;
L_0x1beb0f0 .concat [ 1 1 0 0], L_0x1be4d50, L_0x1bb8420;
L_0x1beb2a0 .cmp/eeq 2, L_0x1be6290, L_0x1beb190;
S_0x1b8f090 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b8ef00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b806b0 .functor AND 1, v0x1bdddb0_0, v0x1bddef0_0, C4<1>, C4<1>;
L_0x1b80a90 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1b80e70 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1b810f0 .functor AND 1, L_0x1b80a90, L_0x1b80e70, C4<1>, C4<1>;
L_0x1b99900 .functor AND 1, L_0x1b810f0, v0x1bdddb0_0, C4<1>, C4<1>;
L_0x1bb8420 .functor OR 1, L_0x1b806b0, L_0x1b99900, C4<0>, C4<0>;
L_0x1be41d0 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1be4240 .functor OR 1, L_0x1be41d0, v0x1bddef0_0, C4<0>, C4<0>;
L_0x1be4350 .functor AND 1, v0x1bdddb0_0, L_0x1be4240, C4<1>, C4<1>;
L_0x1be4410 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be44e0 .functor OR 1, L_0x1be4410, v0x1bddd10_0, C4<0>, C4<0>;
L_0x1be4550 .functor AND 1, L_0x1be4350, L_0x1be44e0, C4<1>, C4<1>;
L_0x1be46d0 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1be4740 .functor OR 1, L_0x1be46d0, v0x1bddef0_0, C4<0>, C4<0>;
L_0x1be4660 .functor AND 1, v0x1bdddb0_0, L_0x1be4740, C4<1>, C4<1>;
L_0x1be48d0 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be49d0 .functor OR 1, L_0x1be48d0, v0x1bddef0_0, C4<0>, C4<0>;
L_0x1be4a90 .functor AND 1, L_0x1be4660, L_0x1be49d0, C4<1>, C4<1>;
L_0x1be4c40 .functor XNOR 1, L_0x1be4550, L_0x1be4a90, C4<0>, C4<0>;
v0x1b7fc00_0 .net *"_ivl_0", 0 0, L_0x1b806b0;  1 drivers
v0x1b80000_0 .net *"_ivl_12", 0 0, L_0x1be41d0;  1 drivers
v0x1b803e0_0 .net *"_ivl_14", 0 0, L_0x1be4240;  1 drivers
v0x1b807c0_0 .net *"_ivl_16", 0 0, L_0x1be4350;  1 drivers
v0x1b80ba0_0 .net *"_ivl_18", 0 0, L_0x1be4410;  1 drivers
v0x1b80f80_0 .net *"_ivl_2", 0 0, L_0x1b80a90;  1 drivers
v0x1b81200_0 .net *"_ivl_20", 0 0, L_0x1be44e0;  1 drivers
v0x1bdc1e0_0 .net *"_ivl_24", 0 0, L_0x1be46d0;  1 drivers
v0x1bdc2c0_0 .net *"_ivl_26", 0 0, L_0x1be4740;  1 drivers
v0x1bdc3a0_0 .net *"_ivl_28", 0 0, L_0x1be4660;  1 drivers
v0x1bdc480_0 .net *"_ivl_30", 0 0, L_0x1be48d0;  1 drivers
v0x1bdc560_0 .net *"_ivl_32", 0 0, L_0x1be49d0;  1 drivers
v0x1bdc640_0 .net *"_ivl_36", 0 0, L_0x1be4c40;  1 drivers
L_0x7f38924c4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bdc700_0 .net *"_ivl_38", 0 0, L_0x7f38924c4018;  1 drivers
v0x1bdc7e0_0 .net *"_ivl_4", 0 0, L_0x1b80e70;  1 drivers
v0x1bdc8c0_0 .net *"_ivl_6", 0 0, L_0x1b810f0;  1 drivers
v0x1bdc9a0_0 .net *"_ivl_8", 0 0, L_0x1b99900;  1 drivers
v0x1bdca80_0 .net "a", 0 0, v0x1bddc70_0;  alias, 1 drivers
v0x1bdcb40_0 .net "b", 0 0, v0x1bddd10_0;  alias, 1 drivers
v0x1bdcc00_0 .net "c", 0 0, v0x1bdddb0_0;  alias, 1 drivers
v0x1bdccc0_0 .net "d", 0 0, v0x1bddef0_0;  alias, 1 drivers
v0x1bdcd80_0 .net "out_pos", 0 0, L_0x1be4d50;  alias, 1 drivers
v0x1bdce40_0 .net "out_sop", 0 0, L_0x1bb8420;  alias, 1 drivers
v0x1bdcf00_0 .net "pos0", 0 0, L_0x1be4550;  1 drivers
v0x1bdcfc0_0 .net "pos1", 0 0, L_0x1be4a90;  1 drivers
L_0x1be4d50 .functor MUXZ 1, L_0x7f38924c4018, L_0x1be4550, L_0x1be4c40, C4<>;
S_0x1bdd140 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b8ef00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1bddc70_0 .var "a", 0 0;
v0x1bddd10_0 .var "b", 0 0;
v0x1bdddb0_0 .var "c", 0 0;
v0x1bdde50_0 .net "clk", 0 0, v0x1be3640_0;  1 drivers
v0x1bddef0_0 .var "d", 0 0;
v0x1bddfe0_0 .var/2u "fail", 0 0;
v0x1bde080_0 .var/2u "fail1", 0 0;
v0x1bde120_0 .net "tb_match", 0 0, L_0x1beb2a0;  alias, 1 drivers
v0x1bde1c0_0 .var "wavedrom_enable", 0 0;
v0x1bde260_0 .var "wavedrom_title", 511 0;
E_0x1b8d6e0/0 .event negedge, v0x1bdde50_0;
E_0x1b8d6e0/1 .event posedge, v0x1bdde50_0;
E_0x1b8d6e0 .event/or E_0x1b8d6e0/0, E_0x1b8d6e0/1;
S_0x1bdd470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1bdd140;
 .timescale -12 -12;
v0x1bdd6b0_0 .var/2s "i", 31 0;
E_0x1b8d580 .event posedge, v0x1bdde50_0;
S_0x1bdd7b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1bdd140;
 .timescale -12 -12;
v0x1bdd9b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bdda90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1bdd140;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bde440 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b8ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1be4f00 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be4f90 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1be5130 .functor AND 1, L_0x1be4f00, L_0x1be4f90, C4<1>, C4<1>;
L_0x1be5240 .functor AND 1, L_0x1be5130, v0x1bdddb0_0, C4<1>, C4<1>;
L_0x1be5440 .functor NOT 1, v0x1bddef0_0, C4<0>, C4<0>, C4<0>;
L_0x1be55c0 .functor AND 1, L_0x1be5240, L_0x1be5440, C4<1>, C4<1>;
L_0x1be5710 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be5890 .functor AND 1, L_0x1be5710, v0x1bddd10_0, C4<1>, C4<1>;
L_0x1be59a0 .functor AND 1, L_0x1be5890, v0x1bdddb0_0, C4<1>, C4<1>;
L_0x1be5a60 .functor AND 1, L_0x1be59a0, v0x1bddef0_0, C4<1>, C4<1>;
L_0x1be5b80 .functor OR 1, L_0x1be55c0, L_0x1be5a60, C4<0>, C4<0>;
L_0x1be5c40 .functor AND 1, v0x1bddc70_0, v0x1bddd10_0, C4<1>, C4<1>;
L_0x1be5d20 .functor AND 1, L_0x1be5c40, v0x1bdddb0_0, C4<1>, C4<1>;
L_0x1be5de0 .functor AND 1, L_0x1be5d20, v0x1bddef0_0, C4<1>, C4<1>;
L_0x1be5cb0 .functor OR 1, L_0x1be5b80, L_0x1be5de0, C4<0>, C4<0>;
L_0x1be6010 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be6110 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1be6180 .functor OR 1, L_0x1be6010, L_0x1be6110, C4<0>, C4<0>;
L_0x1be6330 .functor NOT 1, v0x1bdddb0_0, C4<0>, C4<0>, C4<0>;
L_0x1be63a0 .functor OR 1, L_0x1be6180, L_0x1be6330, C4<0>, C4<0>;
L_0x1be6560 .functor OR 1, L_0x1be63a0, v0x1bddef0_0, C4<0>, C4<0>;
L_0x1be6620 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be6750 .functor OR 1, L_0x1be6620, v0x1bddd10_0, C4<0>, C4<0>;
L_0x1be6810 .functor NOT 1, v0x1bdddb0_0, C4<0>, C4<0>, C4<0>;
L_0x1be6950 .functor OR 1, L_0x1be6750, L_0x1be6810, C4<0>, C4<0>;
L_0x1be6a60 .functor OR 1, L_0x1be6950, v0x1bddef0_0, C4<0>, C4<0>;
L_0x1be6c00 .functor AND 1, L_0x1be6560, L_0x1be6a60, C4<1>, C4<1>;
L_0x1be6d10 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be6e70 .functor OR 1, L_0x1be6d10, v0x1bddd10_0, C4<0>, C4<0>;
L_0x1be6f30 .functor OR 1, L_0x1be6e70, v0x1bdddb0_0, C4<0>, C4<0>;
L_0x1be70f0 .functor NOT 1, v0x1bddef0_0, C4<0>, C4<0>, C4<0>;
L_0x1be7160 .functor OR 1, L_0x1be6f30, L_0x1be70f0, C4<0>, C4<0>;
L_0x1be7380 .functor AND 1, L_0x1be6c00, L_0x1be7160, C4<1>, C4<1>;
L_0x1be7490 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1be7620 .functor OR 1, v0x1bddc70_0, L_0x1be7490, C4<0>, C4<0>;
L_0x1be76e0 .functor NOT 1, v0x1bdddb0_0, C4<0>, C4<0>, C4<0>;
L_0x1be7880 .functor OR 1, L_0x1be7620, L_0x1be76e0, C4<0>, C4<0>;
L_0x1be7990 .functor OR 1, L_0x1be7880, v0x1bddef0_0, C4<0>, C4<0>;
L_0x1be7750 .functor AND 1, L_0x1be7380, L_0x1be7990, C4<1>, C4<1>;
L_0x1be7b90 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1be7d50 .functor OR 1, v0x1bddc70_0, L_0x1be7b90, C4<0>, C4<0>;
L_0x1be7e10 .functor OR 1, L_0x1be7d50, v0x1bdddb0_0, C4<0>, C4<0>;
L_0x1be8030 .functor NOT 1, v0x1bddef0_0, C4<0>, C4<0>, C4<0>;
L_0x1be80a0 .functor OR 1, L_0x1be7e10, L_0x1be8030, C4<0>, C4<0>;
L_0x1be8320 .functor AND 1, L_0x1be7750, L_0x1be80a0, C4<1>, C4<1>;
L_0x1be8430 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be8620 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1be8690 .functor OR 1, L_0x1be8430, L_0x1be8620, C4<0>, C4<0>;
L_0x1be8930 .functor NOT 1, v0x1bdddb0_0, C4<0>, C4<0>, C4<0>;
L_0x1be8bb0 .functor OR 1, L_0x1be8690, L_0x1be8930, C4<0>, C4<0>;
L_0x1be8e60 .functor NOT 1, v0x1bddef0_0, C4<0>, C4<0>, C4<0>;
L_0x1be90e0 .functor OR 1, L_0x1be8bb0, L_0x1be8e60, C4<0>, C4<0>;
L_0x1be93a0 .functor AND 1, L_0x1be8320, L_0x1be90e0, C4<1>, C4<1>;
L_0x1be94b0 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1be98f0 .functor NOT 1, v0x1bddd10_0, C4<0>, C4<0>, C4<0>;
L_0x1be9960 .functor OR 1, L_0x1be94b0, L_0x1be98f0, C4<0>, C4<0>;
L_0x1be9c40 .functor OR 1, L_0x1be9960, v0x1bdddb0_0, C4<0>, C4<0>;
L_0x1be9d00 .functor NOT 1, v0x1bddef0_0, C4<0>, C4<0>, C4<0>;
L_0x1be9f50 .functor OR 1, L_0x1be9c40, L_0x1be9d00, C4<0>, C4<0>;
L_0x1bea060 .functor AND 1, L_0x1be93a0, L_0x1be9f50, C4<1>, C4<1>;
L_0x1bea360 .functor NOT 1, v0x1bddc70_0, C4<0>, C4<0>, C4<0>;
L_0x1bea3d0 .functor OR 1, L_0x1bea360, v0x1bddd10_0, C4<0>, C4<0>;
L_0x1bea690 .functor NOT 1, v0x1bdddb0_0, C4<0>, C4<0>, C4<0>;
L_0x1bea700 .functor OR 1, L_0x1bea3d0, L_0x1bea690, C4<0>, C4<0>;
L_0x1beaa20 .functor NOT 1, v0x1bddef0_0, C4<0>, C4<0>, C4<0>;
L_0x1beaa90 .functor OR 1, L_0x1bea700, L_0x1beaa20, C4<0>, C4<0>;
L_0x1beadc0 .functor AND 1, L_0x1bea060, L_0x1beaa90, C4<1>, C4<1>;
v0x1bde600_0 .net *"_ivl_0", 0 0, L_0x1be4f00;  1 drivers
v0x1bde6e0_0 .net *"_ivl_10", 0 0, L_0x1be55c0;  1 drivers
v0x1bde7c0_0 .net *"_ivl_100", 0 0, L_0x1be8e60;  1 drivers
v0x1bde8b0_0 .net *"_ivl_102", 0 0, L_0x1be90e0;  1 drivers
v0x1bde990_0 .net *"_ivl_104", 0 0, L_0x1be93a0;  1 drivers
v0x1bdeac0_0 .net *"_ivl_106", 0 0, L_0x1be94b0;  1 drivers
v0x1bdeba0_0 .net *"_ivl_108", 0 0, L_0x1be98f0;  1 drivers
v0x1bdec80_0 .net *"_ivl_110", 0 0, L_0x1be9960;  1 drivers
v0x1bded60_0 .net *"_ivl_112", 0 0, L_0x1be9c40;  1 drivers
v0x1bdeed0_0 .net *"_ivl_114", 0 0, L_0x1be9d00;  1 drivers
v0x1bdefb0_0 .net *"_ivl_116", 0 0, L_0x1be9f50;  1 drivers
v0x1bdf090_0 .net *"_ivl_118", 0 0, L_0x1bea060;  1 drivers
v0x1bdf170_0 .net *"_ivl_12", 0 0, L_0x1be5710;  1 drivers
v0x1bdf250_0 .net *"_ivl_120", 0 0, L_0x1bea360;  1 drivers
v0x1bdf330_0 .net *"_ivl_122", 0 0, L_0x1bea3d0;  1 drivers
v0x1bdf410_0 .net *"_ivl_124", 0 0, L_0x1bea690;  1 drivers
v0x1bdf4f0_0 .net *"_ivl_126", 0 0, L_0x1bea700;  1 drivers
v0x1bdf6e0_0 .net *"_ivl_128", 0 0, L_0x1beaa20;  1 drivers
v0x1bdf7c0_0 .net *"_ivl_130", 0 0, L_0x1beaa90;  1 drivers
v0x1bdf8a0_0 .net *"_ivl_14", 0 0, L_0x1be5890;  1 drivers
v0x1bdf980_0 .net *"_ivl_16", 0 0, L_0x1be59a0;  1 drivers
v0x1bdfa60_0 .net *"_ivl_18", 0 0, L_0x1be5a60;  1 drivers
v0x1bdfb40_0 .net *"_ivl_2", 0 0, L_0x1be4f90;  1 drivers
v0x1bdfc20_0 .net *"_ivl_20", 0 0, L_0x1be5b80;  1 drivers
v0x1bdfd00_0 .net *"_ivl_22", 0 0, L_0x1be5c40;  1 drivers
v0x1bdfde0_0 .net *"_ivl_24", 0 0, L_0x1be5d20;  1 drivers
v0x1bdfec0_0 .net *"_ivl_26", 0 0, L_0x1be5de0;  1 drivers
v0x1bdffa0_0 .net *"_ivl_30", 0 0, L_0x1be6010;  1 drivers
v0x1be0080_0 .net *"_ivl_32", 0 0, L_0x1be6110;  1 drivers
v0x1be0160_0 .net *"_ivl_34", 0 0, L_0x1be6180;  1 drivers
v0x1be0240_0 .net *"_ivl_36", 0 0, L_0x1be6330;  1 drivers
v0x1be0320_0 .net *"_ivl_38", 0 0, L_0x1be63a0;  1 drivers
v0x1be0400_0 .net *"_ivl_4", 0 0, L_0x1be5130;  1 drivers
v0x1be06f0_0 .net *"_ivl_40", 0 0, L_0x1be6560;  1 drivers
v0x1be07d0_0 .net *"_ivl_42", 0 0, L_0x1be6620;  1 drivers
v0x1be08b0_0 .net *"_ivl_44", 0 0, L_0x1be6750;  1 drivers
v0x1be0990_0 .net *"_ivl_46", 0 0, L_0x1be6810;  1 drivers
v0x1be0a70_0 .net *"_ivl_48", 0 0, L_0x1be6950;  1 drivers
v0x1be0b50_0 .net *"_ivl_50", 0 0, L_0x1be6a60;  1 drivers
v0x1be0c30_0 .net *"_ivl_52", 0 0, L_0x1be6c00;  1 drivers
v0x1be0d10_0 .net *"_ivl_54", 0 0, L_0x1be6d10;  1 drivers
v0x1be0df0_0 .net *"_ivl_56", 0 0, L_0x1be6e70;  1 drivers
v0x1be0ed0_0 .net *"_ivl_58", 0 0, L_0x1be6f30;  1 drivers
v0x1be0fb0_0 .net *"_ivl_6", 0 0, L_0x1be5240;  1 drivers
v0x1be1090_0 .net *"_ivl_60", 0 0, L_0x1be70f0;  1 drivers
v0x1be1170_0 .net *"_ivl_62", 0 0, L_0x1be7160;  1 drivers
v0x1be1250_0 .net *"_ivl_64", 0 0, L_0x1be7380;  1 drivers
v0x1be1330_0 .net *"_ivl_66", 0 0, L_0x1be7490;  1 drivers
v0x1be1410_0 .net *"_ivl_68", 0 0, L_0x1be7620;  1 drivers
v0x1be14f0_0 .net *"_ivl_70", 0 0, L_0x1be76e0;  1 drivers
v0x1be15d0_0 .net *"_ivl_72", 0 0, L_0x1be7880;  1 drivers
v0x1be16b0_0 .net *"_ivl_74", 0 0, L_0x1be7990;  1 drivers
v0x1be1790_0 .net *"_ivl_76", 0 0, L_0x1be7750;  1 drivers
v0x1be1870_0 .net *"_ivl_78", 0 0, L_0x1be7b90;  1 drivers
v0x1be1950_0 .net *"_ivl_8", 0 0, L_0x1be5440;  1 drivers
v0x1be1a30_0 .net *"_ivl_80", 0 0, L_0x1be7d50;  1 drivers
v0x1be1b10_0 .net *"_ivl_82", 0 0, L_0x1be7e10;  1 drivers
v0x1be1bf0_0 .net *"_ivl_84", 0 0, L_0x1be8030;  1 drivers
v0x1be1cd0_0 .net *"_ivl_86", 0 0, L_0x1be80a0;  1 drivers
v0x1be1db0_0 .net *"_ivl_88", 0 0, L_0x1be8320;  1 drivers
v0x1be1e90_0 .net *"_ivl_90", 0 0, L_0x1be8430;  1 drivers
v0x1be1f70_0 .net *"_ivl_92", 0 0, L_0x1be8620;  1 drivers
v0x1be2050_0 .net *"_ivl_94", 0 0, L_0x1be8690;  1 drivers
v0x1be2130_0 .net *"_ivl_96", 0 0, L_0x1be8930;  1 drivers
v0x1be2210_0 .net *"_ivl_98", 0 0, L_0x1be8bb0;  1 drivers
v0x1be2700_0 .net "a", 0 0, v0x1bddc70_0;  alias, 1 drivers
v0x1be27a0_0 .net "b", 0 0, v0x1bddd10_0;  alias, 1 drivers
v0x1be2890_0 .net "c", 0 0, v0x1bdddb0_0;  alias, 1 drivers
v0x1be2980_0 .net "d", 0 0, v0x1bddef0_0;  alias, 1 drivers
v0x1be2a70_0 .net "out_pos", 0 0, L_0x1beadc0;  alias, 1 drivers
v0x1be2b30_0 .net "out_sop", 0 0, L_0x1be5cb0;  alias, 1 drivers
S_0x1be2cb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b8ef00;
 .timescale -12 -12;
E_0x1b759f0 .event anyedge, v0x1be3aa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1be3aa0_0;
    %nor/r;
    %assign/vec4 v0x1be3aa0_0, 0;
    %wait E_0x1b759f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bdd140;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bddfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bde080_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1bdd140;
T_4 ;
    %wait E_0x1b8d6e0;
    %load/vec4 v0x1bde120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bddfe0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bdd140;
T_5 ;
    %wait E_0x1b8d580;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %wait E_0x1b8d580;
    %load/vec4 v0x1bddfe0_0;
    %store/vec4 v0x1bde080_0, 0, 1;
    %fork t_1, S_0x1bdd470;
    %jmp t_0;
    .scope S_0x1bdd470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bdd6b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1bdd6b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b8d580;
    %load/vec4 v0x1bdd6b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bdd6b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bdd6b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1bdd140;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b8d6e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bddef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bdddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bddd10_0, 0;
    %assign/vec4 v0x1bddc70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1bddfe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1bde080_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b8ef00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be3640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be3aa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b8ef00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1be3640_0;
    %inv;
    %store/vec4 v0x1be3640_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b8ef00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bdde50_0, v0x1be3c10_0, v0x1be3460_0, v0x1be3500_0, v0x1be35a0_0, v0x1be36e0_0, v0x1be3960_0, v0x1be38c0_0, v0x1be3820_0, v0x1be3780_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b8ef00;
T_9 ;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b8ef00;
T_10 ;
    %wait E_0x1b8d6e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1be3a00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be3a00_0, 4, 32;
    %load/vec4 v0x1be3b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be3a00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1be3a00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be3a00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1be3960_0;
    %load/vec4 v0x1be3960_0;
    %load/vec4 v0x1be38c0_0;
    %xor;
    %load/vec4 v0x1be3960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be3a00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be3a00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1be3820_0;
    %load/vec4 v0x1be3820_0;
    %load/vec4 v0x1be3780_0;
    %xor;
    %load/vec4 v0x1be3820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be3a00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1be3a00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be3a00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter2/response3/top_module.sv";
