

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Thu Dec 19 06:39:26 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+----------+
    |   Latency   |   Interval  | Pipeline |
    | min |  max  | min |  max  |   Type   |
    +-----+-------+-----+-------+----------+
    |   23|  67631|   24|  67632| dataflow |
    +-----+-------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-------+-----+-------+---------+
        |                         |                      |   Latency   |   Interval  | Pipeline|
        |         Instance        |        Module        | min |  max  | min |  max  |   Type  |
        +-------------------------+----------------------+-----+-------+-----+-------+---------+
        |Loop_Output_Row_proc_U0  |Loop_Output_Row_proc  |   23|  67631|   23|  67631|   none  |
        +-------------------------+----------------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      5|    1363|   1672|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1363|   1672|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Loop_Output_Row_proc_U0  |Loop_Output_Row_proc  |        0|      5|  1363|  1672|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      5|  1363|  1672|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|in_data_address0   | out |   14|  ap_memory |     in_data     |     array    |
|in_data_ce0        | out |    1|  ap_memory |     in_data     |     array    |
|in_data_d0         | out |   32|  ap_memory |     in_data     |     array    |
|in_data_q0         |  in |   32|  ap_memory |     in_data     |     array    |
|in_data_we0        | out |    1|  ap_memory |     in_data     |     array    |
|in_data_address1   | out |   14|  ap_memory |     in_data     |     array    |
|in_data_ce1        | out |    1|  ap_memory |     in_data     |     array    |
|in_data_d1         | out |   32|  ap_memory |     in_data     |     array    |
|in_data_q1         |  in |   32|  ap_memory |     in_data     |     array    |
|in_data_we1        | out |    1|  ap_memory |     in_data     |     array    |
|out_data_address0  | out |   14|  ap_memory |     out_data    |     array    |
|out_data_ce0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_d0        | out |   32|  ap_memory |     out_data    |     array    |
|out_data_q0        |  in |   32|  ap_memory |     out_data    |     array    |
|out_data_we0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_address1  | out |   14|  ap_memory |     out_data    |     array    |
|out_data_ce1       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_d1        | out |   32|  ap_memory |     out_data    |     array    |
|out_data_q1        |  in |   32|  ap_memory |     out_data    |     array    |
|out_data_we1       | out |    1|  ap_memory |     out_data    |     array    |
|row_in             |  in |   32|   ap_none  |      row_in     |    scalar    |
|col_in             |  in |   32|   ap_none  |      col_in     |    scalar    |
|kernel_address0    | out |   10|  ap_memory |      kernel     |     array    |
|kernel_ce0         | out |    1|  ap_memory |      kernel     |     array    |
|kernel_d0          | out |   32|  ap_memory |      kernel     |     array    |
|kernel_q0          |  in |   32|  ap_memory |      kernel     |     array    |
|kernel_we0         | out |    1|  ap_memory |      kernel     |     array    |
|kernel_address1    | out |   10|  ap_memory |      kernel     |     array    |
|kernel_ce1         | out |    1|  ap_memory |      kernel     |     array    |
|kernel_d1          | out |   32|  ap_memory |      kernel     |     array    |
|kernel_q1          |  in |   32|  ap_memory |      kernel     |     array    |
|kernel_we1         | out |    1|  ap_memory |      kernel     |     array    |
|kernel_size_row    |  in |   32|   ap_none  | kernel_size_row |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  | kernel_size_col |    scalar    |
|ap_clk             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      conv2D     | return value |
+-------------------+-----+-----+------------+-----------------+--------------+

