head	1.5;
access;
symbols
	OPENBSD_6_1_BASE:1.5
	OPENBSD_6_0:1.5.0.12
	OPENBSD_6_0_BASE:1.5
	OPENBSD_5_9:1.5.0.8
	OPENBSD_5_9_BASE:1.5
	OPENBSD_5_8:1.5.0.10
	OPENBSD_5_8_BASE:1.5
	OPENBSD_5_7:1.5.0.2
	OPENBSD_5_7_BASE:1.5
	OPENBSD_5_6:1.5.0.6
	OPENBSD_5_6_BASE:1.5
	OPENBSD_5_5:1.5.0.4
	OPENBSD_5_5_BASE:1.5
	OPENBSD_5_4:1.4.0.16
	OPENBSD_5_4_BASE:1.4
	OPENBSD_5_3:1.4.0.14
	OPENBSD_5_3_BASE:1.4
	OPENBSD_5_2:1.4.0.12
	OPENBSD_5_2_BASE:1.4
	OPENBSD_5_1_BASE:1.4
	OPENBSD_5_1:1.4.0.10
	OPENBSD_5_0:1.4.0.8
	OPENBSD_5_0_BASE:1.4
	OPENBSD_4_9:1.4.0.6
	OPENBSD_4_9_BASE:1.4
	OPENBSD_4_8:1.4.0.4
	OPENBSD_4_8_BASE:1.4
	OPENBSD_4_7:1.4.0.2
	OPENBSD_4_7_BASE:1.4;
locks; strict;
comment	@ * @;


1.5
date	2013.12.30.05.27.01;	author miod;	state Exp;
branches;
next	1.4;

1.4
date	2009.11.18.19.03.27;	author miod;	state Exp;
branches;
next	1.3;

1.3
date	2009.10.13.21.17.13;	author miod;	state Exp;
branches;
next	1.2;

1.2
date	2009.10.07.20.39.45;	author miod;	state Exp;
branches;
next	1.1;

1.1
date	2009.08.18.19.34.17;	author miod;	state Exp;
branches;
next	;


desc
@@


1.5
log
@Fix IOC4DEV_xxx numbers, so that devices besides the first two serial ports
actually handle their own interrupts. How could this get unnoticed so far?
@
text
@/*	$OpenBSD: iofreg.h,v 1.4 2009/11/18 19:03:27 miod Exp $	*/

/*
 * Copyright (c) 2009 Miodrag Vallat.
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

/*
 * Register definitions for SGI IOC4 ASIC.
 */

#define IOC4_NDEVS		7

#define IOC4DEV_SERIAL_A	0
#define IOC4DEV_SERIAL_B	1
#define IOC4DEV_SERIAL_C	2
#define IOC4DEV_SERIAL_D	3
#define IOC4DEV_KBC		4
#define IOC4DEV_ATAPI		5
#define IOC4DEV_RTC		6

/* Interrupt control registers */
#define IOC4_SIO_IR		0x00000008
#define	IOC4_OTHER_IR		0x0000000c
#define IOC4_SIO_IES		0x00000010
#define IOC4_OTHER_IES		0x00000014
#define IOC4_SIO_IEC		0x00000018
#define IOC4_OTHER_IEC		0x0000001c
#define IOC4_SIO_CR		0x00000020
#define	IOC4_MCR		0x00000024

/* Keyboard controller registers */
#define	IOC4_KBC_CTRL_STATUS	0x00000200
#define	IOC4_KBC_KBD_RX		0x00000204
#define	IOC4_KBC_AUX_RX		0x00000208
#define	IOC4_KBC_KBD_TX		0x0000020c
#define	IOC4_KBC_AUX_TX		0x00000210

/* bits in the SIO interrupt register */
#define	IOC4_SIRQ_UARTA		0x00000040	/* UART A passthrough */
#define	IOC4_SIRQ_UARTB		0x00004000	/* UART B passthrough */
#define	IOC4_SIRQ_UARTC		0x00400000	/* UART C passthrough */
#define	IOC4_SIRQ_UARTD		0x40000000	/* UART D passthrough */

/* bits in the OTHER interrupt register */
#define	IOC4_OIRQ_ATAPI		0x00000001	/* ATAPI passthrough */
#define	IOC4_OIRQ_KBC		0x00000040	/* keyboard controller */

/* bits in the MCR register */
#define	IOC4_MCR_PCI_66MHZ	0x00000001

#define	IOC4_ATAPI_BASE		0x00000100
#define	IOC4_ATAPI_SIZE		0x00000100

#define	IOC4_KBC_BASE		0x00000200
#define	IOC4_KBC_SIZE		0x00000014

#define	IOC4_UARTA_BASE		0x00000380
#define	IOC4_UARTB_BASE		0x00000388
#define	IOC4_UARTC_BASE		0x00000390
#define	IOC4_UARTD_BASE		0x00000398

#define	IOC4_BYTEBUS_0		0x00080000
#define	IOC4_BYTEBUS_1		0x000a0000
#define	IOC4_BYTEBUS_2		0x000c0000
#define	IOC4_BYTEBUS_3		0x000e0000
@


1.4
log
@Add glue to attach iockbc(4) to iof(4) as well. Tested by deraadt@@
@
text
@d1 1
a1 1
/*	$OpenBSD: iofreg.h,v 1.3 2009/10/13 21:17:13 miod Exp $	*/
d23 1
a23 1
#define IOC4_NDEVS		8
d27 5
a31 5
#define IOC4DEV_SERIAL_C	3
#define IOC4DEV_SERIAL_D	4
#define IOC4DEV_KBC		5
#define IOC4DEV_ATAPI		6
#define IOC4DEV_RTC		7
@


1.3
log
@Make iof(4) pass its bus speed to children, this in turn allows com(4) to
pick the right clock if the PCI bus the I/O board is on degrades to 33MHz.
@
text
@d1 1
a1 1
/*	$OpenBSD: iofreg.h,v 1.2 2009/10/07 20:39:45 miod Exp $	*/
d33 1
d42 7
@


1.2
log
@Attach DS1742 style dsrtc to iof (IOC4) too.
@
text
@d1 1
a1 1
/*	$OpenBSD: iofreg.h,v 1.1 2009/08/18 19:34:17 miod Exp $	*/
d51 3
@


1.1
log
@Blind partial support for IOC4 chip, found on IO8 and IO9 base I/O boards on
Origin 350 and Tezro systems. While this chip provides serial ports, an ATAPI
interface and a PS/2 keyboard and mouse interface, this code currently only
attempts to support the serial ports.
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d23 1
a23 1
#define IOC4_NDEVS		7
d31 1
d62 5
@

