===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4990 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3211 ( 17.6%)    0.3211 ( 21.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2769 ( 15.2%)    0.2769 ( 18.5%)    Parse modules
    0.0408 (  2.2%)    0.0408 (  2.7%)    Verify circuit
    1.3597 ( 74.6%)    1.0360 ( 69.1%)  'firrtl.circuit' Pipeline
    0.0386 (  2.1%)    0.0386 (  2.6%)    LowerFIRRTLAnnotations
    0.2271 ( 12.5%)    0.1203 (  8.0%)    'firrtl.module' Pipeline
    0.0816 (  4.5%)    0.0458 (  3.1%)      DropName
    0.1454 (  8.0%)    0.0745 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0117 (  0.6%)    0.0059 (  0.4%)    'firrtl.module' Pipeline
    0.0116 (  0.6%)    0.0059 (  0.4%)      LowerCHIRRTLPass
    0.0151 (  0.8%)    0.0151 (  1.0%)    InferWidths
    0.0512 (  2.8%)    0.0512 (  3.4%)    MemToRegOfVec
    0.0809 (  4.4%)    0.0809 (  5.4%)    InferResets
    0.0073 (  0.4%)    0.0073 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.0145 (  0.8%)    0.0145 (  1.0%)    WireDFT
    0.0983 (  5.4%)    0.0983 (  6.6%)    LowerFIRRTLTypes
    0.0850 (  4.7%)    0.0452 (  3.0%)    'firrtl.module' Pipeline
    0.0828 (  4.5%)    0.0439 (  2.9%)      ExpandWhens
    0.0022 (  0.1%)    0.0013 (  0.1%)      SFCCompat
    0.0390 (  2.1%)    0.0390 (  2.6%)    Inliner
    0.0422 (  2.3%)    0.0422 (  2.8%)    'firrtl.module' Pipeline
    0.0422 (  2.3%)    0.0422 (  2.8%)      RandomizeRegisterInit
    0.0144 (  0.8%)    0.0144 (  1.0%)    CheckCombCycles
    0.0015 (  0.1%)    0.0015 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.2102 ( 11.5%)    0.2102 ( 14.0%)    'firrtl.module' Pipeline
    0.1983 ( 10.9%)    0.1983 ( 13.2%)      Canonicalizer
    0.0119 (  0.7%)    0.0119 (  0.8%)      InferReadWrite
    0.0048 (  0.3%)    0.0048 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0326 (  1.8%)    0.0326 (  2.2%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0115 (  0.6%)    0.0115 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1475 (  8.1%)    0.1475 (  9.8%)    'firrtl.module' Pipeline
    0.0111 (  0.6%)    0.0111 (  0.7%)      DropName
    0.1365 (  7.5%)    0.1365 (  9.1%)      Canonicalizer
    0.0165 (  0.9%)    0.0165 (  1.1%)    IMDeadCodeElim
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0429 (  2.4%)    0.0429 (  2.9%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0169 (  0.9%)    0.0169 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0430 (  2.4%)    0.0430 (  2.9%)  'hw.module' Pipeline
    0.0120 (  0.7%)    0.0120 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0199 (  1.1%)    0.0199 (  1.3%)    Canonicalizer
    0.0083 (  0.5%)    0.0083 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0028 (  0.2%)    0.0028 (  0.2%)    HWCleanup
    0.0047 (  0.3%)    0.0047 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0045 (  0.2%)    0.0045 (  0.3%)    PrettifyVerilog
    0.0039 (  0.2%)    0.0039 (  0.3%)  StripDebugInfoWithPred
    0.0280 (  1.5%)    0.0280 (  1.9%)  ExportVerilog
    0.0013 (  0.1%)    0.0013 (  0.1%)  Rest
    1.8227 (100.0%)    1.4990 (100.0%)  Total

{
  totalTime: 1.512,
  maxMemory: 74620928
}
