// Seed: 895479271
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1'd0) begin
    if (id_2) begin
      $display(1, 1'h0, id_2);
    end
  end
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply0 id_6
    , id_8
);
  wire id_9;
  module_0(
      id_8, id_9, id_8
  );
endmodule
