Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/huchao/vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto db24dfc5010e47c4ac94ab3e49394659 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_3_2_tb_behav xil_defaultlib.lab2_3_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder_dataflow
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.lab2_4_1
Compiling module xil_defaultlib.lab2_3_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_3_2_tb_behav
