// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.009437,HLS_SYN_LAT=6,HLS_SYN_TPT=1,HLS_SYN_MEM=17,HLS_SYN_DSP=35,HLS_SYN_FF=1464,HLS_SYN_LUT=2414,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [191:0] x_V;
output  [11:0] y_0_V;
output   y_0_V_ap_vld;
output  [11:0] y_1_V;
output   y_1_V_ap_vld;
output  [11:0] y_2_V;
output   y_2_V_ap_vld;
output  [11:0] y_3_V;
output   y_3_V_ap_vld;
output  [11:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] x_V_preg;
reg   [191:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [11:0] p_Val2_s_fu_394_p4;
reg  signed [11:0] p_Val2_s_reg_1603;
reg   [11:0] p_Val2_s_reg_1603_pp0_iter1_reg;
reg  signed [11:0] p_Val2_s_reg_1603_pp0_iter2_reg;
reg  signed [11:0] p_Val2_2_reg_1610;
reg  signed [11:0] p_Val2_2_reg_1610_pp0_iter1_reg;
wire  signed [11:0] p_Val2_1_fu_414_p4;
reg  signed [11:0] p_Val2_1_reg_1620;
reg   [11:0] p_Val2_1_reg_1620_pp0_iter1_reg;
reg  signed [11:0] p_Val2_1_reg_1620_pp0_iter2_reg;
reg  signed [11:0] p_Val2_4_reg_1632;
reg  signed [11:0] p_Val2_4_reg_1632_pp0_iter1_reg;
reg  signed [11:0] p_Val2_4_reg_1632_pp0_iter2_reg;
reg  signed [11:0] p_Val2_4_reg_1632_pp0_iter3_reg;
wire  signed [11:0] p_Val2_5_fu_434_p4;
reg  signed [11:0] p_Val2_5_reg_1638;
reg  signed [11:0] p_Val2_5_reg_1638_pp0_iter1_reg;
reg  signed [11:0] p_Val2_5_reg_1638_pp0_iter2_reg;
wire  signed [17:0] sext_ln728_1_fu_444_p1;
reg  signed [17:0] sext_ln728_1_reg_1651;
reg  signed [17:0] sext_ln728_1_reg_1651_pp0_iter1_reg;
reg  signed [17:0] sext_ln728_1_reg_1651_pp0_iter2_reg;
(* use_dsp48 = "no" *) wire   [17:0] add_ln1192_8_fu_456_p2;
reg   [17:0] add_ln1192_8_reg_1657;
reg   [10:0] tmp_9_reg_1662;
reg   [11:0] trunc_ln708_7_reg_1667;
wire  signed [23:0] r_V_17_fu_1406_p2;
reg  signed [23:0] r_V_17_reg_1672;
wire  signed [17:0] mul_ln700_3_fu_1412_p2;
reg  signed [17:0] mul_ln700_3_reg_1677;
wire  signed [17:0] grp_fu_1418_p3;
reg  signed [17:0] ret_V_25_reg_1682;
reg   [11:0] trunc_ln_reg_1687;
wire  signed [23:0] r_V_4_fu_1435_p2;
reg  signed [23:0] r_V_4_reg_1692;
wire  signed [35:0] mul_ln1118_fu_1441_p2;
reg  signed [35:0] mul_ln1118_reg_1697;
reg   [11:0] trunc_ln708_s_reg_1702;
wire  signed [35:0] mul_ln1118_5_fu_1462_p2;
reg  signed [35:0] mul_ln1118_5_reg_1707;
reg   [11:0] trunc_ln708_13_reg_1712;
reg   [11:0] trunc_ln708_1_reg_1717;
wire  signed [17:0] mul_ln1192_2_fu_1485_p2;
reg  signed [17:0] mul_ln1192_2_reg_1722;
wire   [6:0] grp_operator_s_fu_275_ap_return;
reg   [6:0] p_Val2_s_22_reg_1727;
wire   [6:0] grp_operator_s_fu_282_ap_return;
reg  signed [6:0] p_5_reg_1732;
wire   [10:0] r_V_27_fu_756_p2;
reg   [10:0] r_V_27_reg_1737;
reg   [11:0] trunc_ln708_8_reg_1742;
wire   [6:0] grp_operator_s_fu_296_ap_return;
reg   [6:0] p_2_reg_1747;
reg   [6:0] p_2_reg_1747_pp0_iter3_reg;
reg   [6:0] p_2_reg_1747_pp0_iter4_reg;
reg   [11:0] trunc_ln708_12_reg_1752;
wire   [26:0] ret_V_1_fu_826_p2;
reg  signed [26:0] ret_V_1_reg_1757;
wire  signed [13:0] grp_fu_1498_p3;
reg  signed [13:0] ret_V_3_reg_1762;
reg   [11:0] trunc_ln708_2_reg_1767;
wire  signed [16:0] grp_fu_1514_p3;
reg  signed [16:0] r_V_6_reg_1772;
wire  signed [13:0] grp_fu_1522_p3;
reg  signed [13:0] ret_V_36_reg_1777;
wire   [6:0] grp_operator_s_fu_317_ap_return;
reg  signed [6:0] p_6_reg_1782;
reg  signed [6:0] p_6_reg_1782_pp0_iter4_reg;
wire   [29:0] add_ln1192_18_fu_1033_p2;
reg   [29:0] add_ln1192_18_reg_1787;
wire  signed [11:0] grp_fu_1547_p4;
reg  signed [11:0] ret_V_18_reg_1792;
wire  signed [19:0] grp_fu_1557_p3;
reg  signed [19:0] ret_V_43_reg_1797;
wire   [6:0] grp_operator_s_fu_338_ap_return;
reg   [6:0] p_Val2_32_reg_1802;
wire   [6:0] grp_operator_s_fu_345_ap_return;
reg   [6:0] p_Val2_43_reg_1807;
wire  signed [40:0] mul_ln700_fu_1565_p2;
reg  signed [40:0] mul_ln700_reg_1812;
wire   [12:0] add_ln1192_fu_1128_p2;
reg   [12:0] add_ln1192_reg_1817;
wire  signed [31:0] mul_ln1192_3_fu_1571_p2;
reg  signed [31:0] mul_ln1192_3_reg_1822;
reg   [11:0] trunc_ln708_9_reg_1827;
reg   [11:0] trunc_ln708_9_reg_1827_pp0_iter5_reg;
reg   [11:0] trunc_ln708_6_reg_1832;
reg   [11:0] trunc_ln708_6_reg_1832_pp0_iter5_reg;
wire   [6:0] grp_operator_s_fu_366_ap_return;
reg   [6:0] p_Val2_37_reg_1837;
wire   [7:0] ret_V_47_fu_1254_p2;
reg   [7:0] ret_V_47_reg_1842;
wire   [6:0] grp_operator_s_fu_380_ap_return;
reg   [6:0] p_0_reg_1847;
reg  signed [6:0] p_0_reg_1847_pp0_iter5_reg;
wire   [41:0] mul_ln700_1_fu_1266_p2;
reg   [41:0] mul_ln700_1_reg_1852;
wire   [6:0] grp_operator_s_fu_387_ap_return;
reg   [6:0] p_Val2_10_reg_1857;
reg   [9:0] tmp_reg_1862;
wire  signed [24:0] grp_fu_1586_p3;
reg  signed [24:0] mul_ln1192_9_reg_1867;
reg    ap_block_pp0_stage0_subdone;
wire    grp_operator_s_fu_275_ap_start;
wire    grp_operator_s_fu_275_ap_done;
wire    grp_operator_s_fu_275_ap_idle;
wire    grp_operator_s_fu_275_ap_ready;
reg    grp_operator_s_fu_275_ap_ce;
wire   [11:0] grp_operator_s_fu_275_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call76;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call76;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call76;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call76;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call76;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call76;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call76;
reg    ap_block_pp0_stage0_11001_ignoreCallOp38;
wire    grp_operator_s_fu_282_ap_start;
wire    grp_operator_s_fu_282_ap_done;
wire    grp_operator_s_fu_282_ap_idle;
wire    grp_operator_s_fu_282_ap_ready;
reg    grp_operator_s_fu_282_ap_ce;
wire   [11:0] grp_operator_s_fu_282_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call90;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call90;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call90;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call90;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call90;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call90;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call90;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
wire    grp_operator_s_fu_289_ap_start;
wire    grp_operator_s_fu_289_ap_done;
wire    grp_operator_s_fu_289_ap_idle;
wire    grp_operator_s_fu_289_ap_ready;
reg    grp_operator_s_fu_289_ap_ce;
wire   [6:0] grp_operator_s_fu_289_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call120;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call120;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call120;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call120;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call120;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call120;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call120;
reg    ap_block_pp0_stage0_11001_ignoreCallOp43;
wire    grp_operator_s_fu_296_ap_start;
wire    grp_operator_s_fu_296_ap_done;
wire    grp_operator_s_fu_296_ap_idle;
wire    grp_operator_s_fu_296_ap_ready;
reg    grp_operator_s_fu_296_ap_ce;
wire   [11:0] grp_operator_s_fu_296_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call227;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call227;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call227;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call227;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call227;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call227;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call227;
reg    ap_block_pp0_stage0_11001_ignoreCallOp70;
wire    grp_operator_s_fu_303_ap_start;
wire    grp_operator_s_fu_303_ap_done;
wire    grp_operator_s_fu_303_ap_idle;
wire    grp_operator_s_fu_303_ap_ready;
reg    grp_operator_s_fu_303_ap_ce;
wire   [6:0] grp_operator_s_fu_303_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call29;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call29;
reg    ap_block_pp0_stage0_11001_ignoreCallOp76;
wire    grp_operator_s_fu_310_ap_start;
wire    grp_operator_s_fu_310_ap_done;
wire    grp_operator_s_fu_310_ap_idle;
wire    grp_operator_s_fu_310_ap_ready;
reg    grp_operator_s_fu_310_ap_ce;
wire  signed [6:0] grp_operator_s_fu_310_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call66;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call66;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call66;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call66;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call66;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call66;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call66;
reg    ap_block_pp0_stage0_11001_ignoreCallOp83;
wire    grp_operator_s_fu_317_ap_start;
wire    grp_operator_s_fu_317_ap_done;
wire    grp_operator_s_fu_317_ap_idle;
wire    grp_operator_s_fu_317_ap_ready;
reg    grp_operator_s_fu_317_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call101;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call101;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call101;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call101;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call101;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call101;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call101;
reg    ap_block_pp0_stage0_11001_ignoreCallOp86;
wire    grp_operator_s_fu_324_ap_start;
wire    grp_operator_s_fu_324_ap_done;
wire    grp_operator_s_fu_324_ap_idle;
wire    grp_operator_s_fu_324_ap_ready;
reg    grp_operator_s_fu_324_ap_ce;
wire   [11:0] grp_operator_s_fu_324_n_V;
wire  signed [6:0] grp_operator_s_fu_324_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call179;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call179;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call179;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call179;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call179;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call179;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call179;
reg    ap_block_pp0_stage0_11001_ignoreCallOp96;
wire    grp_operator_s_fu_331_ap_start;
wire    grp_operator_s_fu_331_ap_done;
wire    grp_operator_s_fu_331_ap_idle;
wire    grp_operator_s_fu_331_ap_ready;
reg    grp_operator_s_fu_331_ap_ce;
wire  signed [6:0] grp_operator_s_fu_331_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call190;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call190;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call190;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call190;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call190;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call190;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call190;
reg    ap_block_pp0_stage0_11001_ignoreCallOp97;
wire    grp_operator_s_fu_338_ap_start;
wire    grp_operator_s_fu_338_ap_done;
wire    grp_operator_s_fu_338_ap_idle;
wire    grp_operator_s_fu_338_ap_ready;
reg    grp_operator_s_fu_338_ap_ce;
wire   [11:0] grp_operator_s_fu_338_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call205;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call205;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call205;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call205;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call205;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call205;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call205;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
wire    grp_operator_s_fu_345_ap_start;
wire    grp_operator_s_fu_345_ap_done;
wire    grp_operator_s_fu_345_ap_idle;
wire    grp_operator_s_fu_345_ap_ready;
reg    grp_operator_s_fu_345_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call244;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call244;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call244;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call244;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call244;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call244;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call244;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
wire    grp_operator_s_fu_352_ap_start;
wire    grp_operator_s_fu_352_ap_done;
wire    grp_operator_s_fu_352_ap_idle;
wire    grp_operator_s_fu_352_ap_ready;
reg    grp_operator_s_fu_352_ap_ce;
wire   [6:0] grp_operator_s_fu_352_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call46;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call46;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call46;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call46;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call46;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call46;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call46;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire    grp_operator_s_fu_359_ap_start;
wire    grp_operator_s_fu_359_ap_done;
wire    grp_operator_s_fu_359_ap_idle;
wire    grp_operator_s_fu_359_ap_ready;
reg    grp_operator_s_fu_359_ap_ce;
wire   [6:0] grp_operator_s_fu_359_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call166;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call166;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call166;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call166;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call166;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call166;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call166;
reg    ap_block_pp0_stage0_11001_ignoreCallOp172;
wire    grp_operator_s_fu_366_ap_start;
wire    grp_operator_s_fu_366_ap_done;
wire    grp_operator_s_fu_366_ap_idle;
wire    grp_operator_s_fu_366_ap_ready;
reg    grp_operator_s_fu_366_ap_ce;
wire   [11:0] grp_operator_s_fu_366_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call221;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call221;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call221;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call221;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call221;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call221;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call221;
reg    ap_block_pp0_stage0_11001_ignoreCallOp195;
wire    grp_operator_s_fu_373_ap_start;
wire    grp_operator_s_fu_373_ap_done;
wire    grp_operator_s_fu_373_ap_idle;
wire    grp_operator_s_fu_373_ap_ready;
reg    grp_operator_s_fu_373_ap_ce;
wire   [6:0] grp_operator_s_fu_373_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call240;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call240;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call240;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call240;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call240;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call240;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call240;
reg    ap_block_pp0_stage0_11001_ignoreCallOp196;
wire    grp_operator_s_fu_380_ap_start;
wire    grp_operator_s_fu_380_ap_done;
wire    grp_operator_s_fu_380_ap_idle;
wire    grp_operator_s_fu_380_ap_ready;
reg    grp_operator_s_fu_380_ap_ce;
wire   [11:0] grp_operator_s_fu_380_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call255;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call255;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call255;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call255;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call255;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call255;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call255;
reg    ap_block_pp0_stage0_11001_ignoreCallOp199;
wire    grp_operator_s_fu_387_ap_start;
wire    grp_operator_s_fu_387_ap_done;
wire    grp_operator_s_fu_387_ap_idle;
wire    grp_operator_s_fu_387_ap_ready;
reg    grp_operator_s_fu_387_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call60;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call60;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call60;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call60;
reg    ap_block_pp0_stage0_11001_ignoreCallOp208;
reg    grp_operator_s_fu_275_ap_start_reg;
reg    grp_operator_s_fu_282_ap_start_reg;
reg    grp_operator_s_fu_289_ap_start_reg;
reg    grp_operator_s_fu_296_ap_start_reg;
reg    grp_operator_s_fu_303_ap_start_reg;
reg    grp_operator_s_fu_310_ap_start_reg;
reg    grp_operator_s_fu_317_ap_start_reg;
reg    grp_operator_s_fu_324_ap_start_reg;
reg    grp_operator_s_fu_331_ap_start_reg;
reg    grp_operator_s_fu_338_ap_start_reg;
reg    grp_operator_s_fu_345_ap_start_reg;
reg    grp_operator_s_fu_352_ap_start_reg;
reg    grp_operator_s_fu_359_ap_start_reg;
reg    grp_operator_s_fu_366_ap_start_reg;
reg    grp_operator_s_fu_373_ap_start_reg;
reg    grp_operator_s_fu_380_ap_start_reg;
reg    grp_operator_s_fu_387_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [17:0] mul_ln1192_6_fu_1398_p2;
wire   [17:0] lhs_V_3_fu_448_p3;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_38_fu_471_p2;
wire  signed [17:0] grp_fu_1426_p3;
wire   [17:0] rhs_V_1_fu_516_p3;
wire   [17:0] sub_ln1192_fu_523_p2;
wire   [17:0] ret_V_35_fu_528_p2;
wire   [17:0] r_V_s_fu_545_p3;
wire   [17:0] add_ln1192_7_fu_552_p2;
wire   [16:0] shl_ln1118_7_fu_569_p3;
wire   [14:0] shl_ln1118_8_fu_580_p3;
wire  signed [17:0] sext_ln1118_15_fu_576_p1;
wire  signed [17:0] sext_ln1118_16_fu_587_p1;
wire   [16:0] shl_ln1118_9_fu_597_p3;
wire   [14:0] shl_ln1118_s_fu_608_p3;
wire  signed [17:0] sext_ln1118_17_fu_604_p1;
wire  signed [17:0] sext_ln1118_18_fu_615_p1;
wire   [17:0] r_V_29_fu_591_p2;
wire   [17:0] r_V_30_fu_619_p2;
wire  signed [18:0] sext_ln703_5_fu_625_p1;
wire  signed [18:0] sext_ln703_6_fu_629_p1;
wire   [18:0] ret_V_39_fu_633_p2;
wire   [18:0] add_ln1192_15_fu_639_p2;
wire  signed [17:0] mul_ln728_1_fu_1455_p2;
wire  signed [23:0] grp_fu_1447_p3;
wire   [23:0] rhs_V_5_fu_656_p3;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_41_fu_663_p2;
wire   [17:0] lhs_V_1_fu_497_p3;
wire   [17:0] add_ln1192_30_fu_678_p2;
wire   [17:0] add_ln1192_28_fu_684_p2;
wire  signed [17:0] grp_fu_1468_p3;
wire  signed [23:0] grp_fu_1477_p3;
wire   [9:0] tmp_s_fu_732_p3;
wire   [7:0] tmp_1_fu_744_p3;
wire  signed [10:0] sext_ln1118_8_fu_740_p1;
wire  signed [10:0] sext_ln1118_9_fu_752_p1;
wire   [35:0] r_V_31_fu_762_p2;
wire   [35:0] r_V_37_fu_788_p2;
wire  signed [25:0] grp_fu_1490_p2;
wire   [23:0] trunc_ln1193_fu_809_p1;
wire  signed [26:0] sext_ln1118_fu_806_p1;
wire   [26:0] p_shl_fu_812_p3;
wire   [26:0] sub_ln1193_fu_820_p2;
wire  signed [17:0] grp_fu_1506_p3;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_33_fu_842_p2;
wire  signed [7:0] sext_ln703_1_fu_861_p1;
wire  signed [7:0] ret_V_10_fu_864_p2;
wire  signed [12:0] r_V_24_fu_877_p3;
wire   [15:0] shl_ln_fu_899_p3;
wire  signed [16:0] sext_ln1118_5_fu_906_p1;
wire   [16:0] sub_ln1118_fu_910_p2;
wire  signed [16:0] sext_ln727_fu_832_p1;
wire  signed [16:0] shl_ln1118_1_fu_922_p3;
wire   [14:0] shl_ln1118_2_fu_933_p3;
wire  signed [15:0] sext_ln1118_7_fu_940_p1;
wire  signed [15:0] sext_ln1118_4_fu_888_p1;
wire   [15:0] r_V_26_fu_944_p2;
wire  signed [15:0] sext_ln1118_10_fu_950_p1;
wire  signed [15:0] add_ln1192_12_fu_953_p2;
wire   [16:0] r_V_25_fu_916_p2;
wire  signed [28:0] lhs_V_4_fu_963_p3;
wire  signed [17:0] mul_ln728_fu_1541_p2;
wire  signed [29:0] grp_fu_1530_p4;
wire   [29:0] rhs_V_2_fu_975_p3;
wire  signed [6:0] sext_ln1118_11_fu_987_p0;
wire  signed [6:0] tmp_2_fu_991_p1;
wire   [11:0] tmp_2_fu_991_p3;
wire  signed [6:0] tmp_3_fu_1003_p1;
wire   [7:0] tmp_3_fu_1003_p3;
wire  signed [12:0] sext_ln1118_12_fu_999_p1;
wire  signed [12:0] sext_ln1118_13_fu_1011_p1;
wire   [12:0] r_V_28_fu_1015_p2;
wire   [24:0] tmp_4_fu_1021_p3;
(* use_dsp48 = "no" *) wire   [29:0] add_ln1192_17_fu_982_p2;
wire  signed [29:0] rhs_V_3_fu_1029_p1;
wire  signed [12:0] lhs_V_5_fu_1047_p1;
wire  signed [12:0] rhs_V_6_fu_1050_p1;
wire   [12:0] ret_V_42_fu_1053_p2;
wire  signed [18:0] lhs_V_6_fu_1059_p3;
wire   [15:0] shl_ln1118_3_fu_1071_p3;
wire  signed [16:0] sext_ln1118_23_fu_1078_p1;
wire  signed [16:0] sext_ln1118_2_fu_874_p1;
wire   [16:0] r_V_34_fu_1082_p2;
wire   [10:0] trunc_ln708_10_fu_1088_p4;
wire  signed [12:0] sext_ln1192_2_fu_1118_p1;
wire  signed [12:0] sext_ln1192_1_fu_1115_p1;
wire   [12:0] ret_V_32_fu_1122_p2;
(* use_dsp48 = "no" *) wire  signed [13:0] ret_V_12_fu_1134_p2;
wire   [11:0] tmp_6_fu_1146_p3;
wire   [7:0] tmp_7_fu_1158_p3;
wire  signed [12:0] sext_ln1118_20_fu_1154_p1;
wire  signed [12:0] sext_ln1118_21_fu_1166_p1;
wire   [12:0] r_V_32_fu_1170_p2;
wire   [24:0] tmp_8_fu_1176_p3;
wire  signed [29:0] rhs_V_4_fu_1184_p1;
wire   [29:0] add_ln1192_19_fu_1188_p2;
wire   [29:0] ret_V_40_fu_1193_p2;
wire   [12:0] tmp_10_fu_1209_p3;
wire  signed [19:0] sext_ln1192_16_fu_1216_p1;
(* use_dsp48 = "no" *) wire   [19:0] ret_V_44_fu_1220_p2;
wire  signed [19:0] ret_V_22_fu_1225_p2;
wire  signed [29:0] grp_fu_1577_p3;
wire  signed [7:0] sext_ln703_10_fu_1247_p1;
wire  signed [7:0] sext_ln703_11_fu_1251_p1;
wire  signed [12:0] mul_ln700_1_fu_1266_p0;
wire  signed [40:0] mul_ln700_1_fu_1266_p1;
wire  signed [6:0] mul_ln1192_4_fu_1278_p0;
wire  signed [30:0] mul_ln1192_4_fu_1278_p1;
wire   [33:0] mul_ln1192_4_fu_1278_p2;
wire   [33:0] ret_V_37_fu_1284_p2;
wire  signed [7:0] sext_ln1253_fu_1300_p1;
wire  signed [6:0] r_V_36_fu_1312_p0;
wire  signed [13:0] sext_ln1116_3_fu_1309_p1;
wire  signed [6:0] r_V_36_fu_1312_p1;
wire  signed [13:0] r_V_36_fu_1312_p2;
wire   [7:0] r_V_35_fu_1303_p2;
wire  signed [13:0] tmp_11_fu_1322_p3;
wire  signed [8:0] sext_ln703_12_fu_1334_p1;
wire  signed [8:0] ret_V_28_fu_1337_p2;
wire   [36:0] tmp_5_fu_1347_p3;
wire  signed [41:0] rhs_V_fu_1354_p1;
wire   [41:0] ret_V_34_fu_1358_p2;
wire  signed [28:0] grp_fu_1594_p3;
wire   [10:0] tmp_12_fu_1384_p4;
wire  signed [11:0] mul_ln1192_6_fu_1398_p0;
wire  signed [11:0] mul_ln1192_6_fu_1398_p1;
wire  signed [11:0] r_V_17_fu_1406_p0;
wire  signed [23:0] r_V_16_fu_486_p1;
wire  signed [11:0] r_V_17_fu_1406_p1;
wire   [8:0] mul_ln700_3_fu_1412_p0;
wire  signed [11:0] mul_ln700_3_fu_1412_p1;
wire  signed [17:0] sext_ln703_4_fu_490_p1;
wire   [6:0] grp_fu_1418_p0;
wire  signed [11:0] grp_fu_1418_p1;
wire   [13:0] grp_fu_1418_p2;
wire  signed [6:0] grp_fu_1426_p0;
wire  signed [11:0] grp_fu_1426_p1;
wire  signed [17:0] sext_ln728_fu_494_p1;
wire  signed [11:0] r_V_4_fu_1435_p0;
wire  signed [23:0] r_V_3_fu_513_p1;
wire  signed [11:0] r_V_4_fu_1435_p1;
wire  signed [18:0] mul_ln1118_fu_1441_p0;
wire  signed [35:0] sext_ln1118_19_fu_645_p1;
wire  signed [18:0] mul_ln1118_fu_1441_p1;
wire   [8:0] grp_fu_1447_p0;
wire   [23:0] grp_fu_1447_p2;
wire   [9:0] mul_ln728_1_fu_1455_p0;
wire  signed [11:0] mul_ln728_1_fu_1455_p1;
wire  signed [17:0] mul_ln1118_5_fu_1462_p0;
wire  signed [35:0] sext_ln1118_25_fu_701_p1;
wire  signed [17:0] mul_ln1118_5_fu_1462_p1;
wire  signed [11:0] grp_fu_1468_p0;
wire  signed [11:0] grp_fu_1468_p1;
wire  signed [12:0] grp_fu_1468_p2;
wire   [23:0] grp_fu_1477_p2;
wire   [6:0] mul_ln1192_2_fu_1485_p0;
wire  signed [11:0] mul_ln1192_2_fu_1485_p1;
wire  signed [6:0] grp_fu_1490_p0;
wire  signed [6:0] grp_fu_1498_p0;
wire  signed [13:0] sext_ln1116_fu_835_p1;
wire  signed [6:0] grp_fu_1498_p1;
wire  signed [10:0] grp_fu_1498_p2;
wire  signed [6:0] grp_fu_1506_p0;
wire  signed [7:0] grp_fu_1514_p0;
wire   [6:0] mul_ln728_fu_1541_p0;
wire  signed [11:0] mul_ln728_fu_1541_p1;
wire   [4:0] grp_fu_1547_p2;
wire  signed [7:0] grp_fu_1547_p3;
wire  signed [6:0] grp_fu_1557_p0;
wire  signed [13:0] sext_ln1118_11_fu_987_p1;
wire  signed [6:0] grp_fu_1557_p1;
wire  signed [24:0] grp_fu_1577_p2;
wire  signed [23:0] grp_fu_1594_p1;
wire  signed [24:0] grp_fu_1594_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 x_V_preg = 192'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_operator_s_fu_275_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_282_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_289_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_296_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_303_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_310_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_317_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_324_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_331_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_338_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_345_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_352_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_359_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_366_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_373_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_380_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_387_ap_start_reg = 1'b0;
end

operator_s grp_operator_s_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_275_ap_start),
    .ap_done(grp_operator_s_fu_275_ap_done),
    .ap_idle(grp_operator_s_fu_275_ap_idle),
    .ap_ready(grp_operator_s_fu_275_ap_ready),
    .ap_ce(grp_operator_s_fu_275_ap_ce),
    .n_V(grp_operator_s_fu_275_n_V),
    .ap_return(grp_operator_s_fu_275_ap_return)
);

operator_s grp_operator_s_fu_282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_282_ap_start),
    .ap_done(grp_operator_s_fu_282_ap_done),
    .ap_idle(grp_operator_s_fu_282_ap_idle),
    .ap_ready(grp_operator_s_fu_282_ap_ready),
    .ap_ce(grp_operator_s_fu_282_ap_ce),
    .n_V(grp_operator_s_fu_282_n_V),
    .ap_return(grp_operator_s_fu_282_ap_return)
);

operator_s grp_operator_s_fu_289(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_289_ap_start),
    .ap_done(grp_operator_s_fu_289_ap_done),
    .ap_idle(grp_operator_s_fu_289_ap_idle),
    .ap_ready(grp_operator_s_fu_289_ap_ready),
    .ap_ce(grp_operator_s_fu_289_ap_ce),
    .n_V(trunc_ln708_7_reg_1667),
    .ap_return(grp_operator_s_fu_289_ap_return)
);

operator_s grp_operator_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_296_ap_start),
    .ap_done(grp_operator_s_fu_296_ap_done),
    .ap_idle(grp_operator_s_fu_296_ap_idle),
    .ap_ready(grp_operator_s_fu_296_ap_ready),
    .ap_ce(grp_operator_s_fu_296_ap_ce),
    .n_V(grp_operator_s_fu_296_n_V),
    .ap_return(grp_operator_s_fu_296_ap_return)
);

operator_s grp_operator_s_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_303_ap_start),
    .ap_done(grp_operator_s_fu_303_ap_done),
    .ap_idle(grp_operator_s_fu_303_ap_idle),
    .ap_ready(grp_operator_s_fu_303_ap_ready),
    .ap_ce(grp_operator_s_fu_303_ap_ce),
    .n_V(trunc_ln_reg_1687),
    .ap_return(grp_operator_s_fu_303_ap_return)
);

operator_s grp_operator_s_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_310_ap_start),
    .ap_done(grp_operator_s_fu_310_ap_done),
    .ap_idle(grp_operator_s_fu_310_ap_idle),
    .ap_ready(grp_operator_s_fu_310_ap_ready),
    .ap_ce(grp_operator_s_fu_310_ap_ce),
    .n_V(p_Val2_s_reg_1603_pp0_iter1_reg),
    .ap_return(grp_operator_s_fu_310_ap_return)
);

operator_s grp_operator_s_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_317_ap_start),
    .ap_done(grp_operator_s_fu_317_ap_done),
    .ap_idle(grp_operator_s_fu_317_ap_idle),
    .ap_ready(grp_operator_s_fu_317_ap_ready),
    .ap_ce(grp_operator_s_fu_317_ap_ce),
    .n_V(p_Val2_1_reg_1620_pp0_iter1_reg),
    .ap_return(grp_operator_s_fu_317_ap_return)
);

operator_s grp_operator_s_fu_324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_324_ap_start),
    .ap_done(grp_operator_s_fu_324_ap_done),
    .ap_idle(grp_operator_s_fu_324_ap_idle),
    .ap_ready(grp_operator_s_fu_324_ap_ready),
    .ap_ce(grp_operator_s_fu_324_ap_ce),
    .n_V(grp_operator_s_fu_324_n_V),
    .ap_return(grp_operator_s_fu_324_ap_return)
);

operator_s grp_operator_s_fu_331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_331_ap_start),
    .ap_done(grp_operator_s_fu_331_ap_done),
    .ap_idle(grp_operator_s_fu_331_ap_idle),
    .ap_ready(grp_operator_s_fu_331_ap_ready),
    .ap_ce(grp_operator_s_fu_331_ap_ce),
    .n_V(trunc_ln708_s_reg_1702),
    .ap_return(grp_operator_s_fu_331_ap_return)
);

operator_s grp_operator_s_fu_338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_338_ap_start),
    .ap_done(grp_operator_s_fu_338_ap_done),
    .ap_idle(grp_operator_s_fu_338_ap_idle),
    .ap_ready(grp_operator_s_fu_338_ap_ready),
    .ap_ce(grp_operator_s_fu_338_ap_ce),
    .n_V(grp_operator_s_fu_338_n_V),
    .ap_return(grp_operator_s_fu_338_ap_return)
);

operator_s grp_operator_s_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_345_ap_start),
    .ap_done(grp_operator_s_fu_345_ap_done),
    .ap_idle(grp_operator_s_fu_345_ap_idle),
    .ap_ready(grp_operator_s_fu_345_ap_ready),
    .ap_ce(grp_operator_s_fu_345_ap_ce),
    .n_V(trunc_ln708_13_reg_1712),
    .ap_return(grp_operator_s_fu_345_ap_return)
);

operator_s grp_operator_s_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_352_ap_start),
    .ap_done(grp_operator_s_fu_352_ap_done),
    .ap_idle(grp_operator_s_fu_352_ap_idle),
    .ap_ready(grp_operator_s_fu_352_ap_ready),
    .ap_ce(grp_operator_s_fu_352_ap_ce),
    .n_V(trunc_ln708_1_reg_1717),
    .ap_return(grp_operator_s_fu_352_ap_return)
);

operator_s grp_operator_s_fu_359(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_359_ap_start),
    .ap_done(grp_operator_s_fu_359_ap_done),
    .ap_idle(grp_operator_s_fu_359_ap_idle),
    .ap_ready(grp_operator_s_fu_359_ap_ready),
    .ap_ce(grp_operator_s_fu_359_ap_ce),
    .n_V(trunc_ln708_8_reg_1742),
    .ap_return(grp_operator_s_fu_359_ap_return)
);

operator_s grp_operator_s_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_366_ap_start),
    .ap_done(grp_operator_s_fu_366_ap_done),
    .ap_idle(grp_operator_s_fu_366_ap_idle),
    .ap_ready(grp_operator_s_fu_366_ap_ready),
    .ap_ce(grp_operator_s_fu_366_ap_ce),
    .n_V(grp_operator_s_fu_366_n_V),
    .ap_return(grp_operator_s_fu_366_ap_return)
);

operator_s grp_operator_s_fu_373(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_373_ap_start),
    .ap_done(grp_operator_s_fu_373_ap_done),
    .ap_idle(grp_operator_s_fu_373_ap_idle),
    .ap_ready(grp_operator_s_fu_373_ap_ready),
    .ap_ce(grp_operator_s_fu_373_ap_ce),
    .n_V(trunc_ln708_12_reg_1752),
    .ap_return(grp_operator_s_fu_373_ap_return)
);

operator_s grp_operator_s_fu_380(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_380_ap_start),
    .ap_done(grp_operator_s_fu_380_ap_done),
    .ap_idle(grp_operator_s_fu_380_ap_idle),
    .ap_ready(grp_operator_s_fu_380_ap_ready),
    .ap_ce(grp_operator_s_fu_380_ap_ce),
    .n_V(grp_operator_s_fu_380_n_V),
    .ap_return(grp_operator_s_fu_380_ap_return)
);

operator_s grp_operator_s_fu_387(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_387_ap_start),
    .ap_done(grp_operator_s_fu_387_ap_done),
    .ap_idle(grp_operator_s_fu_387_ap_idle),
    .ap_ready(grp_operator_s_fu_387_ap_ready),
    .ap_ce(grp_operator_s_fu_387_ap_ce),
    .n_V(trunc_ln708_2_reg_1767),
    .ap_return(grp_operator_s_fu_387_ap_return)
);

myproject_mul_mul_12s_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_12s_18_1_1_U3(
    .din0(mul_ln1192_6_fu_1398_p0),
    .din1(mul_ln1192_6_fu_1398_p1),
    .dout(mul_ln1192_6_fu_1398_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U4(
    .din0(r_V_17_fu_1406_p0),
    .din1(r_V_17_fu_1406_p1),
    .dout(r_V_17_fu_1406_p2)
);

myproject_mul_mul_9ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_9ns_12s_18_1_1_U5(
    .din0(mul_ln700_3_fu_1412_p0),
    .din1(mul_ln700_3_fu_1412_p1),
    .dout(mul_ln700_3_fu_1412_p2)
);

myproject_mac_muladd_7ns_12s_14ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7ns_12s_14ns_18_1_1_U6(
    .din0(grp_fu_1418_p0),
    .din1(grp_fu_1418_p1),
    .din2(grp_fu_1418_p2),
    .dout(grp_fu_1418_p3)
);

myproject_mac_muladd_7s_12s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_12s_18ns_18_1_1_U7(
    .din0(grp_fu_1426_p0),
    .din1(grp_fu_1426_p1),
    .din2(lhs_V_1_fu_497_p3),
    .dout(grp_fu_1426_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U8(
    .din0(r_V_4_fu_1435_p0),
    .din1(r_V_4_fu_1435_p1),
    .dout(r_V_4_fu_1435_p2)
);

myproject_mul_mul_19s_19s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_19s_19s_36_1_1_U9(
    .din0(mul_ln1118_fu_1441_p0),
    .din1(mul_ln1118_fu_1441_p1),
    .dout(mul_ln1118_fu_1441_p2)
);

myproject_mac_muladd_9ns_24s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_9ns_24s_24ns_24_1_1_U10(
    .din0(grp_fu_1447_p0),
    .din1(r_V_17_reg_1672),
    .din2(grp_fu_1447_p2),
    .dout(grp_fu_1447_p3)
);

myproject_mul_mul_10ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_10ns_12s_18_1_1_U11(
    .din0(mul_ln728_1_fu_1455_p0),
    .din1(mul_ln728_1_fu_1455_p1),
    .dout(mul_ln728_1_fu_1455_p2)
);

myproject_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_18s_18s_36_1_1_U12(
    .din0(mul_ln1118_5_fu_1462_p0),
    .din1(mul_ln1118_5_fu_1462_p1),
    .dout(mul_ln1118_5_fu_1462_p2)
);

myproject_mac_muladd_12s_12s_13s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_12s_13s_18_1_1_U13(
    .din0(grp_fu_1468_p0),
    .din1(grp_fu_1468_p1),
    .din2(grp_fu_1468_p2),
    .dout(grp_fu_1468_p3)
);

myproject_mac_muladd_12s_24s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_24s_24ns_24_1_1_U14(
    .din0(p_Val2_s_reg_1603_pp0_iter1_reg),
    .din1(r_V_4_reg_1692),
    .din2(grp_fu_1477_p2),
    .dout(grp_fu_1477_p3)
);

myproject_mul_mul_7ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_7ns_12s_18_1_1_U15(
    .din0(mul_ln1192_2_fu_1485_p0),
    .din1(mul_ln1192_2_fu_1485_p1),
    .dout(mul_ln1192_2_fu_1485_p2)
);

myproject_am_addmul_7s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_am_addmul_7s_12s_26_1_1_U16(
    .din0(grp_fu_1490_p0),
    .din1(p_Val2_s_reg_1603_pp0_iter2_reg),
    .dout(grp_fu_1490_p2)
);

myproject_mac_muladd_7s_7s_11s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_7s_7s_11s_14_1_1_U17(
    .din0(grp_fu_1498_p0),
    .din1(grp_fu_1498_p1),
    .din2(grp_fu_1498_p2),
    .dout(grp_fu_1498_p3)
);

myproject_mac_muladd_7s_12s_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_12s_18s_18_1_1_U18(
    .din0(grp_fu_1506_p0),
    .din1(p_Val2_5_reg_1638_pp0_iter2_reg),
    .din2(mul_ln1192_2_reg_1722),
    .dout(grp_fu_1506_p3)
);

myproject_am_addmul_8s_7s_8s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
myproject_am_addmul_8s_7s_8s_17_1_1_U19(
    .din0(grp_fu_1514_p0),
    .din1(grp_operator_s_fu_310_ap_return),
    .din2(ret_V_10_fu_864_p2),
    .dout(grp_fu_1514_p3)
);

myproject_mac_muladd_13s_7s_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_13s_7s_13s_14_1_1_U20(
    .din0(13'd19),
    .din1(p_5_reg_1732),
    .din2(r_V_24_fu_877_p3),
    .dout(grp_fu_1522_p3)
);

myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1_U21(
    .din0(shl_ln1118_1_fu_922_p3),
    .din1(r_V_24_fu_877_p3),
    .din2(add_ln1192_12_fu_953_p2),
    .din3(lhs_V_4_fu_963_p3),
    .dout(grp_fu_1530_p4)
);

myproject_mul_mul_7ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_7ns_12s_18_1_1_U22(
    .din0(mul_ln728_fu_1541_p0),
    .din1(mul_ln728_fu_1541_p1),
    .dout(mul_ln728_fu_1541_p2)
);

myproject_ama_addmuladd_7s_7s_5ns_8s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
myproject_ama_addmuladd_7s_7s_5ns_8s_12_1_1_U23(
    .din0(grp_operator_s_fu_324_ap_return),
    .din1(grp_operator_s_fu_331_ap_return),
    .din2(grp_fu_1547_p2),
    .din3(grp_fu_1547_p3),
    .dout(grp_fu_1547_p4)
);

myproject_mac_muladd_7s_7s_19s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_7s_7s_19s_20_1_1_U24(
    .din0(grp_fu_1557_p0),
    .din1(grp_fu_1557_p1),
    .din2(lhs_V_6_fu_1059_p3),
    .dout(grp_fu_1557_p3)
);

myproject_mul_mul_14s_27s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 41 ))
myproject_mul_mul_14s_27s_41_1_1_U25(
    .din0(ret_V_3_reg_1762),
    .din1(ret_V_1_reg_1757),
    .dout(mul_ln700_fu_1565_p2)
);

myproject_mul_mul_17s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_17s_14s_32_1_1_U26(
    .din0(r_V_6_reg_1772),
    .din1(ret_V_12_fu_1134_p2),
    .dout(mul_ln1192_3_fu_1571_p2)
);

myproject_mac_muladd_12s_20s_25s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_12s_20s_25s_30_1_1_U27(
    .din0(ret_V_18_reg_1792),
    .din1(ret_V_22_fu_1225_p2),
    .din2(grp_fu_1577_p2),
    .dout(grp_fu_1577_p3)
);

myproject_am_addmul_14s_14s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_am_addmul_14s_14s_9s_25_1_1_U28(
    .din0(r_V_36_fu_1312_p2),
    .din1(tmp_11_fu_1322_p3),
    .din2(ret_V_28_fu_1337_p2),
    .dout(grp_fu_1586_p3)
);

myproject_mac_muladd_7s_24s_25s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 29 ))
myproject_mac_muladd_7s_24s_25s_29_1_1_U29(
    .din0(p_0_reg_1847_pp0_iter5_reg),
    .din1(grp_fu_1594_p1),
    .din2(grp_fu_1594_p2),
    .dout(grp_fu_1594_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_275_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_275_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_275_ap_ready == 1'b1)) begin
            grp_operator_s_fu_275_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_282_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_282_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_282_ap_ready == 1'b1)) begin
            grp_operator_s_fu_282_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_289_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_289_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_289_ap_ready == 1'b1)) begin
            grp_operator_s_fu_289_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_296_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_296_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_296_ap_ready == 1'b1)) begin
            grp_operator_s_fu_296_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_303_ap_ready == 1'b1)) begin
            grp_operator_s_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_310_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_310_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_310_ap_ready == 1'b1)) begin
            grp_operator_s_fu_310_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_317_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_317_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_317_ap_ready == 1'b1)) begin
            grp_operator_s_fu_317_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_324_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_324_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_324_ap_ready == 1'b1)) begin
            grp_operator_s_fu_324_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_331_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_331_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_331_ap_ready == 1'b1)) begin
            grp_operator_s_fu_331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_338_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_338_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_338_ap_ready == 1'b1)) begin
            grp_operator_s_fu_338_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_345_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_345_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_345_ap_ready == 1'b1)) begin
            grp_operator_s_fu_345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_352_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_352_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_352_ap_ready == 1'b1)) begin
            grp_operator_s_fu_352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_359_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_359_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_359_ap_ready == 1'b1)) begin
            grp_operator_s_fu_359_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_366_ap_ready == 1'b1)) begin
            grp_operator_s_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_373_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_373_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_373_ap_ready == 1'b1)) begin
            grp_operator_s_fu_373_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_380_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_380_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_380_ap_ready == 1'b1)) begin
            grp_operator_s_fu_380_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_387_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_operator_s_fu_387_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_387_ap_ready == 1'b1)) begin
            grp_operator_s_fu_387_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_18_reg_1787 <= add_ln1192_18_fu_1033_p2;
        add_ln1192_reg_1817 <= add_ln1192_fu_1128_p2;
        mul_ln1192_2_reg_1722 <= mul_ln1192_2_fu_1485_p2;
        mul_ln1192_3_reg_1822 <= mul_ln1192_3_fu_1571_p2;
        mul_ln700_1_reg_1852 <= mul_ln700_1_fu_1266_p2;
        mul_ln700_reg_1812 <= mul_ln700_fu_1565_p2;
        p_0_reg_1847 <= grp_operator_s_fu_380_ap_return;
        p_0_reg_1847_pp0_iter5_reg <= p_0_reg_1847;
        p_2_reg_1747 <= grp_operator_s_fu_296_ap_return;
        p_2_reg_1747_pp0_iter3_reg <= p_2_reg_1747;
        p_2_reg_1747_pp0_iter4_reg <= p_2_reg_1747_pp0_iter3_reg;
        p_5_reg_1732 <= grp_operator_s_fu_282_ap_return;
        p_6_reg_1782 <= grp_operator_s_fu_317_ap_return;
        p_6_reg_1782_pp0_iter4_reg <= p_6_reg_1782;
        p_Val2_10_reg_1857 <= grp_operator_s_fu_387_ap_return;
        p_Val2_1_reg_1620_pp0_iter2_reg <= p_Val2_1_reg_1620_pp0_iter1_reg;
        p_Val2_32_reg_1802 <= grp_operator_s_fu_338_ap_return;
        p_Val2_37_reg_1837 <= grp_operator_s_fu_366_ap_return;
        p_Val2_43_reg_1807 <= grp_operator_s_fu_345_ap_return;
        p_Val2_4_reg_1632_pp0_iter2_reg <= p_Val2_4_reg_1632_pp0_iter1_reg;
        p_Val2_4_reg_1632_pp0_iter3_reg <= p_Val2_4_reg_1632_pp0_iter2_reg;
        p_Val2_5_reg_1638_pp0_iter2_reg <= p_Val2_5_reg_1638_pp0_iter1_reg;
        p_Val2_s_22_reg_1727 <= grp_operator_s_fu_275_ap_return;
        p_Val2_s_reg_1603_pp0_iter2_reg <= p_Val2_s_reg_1603_pp0_iter1_reg;
        r_V_27_reg_1737[10 : 1] <= r_V_27_fu_756_p2[10 : 1];
        ret_V_1_reg_1757 <= ret_V_1_fu_826_p2;
        ret_V_47_reg_1842 <= ret_V_47_fu_1254_p2;
        sext_ln728_1_reg_1651_pp0_iter2_reg <= sext_ln728_1_reg_1651_pp0_iter1_reg;
        tmp_reg_1862 <= {{ret_V_37_fu_1284_p2[33:24]}};
        trunc_ln708_12_reg_1752 <= {{r_V_37_fu_788_p2[35:24]}};
        trunc_ln708_1_reg_1717 <= {{grp_fu_1477_p3[23:12]}};
        trunc_ln708_2_reg_1767 <= {{ret_V_33_fu_842_p2[17:6]}};
        trunc_ln708_6_reg_1832 <= {{grp_fu_1577_p3[29:18]}};
        trunc_ln708_6_reg_1832_pp0_iter5_reg <= trunc_ln708_6_reg_1832;
        trunc_ln708_8_reg_1742 <= {{r_V_31_fu_762_p2[35:24]}};
        trunc_ln708_9_reg_1827 <= {{ret_V_40_fu_1193_p2[29:18]}};
        trunc_ln708_9_reg_1827_pp0_iter5_reg <= trunc_ln708_9_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_8_reg_1657 <= add_ln1192_8_fu_456_p2;
        mul_ln1118_5_reg_1707 <= mul_ln1118_5_fu_1462_p2;
        mul_ln1118_reg_1697 <= mul_ln1118_fu_1441_p2;
        mul_ln700_3_reg_1677 <= mul_ln700_3_fu_1412_p2;
        p_Val2_1_reg_1620 <= {{x_V_in_sig[179:168]}};
        p_Val2_1_reg_1620_pp0_iter1_reg <= p_Val2_1_reg_1620;
        p_Val2_2_reg_1610 <= {{x_V_in_sig[47:36]}};
        p_Val2_2_reg_1610_pp0_iter1_reg <= p_Val2_2_reg_1610;
        p_Val2_4_reg_1632 <= {{x_V_in_sig[59:48]}};
        p_Val2_4_reg_1632_pp0_iter1_reg <= p_Val2_4_reg_1632;
        p_Val2_5_reg_1638 <= {{x_V_in_sig[191:180]}};
        p_Val2_5_reg_1638_pp0_iter1_reg <= p_Val2_5_reg_1638;
        p_Val2_s_reg_1603 <= {{x_V_in_sig[35:24]}};
        p_Val2_s_reg_1603_pp0_iter1_reg <= p_Val2_s_reg_1603;
        r_V_17_reg_1672 <= r_V_17_fu_1406_p2;
        r_V_4_reg_1692 <= r_V_4_fu_1435_p2;
        sext_ln728_1_reg_1651 <= sext_ln728_1_fu_444_p1;
        sext_ln728_1_reg_1651_pp0_iter1_reg <= sext_ln728_1_reg_1651;
        tmp_9_reg_1662 <= {{x_V_in_sig[46:36]}};
        trunc_ln708_13_reg_1712 <= {{grp_fu_1468_p3[17:6]}};
        trunc_ln708_7_reg_1667 <= {{ret_V_38_fu_471_p2[17:6]}};
        trunc_ln708_s_reg_1702 <= {{ret_V_41_fu_663_p2[23:12]}};
        trunc_ln_reg_1687 <= {{grp_fu_1426_p3[17:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mul_ln1192_9_reg_1867 <= grp_fu_1586_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        r_V_6_reg_1772 <= grp_fu_1514_p3;
        ret_V_18_reg_1792 <= grp_fu_1547_p4;
        ret_V_36_reg_1777 <= grp_fu_1522_p3;
        ret_V_3_reg_1762 <= grp_fu_1498_p3;
        ret_V_43_reg_1797 <= grp_fu_1557_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_25_reg_1682 <= grp_fu_1418_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_275_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_275_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_282_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_282_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_289_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_289_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp70) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_303_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_303_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp83) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_310_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_310_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_317_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_317_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp96) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_324_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_324_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_331_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_331_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_338_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_338_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_345_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_345_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_352_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_352_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp172) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_359_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_359_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp195) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_366_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_366_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp196) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_373_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_373_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp199) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_380_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_380_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp208) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_387_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_387_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_12_fu_953_p2 = ($signed(r_V_26_fu_944_p2) + $signed(sext_ln1118_10_fu_950_p1));

assign add_ln1192_15_fu_639_p2 = (19'd4096 + ret_V_39_fu_633_p2);

assign add_ln1192_17_fu_982_p2 = ($signed(grp_fu_1530_p4) + $signed(rhs_V_2_fu_975_p3));

assign add_ln1192_18_fu_1033_p2 = ($signed(add_ln1192_17_fu_982_p2) + $signed(rhs_V_3_fu_1029_p1));

assign add_ln1192_19_fu_1188_p2 = ($signed(add_ln1192_18_reg_1787) + $signed(rhs_V_4_fu_1184_p1));

assign add_ln1192_28_fu_684_p2 = (lhs_V_1_fu_497_p3 + add_ln1192_30_fu_678_p2);

assign add_ln1192_30_fu_678_p2 = ($signed(18'd255168) + $signed(r_V_s_fu_545_p3));

assign add_ln1192_7_fu_552_p2 = ($signed(18'd261248) + $signed(r_V_s_fu_545_p3));

assign add_ln1192_8_fu_456_p2 = ($signed(mul_ln1192_6_fu_1398_p2) + $signed(lhs_V_3_fu_448_p3));

assign add_ln1192_fu_1128_p2 = (13'd250 + ret_V_32_fu_1122_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp172 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp195 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp196 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp199 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp208 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp38 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp43 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp70 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp76 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp83 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp86 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp96 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp97 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call101 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call120 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call166 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call179 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call190 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call205 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call221 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call227 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call240 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call244 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call255 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call29 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call46 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call60 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call66 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call76 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call90 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call166 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call179 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call166 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call179 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call166 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call179 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call166 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call179 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call166 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call179 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call166 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call179 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call190 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call240 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call255 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1418_p0 = 18'd59;

assign grp_fu_1418_p1 = sext_ln703_4_fu_490_p1;

assign grp_fu_1418_p2 = 18'd4096;

assign grp_fu_1426_p0 = 18'd262105;

assign grp_fu_1426_p1 = sext_ln728_fu_494_p1;

assign grp_fu_1447_p0 = 24'd210;

assign grp_fu_1447_p2 = {{mul_ln700_3_reg_1677}, {6'd0}};

assign grp_fu_1468_p0 = sext_ln728_fu_494_p1;

assign grp_fu_1468_p1 = sext_ln728_fu_494_p1;

assign grp_fu_1468_p2 = 18'd260032;

assign grp_fu_1477_p2 = {{p_Val2_5_reg_1638_pp0_iter1_reg}, {12'd0}};

assign grp_fu_1490_p0 = 13'd8133;

assign grp_fu_1498_p0 = sext_ln1116_fu_835_p1;

assign grp_fu_1498_p1 = sext_ln1116_fu_835_p1;

assign grp_fu_1498_p2 = 14'd15808;

assign grp_fu_1506_p0 = 18'd262095;

assign grp_fu_1514_p0 = 9'd424;

assign grp_fu_1547_p2 = 12'd11;

assign grp_fu_1547_p3 = 12'd3968;

assign grp_fu_1557_p0 = sext_ln1118_11_fu_987_p1;

assign grp_fu_1557_p1 = sext_ln1118_11_fu_987_p1;

assign grp_fu_1577_p2 = 30'd1057751040;

assign grp_fu_1594_p1 = mul_ln1192_9_reg_1867;

assign grp_fu_1594_p2 = 29'd522452992;

assign grp_operator_s_fu_275_ap_start = grp_operator_s_fu_275_ap_start_reg;

assign grp_operator_s_fu_275_n_V = {{ret_V_35_fu_528_p2[17:6]}};

assign grp_operator_s_fu_282_ap_start = grp_operator_s_fu_282_ap_start_reg;

assign grp_operator_s_fu_282_n_V = {{add_ln1192_7_fu_552_p2[17:6]}};

assign grp_operator_s_fu_289_ap_start = grp_operator_s_fu_289_ap_start_reg;

assign grp_operator_s_fu_296_ap_start = grp_operator_s_fu_296_ap_start_reg;

assign grp_operator_s_fu_296_n_V = {{add_ln1192_28_fu_684_p2[17:6]}};

assign grp_operator_s_fu_303_ap_start = grp_operator_s_fu_303_ap_start_reg;

assign grp_operator_s_fu_310_ap_start = grp_operator_s_fu_310_ap_start_reg;

assign grp_operator_s_fu_317_ap_start = grp_operator_s_fu_317_ap_start_reg;

assign grp_operator_s_fu_324_ap_start = grp_operator_s_fu_324_ap_start_reg;

assign grp_operator_s_fu_324_n_V = ($signed(12'd4051) + $signed(p_Val2_2_reg_1610_pp0_iter1_reg));

assign grp_operator_s_fu_331_ap_start = grp_operator_s_fu_331_ap_start_reg;

assign grp_operator_s_fu_338_ap_start = grp_operator_s_fu_338_ap_start_reg;

assign grp_operator_s_fu_338_n_V = ($signed(p_Val2_5_reg_1638_pp0_iter1_reg) + $signed(p_Val2_2_reg_1610_pp0_iter1_reg));

assign grp_operator_s_fu_345_ap_start = grp_operator_s_fu_345_ap_start_reg;

assign grp_operator_s_fu_352_ap_start = grp_operator_s_fu_352_ap_start_reg;

assign grp_operator_s_fu_359_ap_start = grp_operator_s_fu_359_ap_start_reg;

assign grp_operator_s_fu_366_ap_start = grp_operator_s_fu_366_ap_start_reg;

assign grp_operator_s_fu_366_n_V = $signed(trunc_ln708_10_fu_1088_p4);

assign grp_operator_s_fu_373_ap_start = grp_operator_s_fu_373_ap_start_reg;

assign grp_operator_s_fu_380_ap_start = grp_operator_s_fu_380_ap_start_reg;

assign grp_operator_s_fu_380_n_V = ($signed(12'd94) + $signed(p_Val2_1_reg_1620_pp0_iter2_reg));

assign grp_operator_s_fu_387_ap_start = grp_operator_s_fu_387_ap_start_reg;

assign lhs_V_1_fu_497_p3 = {{p_Val2_1_reg_1620}, {6'd0}};

assign lhs_V_3_fu_448_p3 = {{p_Val2_5_fu_434_p4}, {6'd0}};

assign lhs_V_4_fu_963_p3 = {{r_V_25_fu_916_p2}, {12'd0}};

assign lhs_V_5_fu_1047_p1 = p_Val2_1_reg_1620_pp0_iter2_reg;

assign lhs_V_6_fu_1059_p3 = {{ret_V_42_fu_1053_p2}, {6'd0}};

assign mul_ln1118_5_fu_1462_p0 = sext_ln1118_25_fu_701_p1;

assign mul_ln1118_5_fu_1462_p1 = sext_ln1118_25_fu_701_p1;

assign mul_ln1118_fu_1441_p0 = sext_ln1118_19_fu_645_p1;

assign mul_ln1118_fu_1441_p1 = sext_ln1118_19_fu_645_p1;

assign mul_ln1192_2_fu_1485_p0 = 18'd49;

assign mul_ln1192_2_fu_1485_p1 = sext_ln728_1_reg_1651_pp0_iter1_reg;

assign mul_ln1192_4_fu_1278_p0 = p_6_reg_1782_pp0_iter4_reg;

assign mul_ln1192_4_fu_1278_p1 = mul_ln1192_3_reg_1822;

assign mul_ln1192_4_fu_1278_p2 = ($signed(mul_ln1192_4_fu_1278_p0) * $signed(mul_ln1192_4_fu_1278_p1));

assign mul_ln1192_6_fu_1398_p0 = sext_ln728_1_fu_444_p1;

assign mul_ln1192_6_fu_1398_p1 = sext_ln728_1_fu_444_p1;

assign mul_ln700_1_fu_1266_p0 = add_ln1192_reg_1817;

assign mul_ln700_1_fu_1266_p1 = mul_ln700_reg_1812;

assign mul_ln700_1_fu_1266_p2 = ($signed(mul_ln700_1_fu_1266_p0) * $signed(mul_ln700_1_fu_1266_p1));

assign mul_ln700_3_fu_1412_p0 = 18'd210;

assign mul_ln700_3_fu_1412_p1 = sext_ln703_4_fu_490_p1;

assign mul_ln728_1_fu_1455_p0 = 18'd420;

assign mul_ln728_1_fu_1455_p1 = sext_ln728_fu_494_p1;

assign mul_ln728_fu_1541_p0 = 18'd35;

assign mul_ln728_fu_1541_p1 = sext_ln728_1_reg_1651_pp0_iter2_reg;

assign p_Val2_1_fu_414_p4 = {{x_V_in_sig[179:168]}};

assign p_Val2_5_fu_434_p4 = {{x_V_in_sig[191:180]}};

assign p_Val2_s_fu_394_p4 = {{x_V_in_sig[35:24]}};

assign p_shl_fu_812_p3 = {{trunc_ln1193_fu_809_p1}, {3'd0}};

assign r_V_16_fu_486_p1 = p_Val2_1_fu_414_p4;

assign r_V_17_fu_1406_p0 = r_V_16_fu_486_p1;

assign r_V_17_fu_1406_p1 = r_V_16_fu_486_p1;

assign r_V_24_fu_877_p3 = {{p_Val2_5_reg_1638_pp0_iter2_reg}, {1'd0}};

assign r_V_25_fu_916_p2 = ($signed(sub_ln1118_fu_910_p2) - $signed(sext_ln727_fu_832_p1));

assign r_V_26_fu_944_p2 = ($signed(sext_ln1118_7_fu_940_p1) - $signed(sext_ln1118_4_fu_888_p1));

assign r_V_27_fu_756_p2 = ($signed(sext_ln1118_8_fu_740_p1) - $signed(sext_ln1118_9_fu_752_p1));

assign r_V_28_fu_1015_p2 = ($signed(sext_ln1118_12_fu_999_p1) + $signed(sext_ln1118_13_fu_1011_p1));

assign r_V_29_fu_591_p2 = ($signed(sext_ln1118_15_fu_576_p1) + $signed(sext_ln1118_16_fu_587_p1));

assign r_V_30_fu_619_p2 = ($signed(sext_ln1118_17_fu_604_p1) + $signed(sext_ln1118_18_fu_615_p1));

assign r_V_31_fu_762_p2 = ($signed({{1'b0}, {36'd156}}) * $signed(mul_ln1118_reg_1697));

assign r_V_32_fu_1170_p2 = ($signed(sext_ln1118_20_fu_1154_p1) + $signed(sext_ln1118_21_fu_1166_p1));

assign r_V_34_fu_1082_p2 = ($signed(sext_ln1118_23_fu_1078_p1) - $signed(sext_ln1118_2_fu_874_p1));

assign r_V_35_fu_1303_p2 = ($signed(8'd0) - $signed(sext_ln1253_fu_1300_p1));

assign r_V_36_fu_1312_p0 = sext_ln1116_3_fu_1309_p1;

assign r_V_36_fu_1312_p1 = sext_ln1116_3_fu_1309_p1;

assign r_V_36_fu_1312_p2 = ($signed(r_V_36_fu_1312_p0) * $signed(r_V_36_fu_1312_p1));

assign r_V_37_fu_788_p2 = ($signed({{1'b0}, {36'd293}}) * $signed(mul_ln1118_5_reg_1707));

assign r_V_3_fu_513_p1 = p_Val2_4_reg_1632;

assign r_V_4_fu_1435_p0 = r_V_3_fu_513_p1;

assign r_V_4_fu_1435_p1 = r_V_3_fu_513_p1;

assign r_V_s_fu_545_p3 = {{tmp_9_reg_1662}, {7'd0}};

assign ret_V_10_fu_864_p2 = ($signed(8'd196) + $signed(sext_ln703_1_fu_861_p1));

assign ret_V_12_fu_1134_p2 = ($signed(14'd16000) + $signed(ret_V_36_reg_1777));

assign ret_V_1_fu_826_p2 = (27'd110592 + sub_ln1193_fu_820_p2);

assign ret_V_22_fu_1225_p2 = ($signed(20'd1033344) + $signed(ret_V_44_fu_1220_p2));

assign ret_V_28_fu_1337_p2 = ($signed(9'd14) + $signed(sext_ln703_12_fu_1334_p1));

assign ret_V_32_fu_1122_p2 = ($signed(sext_ln1192_2_fu_1118_p1) - $signed(sext_ln1192_1_fu_1115_p1));

assign ret_V_33_fu_842_p2 = ($signed(18'd3136) + $signed(grp_fu_1506_p3));

assign ret_V_34_fu_1358_p2 = ($signed(mul_ln700_1_reg_1852) - $signed(rhs_V_fu_1354_p1));

assign ret_V_35_fu_528_p2 = ($signed(18'd255744) + $signed(sub_ln1192_fu_523_p2));

assign ret_V_37_fu_1284_p2 = ($signed(34'd16257122304) + $signed(mul_ln1192_4_fu_1278_p2));

assign ret_V_38_fu_471_p2 = ($signed(18'd257600) + $signed(mul_ln1192_6_fu_1398_p2));

assign ret_V_39_fu_633_p2 = ($signed(sext_ln703_5_fu_625_p1) - $signed(sext_ln703_6_fu_629_p1));

assign ret_V_40_fu_1193_p2 = ($signed(30'd1062731776) + $signed(add_ln1192_19_fu_1188_p2));

assign ret_V_41_fu_663_p2 = ($signed(grp_fu_1447_p3) + $signed(rhs_V_5_fu_656_p3));

assign ret_V_42_fu_1053_p2 = ($signed(lhs_V_5_fu_1047_p1) + $signed(rhs_V_6_fu_1050_p1));

assign ret_V_44_fu_1220_p2 = ($signed(ret_V_43_reg_1797) + $signed(sext_ln1192_16_fu_1216_p1));

assign ret_V_47_fu_1254_p2 = ($signed(sext_ln703_10_fu_1247_p1) - $signed(sext_ln703_11_fu_1251_p1));

assign rhs_V_1_fu_516_p3 = {{p_Val2_2_reg_1610}, {6'd0}};

assign rhs_V_2_fu_975_p3 = {{mul_ln728_fu_1541_p2}, {12'd0}};

assign rhs_V_3_fu_1029_p1 = $signed(tmp_4_fu_1021_p3);

assign rhs_V_4_fu_1184_p1 = $signed(tmp_8_fu_1176_p3);

assign rhs_V_5_fu_656_p3 = {{mul_ln728_1_fu_1455_p2}, {6'd0}};

assign rhs_V_6_fu_1050_p1 = p_Val2_5_reg_1638_pp0_iter2_reg;

assign rhs_V_fu_1354_p1 = $signed(tmp_5_fu_1347_p3);

assign sext_ln1116_3_fu_1309_p1 = $signed(p_2_reg_1747_pp0_iter4_reg);

assign sext_ln1116_fu_835_p1 = $signed(grp_operator_s_fu_303_ap_return);

assign sext_ln1118_10_fu_950_p1 = $signed(r_V_27_reg_1737);

assign sext_ln1118_11_fu_987_p0 = grp_operator_s_fu_317_ap_return;

assign sext_ln1118_11_fu_987_p1 = sext_ln1118_11_fu_987_p0;

assign sext_ln1118_12_fu_999_p1 = $signed(tmp_2_fu_991_p3);

assign sext_ln1118_13_fu_1011_p1 = $signed(tmp_3_fu_1003_p3);

assign sext_ln1118_15_fu_576_p1 = $signed(shl_ln1118_7_fu_569_p3);

assign sext_ln1118_16_fu_587_p1 = $signed(shl_ln1118_8_fu_580_p3);

assign sext_ln1118_17_fu_604_p1 = $signed(shl_ln1118_9_fu_597_p3);

assign sext_ln1118_18_fu_615_p1 = $signed(shl_ln1118_s_fu_608_p3);

assign sext_ln1118_19_fu_645_p1 = $signed(add_ln1192_15_fu_639_p2);

assign sext_ln1118_20_fu_1154_p1 = $signed(tmp_6_fu_1146_p3);

assign sext_ln1118_21_fu_1166_p1 = $signed(tmp_7_fu_1158_p3);

assign sext_ln1118_23_fu_1078_p1 = $signed(shl_ln1118_3_fu_1071_p3);

assign sext_ln1118_25_fu_701_p1 = ret_V_25_reg_1682;

assign sext_ln1118_2_fu_874_p1 = p_Val2_5_reg_1638_pp0_iter2_reg;

assign sext_ln1118_4_fu_888_p1 = r_V_24_fu_877_p3;

assign sext_ln1118_5_fu_906_p1 = $signed(shl_ln_fu_899_p3);

assign sext_ln1118_7_fu_940_p1 = $signed(shl_ln1118_2_fu_933_p3);

assign sext_ln1118_8_fu_740_p1 = $signed(tmp_s_fu_732_p3);

assign sext_ln1118_9_fu_752_p1 = $signed(tmp_1_fu_744_p3);

assign sext_ln1118_fu_806_p1 = grp_fu_1490_p2;

assign sext_ln1192_16_fu_1216_p1 = $signed(tmp_10_fu_1209_p3);

assign sext_ln1192_1_fu_1115_p1 = p_Val2_4_reg_1632_pp0_iter3_reg;

assign sext_ln1192_2_fu_1118_p1 = $signed(grp_operator_s_fu_352_ap_return);

assign sext_ln1253_fu_1300_p1 = $signed(p_Val2_37_reg_1837);

assign sext_ln703_10_fu_1247_p1 = $signed(grp_operator_s_fu_373_ap_return);

assign sext_ln703_11_fu_1251_p1 = $signed(p_Val2_43_reg_1807);

assign sext_ln703_12_fu_1334_p1 = $signed(ret_V_47_reg_1842);

assign sext_ln703_1_fu_861_p1 = $signed(p_Val2_s_22_reg_1727);

assign sext_ln703_4_fu_490_p1 = p_Val2_1_fu_414_p4;

assign sext_ln703_5_fu_625_p1 = $signed(r_V_29_fu_591_p2);

assign sext_ln703_6_fu_629_p1 = $signed(r_V_30_fu_619_p2);

assign sext_ln727_fu_832_p1 = p_Val2_1_reg_1620_pp0_iter2_reg;

assign sext_ln728_1_fu_444_p1 = p_Val2_s_fu_394_p4;

assign sext_ln728_fu_494_p1 = p_Val2_2_reg_1610;

assign shl_ln1118_1_fu_922_p3 = {{p_Val2_5_reg_1638_pp0_iter2_reg}, {5'd0}};

assign shl_ln1118_2_fu_933_p3 = {{p_Val2_5_reg_1638_pp0_iter2_reg}, {3'd0}};

assign shl_ln1118_3_fu_1071_p3 = {{p_Val2_5_reg_1638_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_7_fu_569_p3 = {{p_Val2_1_reg_1620}, {5'd0}};

assign shl_ln1118_8_fu_580_p3 = {{p_Val2_1_reg_1620}, {3'd0}};

assign shl_ln1118_9_fu_597_p3 = {{p_Val2_2_reg_1610}, {5'd0}};

assign shl_ln1118_s_fu_608_p3 = {{p_Val2_2_reg_1610}, {3'd0}};

assign shl_ln_fu_899_p3 = {{p_Val2_1_reg_1620_pp0_iter2_reg}, {4'd0}};

assign sub_ln1118_fu_910_p2 = ($signed(17'd0) - $signed(sext_ln1118_5_fu_906_p1));

assign sub_ln1192_fu_523_p2 = (add_ln1192_8_reg_1657 - rhs_V_1_fu_516_p3);

assign sub_ln1193_fu_820_p2 = ($signed(sext_ln1118_fu_806_p1) - $signed(p_shl_fu_812_p3));

assign tmp_10_fu_1209_p3 = {{p_Val2_32_reg_1802}, {6'd0}};

assign tmp_11_fu_1322_p3 = {{r_V_35_fu_1303_p2}, {6'd0}};

assign tmp_12_fu_1384_p4 = {{grp_fu_1594_p3[28:18]}};

assign tmp_1_fu_744_p3 = {{grp_operator_s_fu_289_ap_return}, {1'd0}};

assign tmp_2_fu_991_p1 = grp_operator_s_fu_317_ap_return;

assign tmp_2_fu_991_p3 = {{tmp_2_fu_991_p1}, {5'd0}};

assign tmp_3_fu_1003_p1 = grp_operator_s_fu_317_ap_return;

assign tmp_3_fu_1003_p3 = {{tmp_3_fu_1003_p1}, {1'd0}};

assign tmp_4_fu_1021_p3 = {{r_V_28_fu_1015_p2}, {12'd0}};

assign tmp_5_fu_1347_p3 = {{p_Val2_10_reg_1857}, {30'd0}};

assign tmp_6_fu_1146_p3 = {{grp_operator_s_fu_359_ap_return}, {5'd0}};

assign tmp_7_fu_1158_p3 = {{grp_operator_s_fu_359_ap_return}, {1'd0}};

assign tmp_8_fu_1176_p3 = {{r_V_32_fu_1170_p2}, {12'd0}};

assign tmp_s_fu_732_p3 = {{grp_operator_s_fu_289_ap_return}, {3'd0}};

assign trunc_ln1193_fu_809_p1 = grp_fu_1490_p2[23:0];

assign trunc_ln708_10_fu_1088_p4 = {{r_V_34_fu_1082_p2[16:6]}};

assign y_0_V = {{ret_V_34_fu_1358_p2[41:30]}};

assign y_1_V = $signed(tmp_reg_1862);

assign y_2_V = trunc_ln708_9_reg_1827_pp0_iter5_reg;

assign y_3_V = trunc_ln708_6_reg_1832_pp0_iter5_reg;

assign y_4_V = $signed(tmp_12_fu_1384_p4);

always @ (posedge ap_clk) begin
    r_V_27_reg_1737[0] <= 1'b0;
end

endmodule //myproject
