{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 08:17:22 2019 " "Info: Processing started: Fri Oct 11 08:17:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Info: Found entity 1: mux10" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Info: Found entity 1: uc" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Info: Found entity 1: mux8" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Info: Found entity 1: mux9" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "Mux2.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Info: Found entity 1: mux7" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Info: Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:A " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:A\"" {  } { { "Processador.bdf" "A" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 216 1808 1944 456 "A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:inst1 " "Info: Elaborating entity \"uc\" for hierarchy \"uc:inst1\"" {  } { { "Processador.bdf" "inst1" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -376 600 1080 -144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador uc.v(40) " "Warning (10036): Verilog HDL or VHDL warning at uc.v(40): object \"contador\" assigned a value but never read" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(76) " "Warning (10230): Verilog HDL assignment warning at uc.v(76): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(77) " "Warning (10230): Verilog HDL assignment warning at uc.v(77): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(106) " "Warning (10230): Verilog HDL assignment warning at uc.v(106): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(107) " "Warning (10230): Verilog HDL assignment warning at uc.v(107): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(135) " "Warning (10230): Verilog HDL assignment warning at uc.v(135): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(136) " "Warning (10230): Verilog HDL assignment warning at uc.v(136): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(164) " "Warning (10230): Verilog HDL assignment warning at uc.v(164): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(165) " "Warning (10230): Verilog HDL assignment warning at uc.v(165): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(193) " "Warning (10230): Verilog HDL assignment warning at uc.v(193): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(194) " "Warning (10230): Verilog HDL assignment warning at uc.v(194): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(226) " "Warning (10230): Verilog HDL assignment warning at uc.v(226): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(227) " "Warning (10230): Verilog HDL assignment warning at uc.v(227): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(255) " "Warning (10230): Verilog HDL assignment warning at uc.v(255): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(256) " "Warning (10230): Verilog HDL assignment warning at uc.v(256): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(288) " "Warning (10230): Verilog HDL assignment warning at uc.v(288): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(289) " "Warning (10230): Verilog HDL assignment warning at uc.v(289): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(321) " "Warning (10230): Verilog HDL assignment warning at uc.v(321): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(322) " "Warning (10230): Verilog HDL assignment warning at uc.v(322): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(350) " "Warning (10230): Verilog HDL assignment warning at uc.v(350): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uc.v(351) " "Warning (10230): Verilog HDL assignment warning at uc.v(351): truncated value with size 2 to match size of target (1)" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst12 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst12\"" {  } { { "Processador.bdf" "inst12" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 864 1040 544 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst11 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst11\"" {  } { { "Processador.bdf" "inst11" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst11\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst11\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:inst\"" {  } { { "Processador.bdf" "inst" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 344 344 528 504 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10 mux10:inst18 " "Info: Elaborating entity \"mux10\" for hierarchy \"mux10:inst18\"" {  } { { "Processador.bdf" "inst18" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 328 2752 2936 488 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux10.v(25) " "Warning (10270): Verilog HDL Case Statement warning at mux10.v(25): incomplete case statement has no default case item" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux10.v(25) " "Warning (10240): Verilog HDL Always Construct warning at mux10.v(25): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[0\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[1\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[2\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[3\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[4\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[5\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[6\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[7\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[8\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[9\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[10\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[11\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[12\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[13\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[14\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[15\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[16\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[17\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[18\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[19\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[20\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[21\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[22\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[23\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[24\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[25\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[26\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[27\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[28\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[29\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[30\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[31\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst26 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst26\"" {  } { { "Processador.bdf" "inst26" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 424 2296 2456 584 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst28 " "Info: Elaborating entity \"mux8\" for hierarchy \"mux8:inst28\"" {  } { { "Processador.bdf" "inst28" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 288 2072 2256 416 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux8.v(21) " "Warning (10270): Verilog HDL Case Statement warning at Mux8.v(21): incomplete case statement has no default case item" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux8.v(21) " "Warning (10240): Verilog HDL Always Construct warning at Mux8.v(21): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux9 mux9:inst27 " "Info: Elaborating entity \"mux9\" for hierarchy \"mux9:inst27\"" {  } { { "Processador.bdf" "inst27" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 632 2120 2304 792 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux9.v(25) " "Warning (10270): Verilog HDL Case Statement warning at Mux9.v(25): incomplete case statement has no default case item" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux9.v(25) " "Warning (10240): Verilog HDL Always Construct warning at Mux9.v(25): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst14 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst14\"" {  } { { "Processador.bdf" "inst14" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 248 1528 1752 520 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7 mux7:inst19 " "Info: Elaborating entity \"mux7\" for hierarchy \"mux7:inst19\"" {  } { { "Processador.bdf" "inst19" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 616 1120 1312 872 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux7.v(37) " "Warning (10270): Verilog HDL Case Statement warning at Mux7.v(37): incomplete case statement has no default case item" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux7.v(37) " "Warning (10240): Verilog HDL Always Construct warning at Mux7.v(37): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux7.v(37) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux7.v(37)" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:inst16 " "Info: Elaborating entity \"mux6\" for hierarchy \"mux6:inst16\"" {  } { { "Processador.bdf" "inst16" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 400 1248 1432 560 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux6.v(25) " "Warning (10270): Verilog HDL Case Statement warning at Mux6.v(25): incomplete case statement has no default case item" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux6.v(25) " "Warning (10240): Verilog HDL Always Construct warning at Mux6.v(25): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 148 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 148 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 148 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[0\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[0\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[1\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[1\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[2\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[2\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[3\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[3\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[4\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[4\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[5\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[5\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[6\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[6\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[7\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[7\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[0\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[0\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[1\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[1\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[2\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[2\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[3\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[3\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[4\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[4\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[5\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[5\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[6\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[6\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[7\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[7\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[0\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[0\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[1\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[1\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[2\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[2\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[3\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[3\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[4\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[4\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[0\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[0\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[1\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[1\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[2\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[2\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[3\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[3\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[4\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[4\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[5\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[5\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[6\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[6\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[7\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[7\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[0\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[0\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[1\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[1\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[2\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[2\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[3\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[3\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[4\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[4\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[5\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[5\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[6\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[6\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux7:inst19\|saida\[7\] " "Warning: LATCH primitive \"mux7:inst19\|saida\[7\]\" is permanently enabled" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[0\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[0\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[1\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[1\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[2\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[2\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[3\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[3\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[4\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[4\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[5\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[5\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[6\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[6\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[7\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[7\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[0\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[0\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[1\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[1\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[2\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[2\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[3\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[3\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux6:inst16\|saida\[4\] " "Warning: LATCH primitive \"mux6:inst16\|saida\[4\]\" is permanently enabled" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[0\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[0\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[1\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[1\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[2\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[2\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[3\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[3\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[4\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[4\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[5\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[5\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[6\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[6\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux8:inst28\|saida\[7\] " "Warning: LATCH primitive \"mux8:inst28\|saida\[7\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 156 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 156 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 156 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 156 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 156 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 156 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 152 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 152 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 152 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 156 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 156 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 152 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 148 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 152 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 148 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 152 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 148 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 152 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 148 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 152 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst11\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 148 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "340 340 " "Info: 340 registers lost all their fanouts during netlist optimizations. The first 340 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado~7 " "Info: Register \"uc:inst1\|estado~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado~8 " "Info: Register \"uc:inst1\|estado~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado~10 " "Info: Register \"uc:inst1\|estado~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado~11 " "Info: Register \"uc:inst1\|estado~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado~12 " "Info: Register \"uc:inst1\|estado~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado~13 " "Info: Register \"uc:inst1\|estado~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado~14 " "Info: Register \"uc:inst1\|estado~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estadoOverflow~6 " "Info: Register \"uc:inst1\|estadoOverflow~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estadoOverflow~7 " "Info: Register \"uc:inst1\|estadoOverflow~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[5\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[4\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[3\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[2\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[1\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[0\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr31_26\[5\] " "Info: Register \"Instr_Reg:inst12\|Instr31_26\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr31_26\[4\] " "Info: Register \"Instr_Reg:inst12\|Instr31_26\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr31_26\[3\] " "Info: Register \"Instr_Reg:inst12\|Instr31_26\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr31_26\[2\] " "Info: Register \"Instr_Reg:inst12\|Instr31_26\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr31_26\[1\] " "Info: Register \"Instr_Reg:inst12\|Instr31_26\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr31_26\[0\] " "Info: Register \"Instr_Reg:inst12\|Instr31_26\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|ir_write " "Info: Register \"uc:inst1\|ir_write\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|b " "Info: Register \"uc:inst1\|b\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst10\|Saida\[0\] " "Info: Register \"Registrador:inst10\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst10\|Saida\[1\] " "Info: Register \"Registrador:inst10\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst10\|Saida\[2\] " "Info: Register \"Registrador:inst10\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst10\|Saida\[3\] " "Info: Register \"Registrador:inst10\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst10\|Saida\[4\] " "Info: Register \"Registrador:inst10\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst10\|Saida\[5\] " "Info: Register \"Registrador:inst10\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst10\|Saida\[6\] " "Info: Register \"Registrador:inst10\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst10\|Saida\[7\] " "Info: Register \"Registrador:inst10\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[0\] " "Info: Register \"Registrador:A\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|ALUSourceA\[1\] " "Info: Register \"uc:inst1\|ALUSourceA\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|ALUControl\[0\] " "Info: Register \"uc:inst1\|ALUControl\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[1\] " "Info: Register \"Registrador:A\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[2\] " "Info: Register \"Registrador:A\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[3\] " "Info: Register \"Registrador:A\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[4\] " "Info: Register \"Registrador:A\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[5\] " "Info: Register \"Registrador:A\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[6\] " "Info: Register \"Registrador:A\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[7\] " "Info: Register \"Registrador:A\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr25_21\[0\] " "Info: Register \"Instr_Reg:inst12\|Instr25_21\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr25_21\[2\] " "Info: Register \"Instr_Reg:inst12\|Instr25_21\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr25_21\[1\] " "Info: Register \"Instr_Reg:inst12\|Instr25_21\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr25_21\[4\] " "Info: Register \"Instr_Reg:inst12\|Instr25_21\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr25_21\[3\] " "Info: Register \"Instr_Reg:inst12\|Instr25_21\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg0\[0\] " "Info: Register \"Banco_reg:inst14\|Reg0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg16\[0\] " "Info: Register \"Banco_reg:inst14\|Reg16\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg8\[0\] " "Info: Register \"Banco_reg:inst14\|Reg8\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg24\[0\] " "Info: Register \"Banco_reg:inst14\|Reg24\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg6\[0\] " "Info: Register \"Banco_reg:inst14\|Reg6\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg22\[0\] " "Info: Register \"Banco_reg:inst14\|Reg22\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg14\[0\] " "Info: Register \"Banco_reg:inst14\|Reg14\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg30\[0\] " "Info: Register \"Banco_reg:inst14\|Reg30\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg4\[0\] " "Info: Register \"Banco_reg:inst14\|Reg4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg20\[0\] " "Info: Register \"Banco_reg:inst14\|Reg20\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg12\[0\] " "Info: Register \"Banco_reg:inst14\|Reg12\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg28\[0\] " "Info: Register \"Banco_reg:inst14\|Reg28\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg1\[0\] " "Info: Register \"Banco_reg:inst14\|Reg1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg17\[0\] " "Info: Register \"Banco_reg:inst14\|Reg17\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg9\[0\] " "Info: Register \"Banco_reg:inst14\|Reg9\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg25\[0\] " "Info: Register \"Banco_reg:inst14\|Reg25\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg5\[0\] " "Info: Register \"Banco_reg:inst14\|Reg5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg21\[0\] " "Info: Register \"Banco_reg:inst14\|Reg21\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg13\[0\] " "Info: Register \"Banco_reg:inst14\|Reg13\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg29\[0\] " "Info: Register \"Banco_reg:inst14\|Reg29\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg3\[0\] " "Info: Register \"Banco_reg:inst14\|Reg3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg19\[0\] " "Info: Register \"Banco_reg:inst14\|Reg19\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg11\[0\] " "Info: Register \"Banco_reg:inst14\|Reg11\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg27\[0\] " "Info: Register \"Banco_reg:inst14\|Reg27\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg7\[0\] " "Info: Register \"Banco_reg:inst14\|Reg7\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg23\[0\] " "Info: Register \"Banco_reg:inst14\|Reg23\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg15\[0\] " "Info: Register \"Banco_reg:inst14\|Reg15\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg31\[0\] " "Info: Register \"Banco_reg:inst14\|Reg31\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg2\[0\] " "Info: Register \"Banco_reg:inst14\|Reg2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg18\[0\] " "Info: Register \"Banco_reg:inst14\|Reg18\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg10\[0\] " "Info: Register \"Banco_reg:inst14\|Reg10\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg26\[0\] " "Info: Register \"Banco_reg:inst14\|Reg26\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:B\|Saida\[0\] " "Info: Register \"Registrador:B\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|ALUSourceB\[0\] " "Info: Register \"uc:inst1\|ALUSourceB\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg0\[1\] " "Info: Register \"Banco_reg:inst14\|Reg0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg16\[1\] " "Info: Register \"Banco_reg:inst14\|Reg16\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg8\[1\] " "Info: Register \"Banco_reg:inst14\|Reg8\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg24\[1\] " "Info: Register \"Banco_reg:inst14\|Reg24\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg6\[1\] " "Info: Register \"Banco_reg:inst14\|Reg6\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg22\[1\] " "Info: Register \"Banco_reg:inst14\|Reg22\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg14\[1\] " "Info: Register \"Banco_reg:inst14\|Reg14\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg30\[1\] " "Info: Register \"Banco_reg:inst14\|Reg30\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg4\[1\] " "Info: Register \"Banco_reg:inst14\|Reg4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg20\[1\] " "Info: Register \"Banco_reg:inst14\|Reg20\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg12\[1\] " "Info: Register \"Banco_reg:inst14\|Reg12\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg28\[1\] " "Info: Register \"Banco_reg:inst14\|Reg28\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg1\[1\] " "Info: Register \"Banco_reg:inst14\|Reg1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg17\[1\] " "Info: Register \"Banco_reg:inst14\|Reg17\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg9\[1\] " "Info: Register \"Banco_reg:inst14\|Reg9\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg25\[1\] " "Info: Register \"Banco_reg:inst14\|Reg25\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg5\[1\] " "Info: Register \"Banco_reg:inst14\|Reg5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg21\[1\] " "Info: Register \"Banco_reg:inst14\|Reg21\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg13\[1\] " "Info: Register \"Banco_reg:inst14\|Reg13\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg29\[1\] " "Info: Register \"Banco_reg:inst14\|Reg29\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg3\[1\] " "Info: Register \"Banco_reg:inst14\|Reg3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg19\[1\] " "Info: Register \"Banco_reg:inst14\|Reg19\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg11\[1\] " "Info: Register \"Banco_reg:inst14\|Reg11\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg27\[1\] " "Info: Register \"Banco_reg:inst14\|Reg27\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg7\[1\] " "Info: Register \"Banco_reg:inst14\|Reg7\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg23\[1\] " "Info: Register \"Banco_reg:inst14\|Reg23\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg15\[1\] " "Info: Register \"Banco_reg:inst14\|Reg15\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg31\[1\] " "Info: Register \"Banco_reg:inst14\|Reg31\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg2\[1\] " "Info: Register \"Banco_reg:inst14\|Reg2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg18\[1\] " "Info: Register \"Banco_reg:inst14\|Reg18\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg10\[1\] " "Info: Register \"Banco_reg:inst14\|Reg10\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg26\[1\] " "Info: Register \"Banco_reg:inst14\|Reg26\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:B\|Saida\[1\] " "Info: Register \"Registrador:B\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg0\[2\] " "Info: Register \"Banco_reg:inst14\|Reg0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg16\[2\] " "Info: Register \"Banco_reg:inst14\|Reg16\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg8\[2\] " "Info: Register \"Banco_reg:inst14\|Reg8\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg24\[2\] " "Info: Register \"Banco_reg:inst14\|Reg24\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg6\[2\] " "Info: Register \"Banco_reg:inst14\|Reg6\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg22\[2\] " "Info: Register \"Banco_reg:inst14\|Reg22\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg14\[2\] " "Info: Register \"Banco_reg:inst14\|Reg14\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg30\[2\] " "Info: Register \"Banco_reg:inst14\|Reg30\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg4\[2\] " "Info: Register \"Banco_reg:inst14\|Reg4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg20\[2\] " "Info: Register \"Banco_reg:inst14\|Reg20\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg12\[2\] " "Info: Register \"Banco_reg:inst14\|Reg12\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg28\[2\] " "Info: Register \"Banco_reg:inst14\|Reg28\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg1\[2\] " "Info: Register \"Banco_reg:inst14\|Reg1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg17\[2\] " "Info: Register \"Banco_reg:inst14\|Reg17\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg9\[2\] " "Info: Register \"Banco_reg:inst14\|Reg9\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg25\[2\] " "Info: Register \"Banco_reg:inst14\|Reg25\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg5\[2\] " "Info: Register \"Banco_reg:inst14\|Reg5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg21\[2\] " "Info: Register \"Banco_reg:inst14\|Reg21\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg13\[2\] " "Info: Register \"Banco_reg:inst14\|Reg13\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg29\[2\] " "Info: Register \"Banco_reg:inst14\|Reg29\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg3\[2\] " "Info: Register \"Banco_reg:inst14\|Reg3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg19\[2\] " "Info: Register \"Banco_reg:inst14\|Reg19\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg11\[2\] " "Info: Register \"Banco_reg:inst14\|Reg11\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg27\[2\] " "Info: Register \"Banco_reg:inst14\|Reg27\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg7\[2\] " "Info: Register \"Banco_reg:inst14\|Reg7\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg23\[2\] " "Info: Register \"Banco_reg:inst14\|Reg23\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg15\[2\] " "Info: Register \"Banco_reg:inst14\|Reg15\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg31\[2\] " "Info: Register \"Banco_reg:inst14\|Reg31\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg2\[2\] " "Info: Register \"Banco_reg:inst14\|Reg2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg18\[2\] " "Info: Register \"Banco_reg:inst14\|Reg18\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg10\[2\] " "Info: Register \"Banco_reg:inst14\|Reg10\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg26\[2\] " "Info: Register \"Banco_reg:inst14\|Reg26\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:B\|Saida\[2\] " "Info: Register \"Registrador:B\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg0\[3\] " "Info: Register \"Banco_reg:inst14\|Reg0\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg16\[3\] " "Info: Register \"Banco_reg:inst14\|Reg16\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg8\[3\] " "Info: Register \"Banco_reg:inst14\|Reg8\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg24\[3\] " "Info: Register \"Banco_reg:inst14\|Reg24\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg6\[3\] " "Info: Register \"Banco_reg:inst14\|Reg6\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg22\[3\] " "Info: Register \"Banco_reg:inst14\|Reg22\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg14\[3\] " "Info: Register \"Banco_reg:inst14\|Reg14\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg30\[3\] " "Info: Register \"Banco_reg:inst14\|Reg30\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg4\[3\] " "Info: Register \"Banco_reg:inst14\|Reg4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg20\[3\] " "Info: Register \"Banco_reg:inst14\|Reg20\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg12\[3\] " "Info: Register \"Banco_reg:inst14\|Reg12\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg28\[3\] " "Info: Register \"Banco_reg:inst14\|Reg28\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg1\[3\] " "Info: Register \"Banco_reg:inst14\|Reg1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg17\[3\] " "Info: Register \"Banco_reg:inst14\|Reg17\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg9\[3\] " "Info: Register \"Banco_reg:inst14\|Reg9\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg25\[3\] " "Info: Register \"Banco_reg:inst14\|Reg25\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg5\[3\] " "Info: Register \"Banco_reg:inst14\|Reg5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg21\[3\] " "Info: Register \"Banco_reg:inst14\|Reg21\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg13\[3\] " "Info: Register \"Banco_reg:inst14\|Reg13\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg29\[3\] " "Info: Register \"Banco_reg:inst14\|Reg29\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg3\[3\] " "Info: Register \"Banco_reg:inst14\|Reg3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg19\[3\] " "Info: Register \"Banco_reg:inst14\|Reg19\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg11\[3\] " "Info: Register \"Banco_reg:inst14\|Reg11\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg27\[3\] " "Info: Register \"Banco_reg:inst14\|Reg27\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg7\[3\] " "Info: Register \"Banco_reg:inst14\|Reg7\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg23\[3\] " "Info: Register \"Banco_reg:inst14\|Reg23\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg15\[3\] " "Info: Register \"Banco_reg:inst14\|Reg15\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg31\[3\] " "Info: Register \"Banco_reg:inst14\|Reg31\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg2\[3\] " "Info: Register \"Banco_reg:inst14\|Reg2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg18\[3\] " "Info: Register \"Banco_reg:inst14\|Reg18\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg10\[3\] " "Info: Register \"Banco_reg:inst14\|Reg10\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg26\[3\] " "Info: Register \"Banco_reg:inst14\|Reg26\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:B\|Saida\[3\] " "Info: Register \"Registrador:B\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg0\[4\] " "Info: Register \"Banco_reg:inst14\|Reg0\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg16\[4\] " "Info: Register \"Banco_reg:inst14\|Reg16\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg8\[4\] " "Info: Register \"Banco_reg:inst14\|Reg8\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg24\[4\] " "Info: Register \"Banco_reg:inst14\|Reg24\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg6\[4\] " "Info: Register \"Banco_reg:inst14\|Reg6\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg22\[4\] " "Info: Register \"Banco_reg:inst14\|Reg22\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg14\[4\] " "Info: Register \"Banco_reg:inst14\|Reg14\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg30\[4\] " "Info: Register \"Banco_reg:inst14\|Reg30\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg4\[4\] " "Info: Register \"Banco_reg:inst14\|Reg4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg20\[4\] " "Info: Register \"Banco_reg:inst14\|Reg20\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg12\[4\] " "Info: Register \"Banco_reg:inst14\|Reg12\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg28\[4\] " "Info: Register \"Banco_reg:inst14\|Reg28\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg1\[4\] " "Info: Register \"Banco_reg:inst14\|Reg1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg17\[4\] " "Info: Register \"Banco_reg:inst14\|Reg17\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg9\[4\] " "Info: Register \"Banco_reg:inst14\|Reg9\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg25\[4\] " "Info: Register \"Banco_reg:inst14\|Reg25\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg5\[4\] " "Info: Register \"Banco_reg:inst14\|Reg5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg21\[4\] " "Info: Register \"Banco_reg:inst14\|Reg21\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg13\[4\] " "Info: Register \"Banco_reg:inst14\|Reg13\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg29\[4\] " "Info: Register \"Banco_reg:inst14\|Reg29\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg3\[4\] " "Info: Register \"Banco_reg:inst14\|Reg3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg19\[4\] " "Info: Register \"Banco_reg:inst14\|Reg19\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg11\[4\] " "Info: Register \"Banco_reg:inst14\|Reg11\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg27\[4\] " "Info: Register \"Banco_reg:inst14\|Reg27\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg7\[4\] " "Info: Register \"Banco_reg:inst14\|Reg7\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg23\[4\] " "Info: Register \"Banco_reg:inst14\|Reg23\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg15\[4\] " "Info: Register \"Banco_reg:inst14\|Reg15\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg31\[4\] " "Info: Register \"Banco_reg:inst14\|Reg31\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg2\[4\] " "Info: Register \"Banco_reg:inst14\|Reg2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg18\[4\] " "Info: Register \"Banco_reg:inst14\|Reg18\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg10\[4\] " "Info: Register \"Banco_reg:inst14\|Reg10\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg26\[4\] " "Info: Register \"Banco_reg:inst14\|Reg26\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:B\|Saida\[4\] " "Info: Register \"Registrador:B\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg0\[5\] " "Info: Register \"Banco_reg:inst14\|Reg0\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg16\[5\] " "Info: Register \"Banco_reg:inst14\|Reg16\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg8\[5\] " "Info: Register \"Banco_reg:inst14\|Reg8\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg24\[5\] " "Info: Register \"Banco_reg:inst14\|Reg24\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg6\[5\] " "Info: Register \"Banco_reg:inst14\|Reg6\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg22\[5\] " "Info: Register \"Banco_reg:inst14\|Reg22\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg14\[5\] " "Info: Register \"Banco_reg:inst14\|Reg14\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg30\[5\] " "Info: Register \"Banco_reg:inst14\|Reg30\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg4\[5\] " "Info: Register \"Banco_reg:inst14\|Reg4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg20\[5\] " "Info: Register \"Banco_reg:inst14\|Reg20\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg12\[5\] " "Info: Register \"Banco_reg:inst14\|Reg12\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg28\[5\] " "Info: Register \"Banco_reg:inst14\|Reg28\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg1\[5\] " "Info: Register \"Banco_reg:inst14\|Reg1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg17\[5\] " "Info: Register \"Banco_reg:inst14\|Reg17\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg9\[5\] " "Info: Register \"Banco_reg:inst14\|Reg9\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg25\[5\] " "Info: Register \"Banco_reg:inst14\|Reg25\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg5\[5\] " "Info: Register \"Banco_reg:inst14\|Reg5\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg21\[5\] " "Info: Register \"Banco_reg:inst14\|Reg21\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg13\[5\] " "Info: Register \"Banco_reg:inst14\|Reg13\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg29\[5\] " "Info: Register \"Banco_reg:inst14\|Reg29\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg3\[5\] " "Info: Register \"Banco_reg:inst14\|Reg3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg19\[5\] " "Info: Register \"Banco_reg:inst14\|Reg19\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg11\[5\] " "Info: Register \"Banco_reg:inst14\|Reg11\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg27\[5\] " "Info: Register \"Banco_reg:inst14\|Reg27\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg7\[5\] " "Info: Register \"Banco_reg:inst14\|Reg7\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg23\[5\] " "Info: Register \"Banco_reg:inst14\|Reg23\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg15\[5\] " "Info: Register \"Banco_reg:inst14\|Reg15\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg31\[5\] " "Info: Register \"Banco_reg:inst14\|Reg31\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg2\[5\] " "Info: Register \"Banco_reg:inst14\|Reg2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg18\[5\] " "Info: Register \"Banco_reg:inst14\|Reg18\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg10\[5\] " "Info: Register \"Banco_reg:inst14\|Reg10\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg26\[5\] " "Info: Register \"Banco_reg:inst14\|Reg26\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:B\|Saida\[5\] " "Info: Register \"Registrador:B\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg0\[6\] " "Info: Register \"Banco_reg:inst14\|Reg0\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg16\[6\] " "Info: Register \"Banco_reg:inst14\|Reg16\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg8\[6\] " "Info: Register \"Banco_reg:inst14\|Reg8\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg24\[6\] " "Info: Register \"Banco_reg:inst14\|Reg24\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg6\[6\] " "Info: Register \"Banco_reg:inst14\|Reg6\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg22\[6\] " "Info: Register \"Banco_reg:inst14\|Reg22\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg14\[6\] " "Info: Register \"Banco_reg:inst14\|Reg14\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg30\[6\] " "Info: Register \"Banco_reg:inst14\|Reg30\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg4\[6\] " "Info: Register \"Banco_reg:inst14\|Reg4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg20\[6\] " "Info: Register \"Banco_reg:inst14\|Reg20\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg12\[6\] " "Info: Register \"Banco_reg:inst14\|Reg12\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg28\[6\] " "Info: Register \"Banco_reg:inst14\|Reg28\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg1\[6\] " "Info: Register \"Banco_reg:inst14\|Reg1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg17\[6\] " "Info: Register \"Banco_reg:inst14\|Reg17\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg9\[6\] " "Info: Register \"Banco_reg:inst14\|Reg9\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg25\[6\] " "Info: Register \"Banco_reg:inst14\|Reg25\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg5\[6\] " "Info: Register \"Banco_reg:inst14\|Reg5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg21\[6\] " "Info: Register \"Banco_reg:inst14\|Reg21\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg13\[6\] " "Info: Register \"Banco_reg:inst14\|Reg13\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg29\[6\] " "Info: Register \"Banco_reg:inst14\|Reg29\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg3\[6\] " "Info: Register \"Banco_reg:inst14\|Reg3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg19\[6\] " "Info: Register \"Banco_reg:inst14\|Reg19\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg11\[6\] " "Info: Register \"Banco_reg:inst14\|Reg11\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg27\[6\] " "Info: Register \"Banco_reg:inst14\|Reg27\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg7\[6\] " "Info: Register \"Banco_reg:inst14\|Reg7\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg23\[6\] " "Info: Register \"Banco_reg:inst14\|Reg23\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg15\[6\] " "Info: Register \"Banco_reg:inst14\|Reg15\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg31\[6\] " "Info: Register \"Banco_reg:inst14\|Reg31\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg2\[6\] " "Info: Register \"Banco_reg:inst14\|Reg2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg18\[6\] " "Info: Register \"Banco_reg:inst14\|Reg18\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg10\[6\] " "Info: Register \"Banco_reg:inst14\|Reg10\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg26\[6\] " "Info: Register \"Banco_reg:inst14\|Reg26\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:B\|Saida\[6\] " "Info: Register \"Registrador:B\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:B\|Saida\[7\] " "Info: Register \"Registrador:B\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg0\[7\] " "Info: Register \"Banco_reg:inst14\|Reg0\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg16\[7\] " "Info: Register \"Banco_reg:inst14\|Reg16\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg8\[7\] " "Info: Register \"Banco_reg:inst14\|Reg8\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg24\[7\] " "Info: Register \"Banco_reg:inst14\|Reg24\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg6\[7\] " "Info: Register \"Banco_reg:inst14\|Reg6\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg22\[7\] " "Info: Register \"Banco_reg:inst14\|Reg22\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg14\[7\] " "Info: Register \"Banco_reg:inst14\|Reg14\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg30\[7\] " "Info: Register \"Banco_reg:inst14\|Reg30\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg4\[7\] " "Info: Register \"Banco_reg:inst14\|Reg4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg20\[7\] " "Info: Register \"Banco_reg:inst14\|Reg20\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg12\[7\] " "Info: Register \"Banco_reg:inst14\|Reg12\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg28\[7\] " "Info: Register \"Banco_reg:inst14\|Reg28\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg1\[7\] " "Info: Register \"Banco_reg:inst14\|Reg1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg17\[7\] " "Info: Register \"Banco_reg:inst14\|Reg17\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg9\[7\] " "Info: Register \"Banco_reg:inst14\|Reg9\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg25\[7\] " "Info: Register \"Banco_reg:inst14\|Reg25\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg5\[7\] " "Info: Register \"Banco_reg:inst14\|Reg5\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg21\[7\] " "Info: Register \"Banco_reg:inst14\|Reg21\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg13\[7\] " "Info: Register \"Banco_reg:inst14\|Reg13\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg29\[7\] " "Info: Register \"Banco_reg:inst14\|Reg29\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg3\[7\] " "Info: Register \"Banco_reg:inst14\|Reg3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg19\[7\] " "Info: Register \"Banco_reg:inst14\|Reg19\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg11\[7\] " "Info: Register \"Banco_reg:inst14\|Reg11\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg27\[7\] " "Info: Register \"Banco_reg:inst14\|Reg27\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg7\[7\] " "Info: Register \"Banco_reg:inst14\|Reg7\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg23\[7\] " "Info: Register \"Banco_reg:inst14\|Reg23\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg15\[7\] " "Info: Register \"Banco_reg:inst14\|Reg15\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg31\[7\] " "Info: Register \"Banco_reg:inst14\|Reg31\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg2\[7\] " "Info: Register \"Banco_reg:inst14\|Reg2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg18\[7\] " "Info: Register \"Banco_reg:inst14\|Reg18\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg10\[7\] " "Info: Register \"Banco_reg:inst14\|Reg10\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:inst14\|Reg26\[7\] " "Info: Register \"Banco_reg:inst14\|Reg26\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst24\|Saida\[0\] " "Info: Register \"Registrador:inst24\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr20_16\[4\] " "Info: Register \"Instr_Reg:inst12\|Instr20_16\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[15\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|reg_write " "Info: Register \"uc:inst1\|reg_write\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr20_16\[3\] " "Info: Register \"Instr_Reg:inst12\|Instr20_16\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[14\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr20_16\[2\] " "Info: Register \"Instr_Reg:inst12\|Instr20_16\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[13\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr20_16\[0\] " "Info: Register \"Instr_Reg:inst12\|Instr20_16\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[11\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr20_16\[1\] " "Info: Register \"Instr_Reg:inst12\|Instr20_16\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:inst12\|Instr15_0\[12\] " "Info: Register \"Instr_Reg:inst12\|Instr15_0\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst24\|Saida\[1\] " "Info: Register \"Registrador:inst24\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst24\|Saida\[2\] " "Info: Register \"Registrador:inst24\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst24\|Saida\[3\] " "Info: Register \"Registrador:inst24\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst24\|Saida\[4\] " "Info: Register \"Registrador:inst24\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst24\|Saida\[5\] " "Info: Register \"Registrador:inst24\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst24\|Saida\[6\] " "Info: Register \"Registrador:inst24\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:inst24\|Saida\[7\] " "Info: Register \"Registrador:inst24\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|ALUOut " "Info: Register \"uc:inst1\|ALUOut\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado.11111111 " "Info: Register \"uc:inst1\|estado.11111111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado.00000000 " "Info: Register \"uc:inst1\|estado.00000000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado.00000001 " "Info: Register \"uc:inst1\|estado.00000001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado.00000010 " "Info: Register \"uc:inst1\|estado.00000010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estado.00000011 " "Info: Register \"uc:inst1\|estado.00000011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estadoOverflow.00 " "Info: Register \"uc:inst1\|estadoOverflow.00\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estadoOverflow.01 " "Info: Register \"uc:inst1\|estadoOverflow.01\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estadoOverflow.10 " "Info: Register \"uc:inst1\|estadoOverflow.10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uc:inst1\|estadoOverflow.11 " "Info: Register \"uc:inst1\|estadoOverflow.11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 952 -8 160 968 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 912 -8 160 928 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Info: Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 08:17:24 2019 " "Info: Processing ended: Fri Oct 11 08:17:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
