diff --git a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.c b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.c
index facdea0..bcfcde5 100644
--- a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.c
+++ b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.c
@@ -290,7 +290,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x1C , 0x38}, { 21250 /*100 kHz*/    ,0x1C , 0x38}, { 21400 /*100 kHz*/    ,0x1C , 0x38}, { 21550 /*100 kHz*/    ,0x1C , 0x38}, { 21700 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x02}, { 21250 /*100 kHz*/    ,0x00 , 0x02}, { 21400 /*100 kHz*/    ,0x00 , 0x02}, { 21550 /*100 kHz*/    ,0x00 , 0x02}, { 21700 /*100 kHz*/    ,0x00 , 0x02},} }, 
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x08}, { 21250 /*100 kHz*/    ,0x00 , 0x08}, { 21400 /*100 kHz*/    ,0x00 , 0x08}, { 21550 /*100 kHz*/    ,0x00 , 0x08}, { 21700 /*100 kHz*/    ,0x00 , 0x08},} }, 
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x00}, { 21250 /*100 kHz*/    ,0x00 , 0x00}, { 21400 /*100 kHz*/    ,0x00 , 0x00}, { 21550 /*100 kHz*/    ,0x00 , 0x00}, { 21700 /*100 kHz*/    ,0x00 , 0x00},} }, 
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x1C , 0xB8}, { 21250 /*100 kHz*/    ,0x1C , 0xB8}, { 21400 /*100 kHz*/    ,0x1C , 0xB8}, { 21550 /*100 kHz*/    ,0x1C , 0xB8}, { 21700 /*100 kHz*/    ,0x1C , 0xB8},} }, 
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
@@ -300,7 +300,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x1C , 0x38}, { 19450 /*100 kHz*/    ,0x1C , 0x38}, { 19600 /*100 kHz*/    ,0x1C , 0x38}, { 19750 /*100 kHz*/    ,0x1C , 0x38}, { 19900 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x00 , 0x10}, { 19450 /*100 kHz*/    ,0x00 , 0x10}, { 19600 /*100 kHz*/    ,0x00 , 0x10}, { 19750 /*100 kHz*/    ,0x00 , 0x10}, { 19900 /*100 kHz*/    ,0x00 , 0x10},} }, 
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x00 , 0x08}, { 19450 /*100 kHz*/    ,0x00 , 0x08}, { 19600 /*100 kHz*/    ,0x00 , 0x08}, { 19750 /*100 kHz*/    ,0x00 , 0x08}, { 19900 /*100 kHz*/    ,0x00 , 0x08},} }, 
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x00 , 0x00}, { 19450 /*100 kHz*/    ,0x00 , 0x00}, { 19600 /*100 kHz*/    ,0x00 , 0x00}, { 19750 /*100 kHz*/    ,0x00 , 0x00}, { 19900 /*100 kHz*/    ,0x00 , 0x00},} }, 
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x1C , 0xB8}, { 19450 /*100 kHz*/    ,0x1C , 0xB8}, { 19600 /*100 kHz*/    ,0x1C , 0xB8}, { 19750 /*100 kHz*/    ,0x1C , 0xB8}, { 19900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
@@ -310,26 +310,27 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x1C , 0x38}, { 18238 /*100 kHz*/    ,0x1C , 0x38}, { 18425 /*100 kHz*/    ,0x1C , 0x38}, { 18612 /*100 kHz*/    ,0x1C , 0x38}, { 18800 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x00 , 0x01}, { 18238 /*100 kHz*/    ,0x00 , 0x01}, { 18425 /*100 kHz*/    ,0x00 , 0x01}, { 18612 /*100 kHz*/    ,0x00 , 0x01}, { 18800 /*100 kHz*/    ,0x00 , 0x01},} }, 
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x00 , 0x09}, { 18238 /*100 kHz*/    ,0x00 , 0x09}, { 18425 /*100 kHz*/    ,0x00 , 0x09}, { 18612 /*100 kHz*/    ,0x00 , 0x09}, { 18800 /*100 kHz*/    ,0x00 , 0x09},} }, 
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x00 , 0x00}, { 18238 /*100 kHz*/    ,0x00 , 0x00}, { 18425 /*100 kHz*/    ,0x00 , 0x00}, { 18612 /*100 kHz*/    ,0x00 , 0x00}, { 18800 /*100 kHz*/    ,0x00 , 0x00},} }, 
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x1C , 0xB8}, { 18238 /*100 kHz*/    ,0x1C , 0xB8}, { 18425 /*100 kHz*/    ,0x1C , 0xB8}, { 18612 /*100 kHz*/    ,0x1C , 0xB8}, { 18800 /*100 kHz*/    ,0x1C , 0xB8},} }, 
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
 };
-
+#if 0
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_RX_DATA_Set2[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x1C , 0x38}, { 21213 /*100 kHz*/    ,0x1C , 0x38}, { 21326 /*100 kHz*/    ,0x1C , 0x38}, { 21439 /*100 kHz*/    ,0x1C , 0x38}, { 21550 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x02}, { 21213 /*100 kHz*/    ,0x00 , 0x02}, { 21326 /*100 kHz*/    ,0x00 , 0x02}, { 21439 /*100 kHz*/    ,0x00 , 0x02}, { 21550 /*100 kHz*/    ,0x00 , 0x02},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x0D}, { 21213 /*100 kHz*/    ,0x00 , 0x0D}, { 21326 /*100 kHz*/    ,0x00 , 0x0D}, { 21439 /*100 kHz*/    ,0x00 , 0x0D}, { 21550 /*100 kHz*/    ,0x00 , 0x0D},} },
    { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x00}, { 21213 /*100 kHz*/    ,0x00 , 0x00}, { 21326 /*100 kHz*/    ,0x00 , 0x00}, { 21439 /*100 kHz*/    ,0x00 , 0x00}, { 21550 /*100 kHz*/    ,0x00 , 0x00},} },
    { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x1C , 0xB8}, { 21213 /*100 kHz*/    ,0x1C , 0xB8}, { 21326 /*100 kHz*/    ,0x1C , 0xB8}, { 21439 /*100 kHz*/    ,0x1C , 0xB8}, { 21550 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
+#endif
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_RX_DATA[] = 
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x1C , 0x38}, { 21212 /*100 kHz*/    ,0x1C , 0x38}, { 21324 /*100 kHz*/    ,0x1C , 0x38}, { 21436 /*100 kHz*/    ,0x1C , 0x38}, { 21550 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x01}, { 21212 /*100 kHz*/    ,0x00 , 0x01}, { 21324 /*100 kHz*/    ,0x00 , 0x01}, { 21436 /*100 kHz*/    ,0x00 , 0x01}, { 21550 /*100 kHz*/    ,0x00 , 0x01},} }, 
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x0D}, { 21212 /*100 kHz*/    ,0x00 , 0x0D}, { 21324 /*100 kHz*/    ,0x00 , 0x0D}, { 21436 /*100 kHz*/    ,0x00 , 0x0D}, { 21550 /*100 kHz*/    ,0x00 , 0x0D},} }, 
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x00}, { 21212 /*100 kHz*/    ,0x00 , 0x00}, { 21324 /*100 kHz*/    ,0x00 , 0x00}, { 21436 /*100 kHz*/    ,0x00 , 0x00}, { 21550 /*100 kHz*/    ,0x00 , 0x00},} }, 
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x1C , 0xB8}, { 21212 /*100 kHz*/    ,0x1C , 0xB8}, { 21324 /*100 kHz*/    ,0x1C , 0xB8}, { 21436 /*100 kHz*/    ,0x1C , 0xB8}, { 21550 /*100 kHz*/    ,0x1C , 0xB8},} }, 
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
@@ -339,7 +340,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x1C , 0x38}, { 8753 /*100 kHz*/    ,0x1C , 0x38}, { 8816 /*100 kHz*/    ,0x1C , 0x38}, { 8879 /*100 kHz*/    ,0x1C , 0x38}, { 8940 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x00 , 0x0E}, { 8753 /*100 kHz*/    ,0x00 , 0x0E}, { 8816 /*100 kHz*/    ,0x00 , 0x0E}, { 8879 /*100 kHz*/    ,0x00 , 0x0E}, { 8940 /*100 kHz*/    ,0x00 , 0x0E},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x00 , 0x05}, { 8753 /*100 kHz*/    ,0x00 , 0x05}, { 8816 /*100 kHz*/    ,0x00 , 0x05}, { 8879 /*100 kHz*/    ,0x00 , 0x05}, { 8940 /*100 kHz*/    ,0x00 , 0x05},} },
    { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x00 , 0x00}, { 8753 /*100 kHz*/    ,0x00 , 0x00}, { 8816 /*100 kHz*/    ,0x00 , 0x00}, { 8879 /*100 kHz*/    ,0x00 , 0x00}, { 8940 /*100 kHz*/    ,0x00 , 0x00},} },
    { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x1C , 0xB8}, { 8753 /*100 kHz*/    ,0x1C , 0xB8}, { 8816 /*100 kHz*/    ,0x1C , 0xB8}, { 8879 /*100 kHz*/    ,0x1C , 0xB8}, { 8940 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
@@ -349,7 +350,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200 /*100 kHz*/    ,0x1C , 0x38}, { 26375 /*100 kHz*/    ,0x1C , 0x38}, { 26550 /*100 kHz*/    ,0x1C , 0x38}, { 26725 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200  /*100 kHz*/    ,0x00 , 0x06}, { 26375 /*100 kHz*/    ,0x00 , 0x06}, { 26550  /*100 kHz*/    ,0x00 , 0x06}, { 26725 /*100 kHz*/    ,0x00 , 0x06}, { 26900 /*100 kHz*/    ,0x00 , 0x06},} }, 
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200  /*100 kHz*/    ,0x00 , 0x0D}, { 26375 /*100 kHz*/    ,0x00 , 0x0D}, { 26550  /*100 kHz*/    ,0x00 , 0x0D}, { 26725 /*100 kHz*/    ,0x00 , 0x0D}, { 26900 /*100 kHz*/    ,0x00 , 0x0D},} }, 
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200  /*100 kHz*/    ,0x00 , 0x00}, { 26375 /*100 kHz*/    ,0x00 , 0x00}, { 26550 /*100 kHz*/    ,0x00 , 0x00}, { 26725 /*100 kHz*/    ,0x00 , 0x00}, { 26900 /*100 kHz*/    ,0x00 , 0x00},} }, 
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200 /*100 kHz*/    ,0x1C , 0xB8}, { 26375 /*100 kHz*/    ,0x1C , 0xB8}, { 26550 /*100 kHz*/    ,0x1C , 0xB8}, { 26725 /*100 kHz*/    ,0x1C , 0xB8}, { 26900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
@@ -359,7 +360,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x1C , 0x38}, { 9338 /*100 kHz*/    ,0x1C , 0x38}, { 9426 /*100 kHz*/    ,0x1C , 0x38}, { 9514 /*100 kHz*/    ,0x1C , 0x38}, { 9600 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x00 , 0x0D}, { 9338 /*100 kHz*/    ,0x00 , 0x0D}, { 9426 /*100 kHz*/    ,0x00 , 0x0D}, { 9514 /*100 kHz*/    ,0x00 , 0x0D}, { 9600 /*100 kHz*/    ,0x00 , 0x0D},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x00 , 0x04}, { 9338 /*100 kHz*/    ,0x00 , 0x04}, { 9426 /*100 kHz*/    ,0x00 , 0x04}, { 9514 /*100 kHz*/    ,0x00 , 0x04}, { 9600 /*100 kHz*/    ,0x00 , 0x04},} },
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x00 , 0x00}, { 9338 /*100 kHz*/    ,0x00 , 0x00}, { 9426 /*100 kHz*/    ,0x00 , 0x00}, { 9514 /*100 kHz*/    ,0x00 , 0x00}, { 9600 /*100 kHz*/    ,0x00 , 0x00},} },
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x1C , 0xB8}, { 9338 /*100 kHz*/    ,0x1C , 0xB8}, { 9426 /*100 kHz*/    ,0x1C , 0xB8}, { 9514 /*100 kHz*/    ,0x1C , 0xB8}, { 9600 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
@@ -368,7 +369,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7290 /*100 kHz*/    ,0x1C , 0x38}, { 7333 /*100 kHz*/    ,0x1C , 0x38}, { 7376 /*100 kHz*/    ,0x1C , 0x38}, { 7419  /*100 kHz*/    ,0x1C , 0x38}, { 7460 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7290 /*100 kHz*/    ,0x00 , 0x07}, { 7333 /*100 kHz*/    ,0x00 , 0x07}, { 7376 /*100 kHz*/    ,0x00 , 0x07}, { 7419  /*100 kHz*/    ,0x00 , 0x07}, { 7460 /*100 kHz*/    ,0x00 , 0x07},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7290 /*100 kHz*/    ,0x00 , 0x01}, { 7333 /*100 kHz*/    ,0x00 , 0x01}, { 7376 /*100 kHz*/    ,0x00 , 0x01}, { 7419  /*100 kHz*/    ,0x00 , 0x01}, { 7460 /*100 kHz*/    ,0x00 , 0x01},} },
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7290 /*100 kHz*/    ,0x00 , 0x00}, { 7333 /*100 kHz*/    ,0x00 , 0x00}, { 7376 /*100 kHz*/    ,0x00 , 0x00}, { 7419  /*100 kHz*/    ,0x00 , 0x00}, { 7460 /*100 kHz*/    ,0x00 , 0x00},} },
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7290 /*100 kHz*/    ,0x1C , 0xB8}, { 7333 /*100 kHz*/    ,0x1C , 0xB8}, { 7376 /*100 kHz*/    ,0x1C , 0xB8}, { 7419  /*100 kHz*/    ,0x1C , 0xB8}, { 7460 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
@@ -388,7 +389,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7340 /*100 kHz*/    ,0x1C , 0x38}, { 7370 /*100 kHz*/    ,0x1C , 0x38}, { 7400 /*100 kHz*/    ,0x1C , 0x38}, { 7430  /*100 kHz*/    ,0x1C , 0x38}, { 7460 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7340 /*100 kHz*/    ,0x00 , 0x07}, { 7370 /*100 kHz*/    ,0x00 , 0x07}, { 7400 /*100 kHz*/    ,0x00 , 0x07}, { 7430  /*100 kHz*/    ,0x00 , 0x07}, { 7460 /*100 kHz*/    ,0x00 , 0x07},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7340 /*100 kHz*/     ,0x00 , 0x01}, { 7370 /*100 kHz*/     ,0x00 , 0x01}, { 7400 /*100 kHz*/     ,0x00 , 0x01}, { 7430 /*100 kHz*/     ,0x00 , 0x01}, { 7460 /*100 kHz*/     ,0x00 , 0x01},} },
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7340 /*100 kHz*/    ,0x00 , 0x00}, { 7370 /*100 kHz*/    ,0x00 , 0x00}, { 7400 /*100 kHz*/    ,0x00 , 0x00}, { 7430  /*100 kHz*/    ,0x00 , 0x00}, { 7460 /*100 kHz*/    ,0x00 , 0x00},} },
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7340 /*100 kHz*/    ,0x1C , 0xB8}, { 7370 /*100 kHz*/    ,0x1C , 0xB8}, { 7400 /*100 kHz*/    ,0x1C , 0xB8}, { 7430  /*100 kHz*/    ,0x1C , 0xB8}, { 7460 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
@@ -398,7 +399,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7910 /*100 kHz*/    ,0x1C , 0x38}, { 7986 /*100 kHz*/    ,0x1C , 0x38}, { 8062 /*100 kHz*/    ,0x1C , 0x38}, { 8138  /*100 kHz*/    ,0x1C , 0x38}, { 8210 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7910 /*100 kHz*/    ,0x00 , 0x09}, { 7986 /*100 kHz*/    ,0x00 , 0x09}, { 8062 /*100 kHz*/    ,0x00 , 0x09}, { 8138  /*100 kHz*/    ,0x00 , 0x09}, { 8210 /*100 kHz*/    ,0x00 , 0x09},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7910 /*100 kHz*/    ,0x00 , 0x02}, { 7986 /*100 kHz*/    ,0x00 , 0x02}, { 8062 /*100 kHz*/    ,0x00 , 0x02}, { 8138  /*100 kHz*/    ,0x00 , 0x02}, { 8210 /*100 kHz*/    ,0x00 , 0x02},} },
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7910 /*100 kHz*/    ,0x00 , 0x00}, { 7986 /*100 kHz*/    ,0x00 , 0x00}, { 8062 /*100 kHz*/    ,0x00 , 0x00}, { 8138  /*100 kHz*/    ,0x00 , 0x00}, { 8210 /*100 kHz*/    ,0x00 , 0x00},} },
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7910 /*100 kHz*/    ,0x1C , 0xB8}, { 7986 /*100 kHz*/    ,0x1C , 0xB8}, { 8062 /*100 kHz*/    ,0x1C , 0xB8}, { 8138  /*100 kHz*/    ,0x1C , 0xB8}, { 8210 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
@@ -418,7 +419,7 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7580 /*100 kHz*/    ,0x1C , 0x38}, { 7700 /*100 kHz*/    ,0x1C , 0x38}, { 7806 /*100 kHz*/    ,0x1C , 0x38}, { 7920  /*100 kHz*/    ,0x1C , 0x38}, { 8030 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7580 /*100 kHz*/    ,0x00 , 0x07}, { 7700 /*100 kHz*/    ,0x00 , 0x07}, { 7806 /*100 kHz*/    ,0x00 , 0x09}, { 7920  /*100 kHz*/    ,0x00 , 0x09}, { 8030 /*100 kHz*/    ,0x00 , 0x09},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7580 /*100 kHz*/    ,0x00 , 0x03}, { 7700 /*100 kHz*/    ,0x00 , 0x03}, { 7806 /*100 kHz*/    ,0x00 , 0x02}, { 7920  /*100 kHz*/    ,0x00 , 0x02}, { 8030 /*100 kHz*/    ,0x00 , 0x02},} },
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7580 /*100 kHz*/    ,0x00 , 0x00}, { 7700 /*100 kHz*/    ,0x00 , 0x00}, { 7806 /*100 kHz*/    ,0x00 , 0x00}, { 7920  /*100 kHz*/    ,0x00 , 0x00}, { 8030 /*100 kHz*/    ,0x00 , 0x00},} },
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7580 /*100 kHz*/    ,0x1C , 0xB8}, { 7700 /*100 kHz*/    ,0x1C , 0xB8}, { 7806 /*100 kHz*/    ,0x1C , 0xB8}, { 7920  /*100 kHz*/    ,0x1C , 0xB8}, { 8030 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
@@ -452,9 +453,9 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x05}, { 23250 /*100 kHz*/    ,0x00 , 0x05}, { 23500 /*100 kHz*/    ,0x00 , 0x05}, { 23750 /*100 kHz*/    ,0x00 , 0x05}, { 24000 /*100 kHz*/    ,0x00 , 0x05},} }, 
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x18}, { 23250 /*100 kHz*/    ,0x00 , 0x18}, { 23500 /*100 kHz*/    ,0x00 , 0x18}, { 23750 /*100 kHz*/    ,0x00 , 0x18}, { 24000 /*100 kHz*/    ,0x00 , 0x18},} }, 
    { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x02 , 0x02}, { 23250 /*100 kHz*/    ,0x02 , 0x02}, { 23500 /*100 kHz*/    ,0x02 , 0x02}, { 23750 /*100 kHz*/    ,0x02 , 0x02}, { 24000 /*100 kHz*/    ,0x02 , 0x02},} }, 
+   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x02 , 0x0D}, { 23250 /*100 kHz*/    ,0x02 , 0x0D}, { 23500 /*100 kHz*/    ,0x02 , 0x0D}, { 23750 /*100 kHz*/    ,0x02 , 0x0D}, { 24000 /*100 kHz*/    ,0x02 , 0x0D},} }, 
    { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x00}, { 23250 /*100 kHz*/    ,0x00 , 0x00}, { 23500 /*100 kHz*/    ,0x00 , 0x00}, { 23750 /*100 kHz*/    ,0x00 , 0x00}, { 24000 /*100 kHz*/    ,0x00 , 0x00},} }, 
    { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x1C , 0xB8}, { 23250 /*100 kHz*/    ,0x1C , 0xB8}, { 23500 /*100 kHz*/    ,0x1C , 0xB8}, { 23750 /*100 kHz*/    ,0x1C , 0xB8}, { 24000 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 6  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x02 , 0x00}, { 23250 /*100 kHz*/    ,0x02 , 0x00}, { 23500 /*100 kHz*/    ,0x02 , 0x00}, { 23750 /*100 kHz*/    ,0x02 , 0x00}, { 24000 /*100 kHz*/    ,0x02 , 0x00},} }, 
@@ -737,45 +738,45 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_TX_DATA[] =
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x1C , 0x38}, { 19350 /*100 kHz*/    ,0x1C , 0x38}, { 19500 /*100 kHz*/    ,0x1C , 0x38}, { 19650 /*100 kHz*/    ,0x1C , 0x38}, { 19800 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x00}, { 19350 /*100 kHz*/    ,0x00 , 0x00}, { 19500 /*100 kHz*/    ,0x00 , 0x00}, { 19650 /*100 kHz*/    ,0x00 , 0x00}, { 19800 /*100 kHz*/    ,0x00 , 0x00},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x1F}, { 19350 /*100 kHz*/    ,0x01 , 0x1F}, { 19500 /*100 kHz*/    ,0x01 , 0x1F}, { 19650 /*100 kHz*/    ,0x01 , 0x1F}, { 19800 /*100 kHz*/    ,0x01 , 0x1F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x02 , 0x00}, { 19350 /*100 kHz*/    ,0x02 , 0x00}, { 19500 /*100 kHz*/    ,0x02 , 0x00}, { 19650 /*100 kHz*/    ,0x02 , 0x00}, { 19800 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x03 , 0x00}, { 19350 /*100 kHz*/    ,0x03 , 0x00}, { 19500 /*100 kHz*/    ,0x03 , 0x00}, { 19650 /*100 kHz*/    ,0x03 , 0x00}, { 19800 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x00}, { 19350 /*100 kHz*/    ,0x01 , 0x00}, { 19500 /*100 kHz*/    ,0x01 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 19200 /*100 kHz*/    ,0x1C , 0x38}, { 19350 /*100 kHz*/    ,0x1C , 0x38}, { 19500 /*100 kHz*/    ,0x1C , 0x38}, { 19650 /*100 kHz*/    ,0x1C , 0x38}, { 19800 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x5C}, { 19350 /*100 kHz*/    ,0x00 , 0x5C}, { 19500 /*100 kHz*/    ,0x00 , 0x5C}, { 19650 /*100 kHz*/    ,0x00 , 0x5C}, { 19800 /*100 kHz*/    ,0x00 , 0x5C},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x00}, { 19350 /*100 kHz*/    ,0x01 , 0x00}, { 19500 /*100 kHz*/    ,0x01 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 19200 /*100 kHz*/    ,0x02 , 0x00}, { 19350 /*100 kHz*/    ,0x02 , 0xC0}, { 19500 /*100 kHz*/    ,0x02 , 0xC0}, { 19650 /*100 kHz*/    ,0x02 , 0xC0}, { 19800 /*100 kHz*/    ,0x02 , 0xC0},} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 19200 /*100 kHz*/    ,0x03 , 0x00}, { 19350 /*100 kHz*/    ,0x03 , 0x00}, { 19500 /*100 kHz*/    ,0x03 , 0x00}, { 19650 /*100 kHz*/    ,0x03 , 0x00}, { 19800 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref 
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x00}, { 19350 /*100 kHz*/    ,0x00 , 0x00}, { 19500 /*100 kHz*/    ,0x00 , 0x00}, { 19650 /*100 kHz*/    ,0x00 , 0x00}, { 19800 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19200 /*100 kHz*/    ,0x1C , 0x38}, { 19350 /*100 kHz*/    ,0x1C , 0x38}, { 19500 /*100 kHz*/    ,0x1C , 0x38}, { 19650 /*100 kHz*/    ,0x1C , 0x38}, { 19800 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19200 /*100 kHz*/    ,0x00 , 0x02}, { 19350 /*100 kHz*/    ,0x00 , 0x02}, { 19500 /*100 kHz*/    ,0x00 , 0x02}, { 19650 /*100 kHz*/    ,0x00 , 0x02}, { 19800 /*100 kHz*/    ,0x00 , 0x02},} },
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19200 /*100 kHz*/    ,0x00 , 0x08}, { 19350 /*100 kHz*/    ,0x00 , 0x08}, { 19500 /*100 kHz*/    ,0x00 , 0x08}, { 19650 /*100 kHz*/    ,0x00 , 0x08}, { 19800 /*100 kHz*/    ,0x00 , 0x08},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18500 /*100 kHz*/    ,0x1C , 0x38}, { 18650 /*100 kHz*/    ,0x1C , 0x38}, { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18950 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18500 /*100 kHz*/    ,0x00 , 0x04}, { 18650 /*100 kHz*/    ,0x00 , 0x04}, { 18800 /*100 kHz*/    ,0x00 , 0x04}, { 18950 /*100 kHz*/    ,0x00 , 0x04}, { 19100 /*100 kHz*/    ,0x00 , 0x04},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18500 /*100 kHz*/    ,0x01 , 0x1F}, { 18650 /*100 kHz*/    ,0x01 , 0x1F}, { 18800 /*100 kHz*/    ,0x01 , 0x1F}, { 18950 /*100 kHz*/    ,0x01 , 0x1F}, { 19100 /*100 kHz*/    ,0x01 , 0x1F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18500 /*100 kHz*/    ,0x02 , 0x00}, { 18650 /*100 kHz*/    ,0x02 , 0x00}, { 18800 /*100 kHz*/    ,0x02 , 0x00}, { 18950 /*100 kHz*/    ,0x02 , 0x00}, { 19100 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18500 /*100 kHz*/    ,0x03 , 0x00}, { 18650 /*100 kHz*/    ,0x03 , 0x00}, { 18800 /*100 kHz*/    ,0x03 , 0x00}, { 18950 /*100 kHz*/    ,0x03 , 0x00}, { 19100 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18500 /*100 kHz*/    ,0x01 , 0x00}, { 18650 /*100 kHz*/    ,0x01 , 0x00}, { 18800 /*100 kHz*/    ,0x01 , 0x00}, { 18950 /*100 kHz*/    ,0x01 , 0x00}, { 19100 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18500 /*100 kHz*/    ,0x1C , 0x38}, { 18650 /*100 kHz*/    ,0x1C , 0x38}, { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18950 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18500 /*100 kHz*/    ,0x00 , 0x54}, { 18650 /*100 kHz*/    ,0x00 , 0x54}, { 18800 /*100 kHz*/    ,0x00 , 0x54}, { 18950 /*100 kHz*/    ,0x00 , 0x54}, { 19100 /*100 kHz*/    ,0x00 , 0x54},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18500 /*100 kHz*/    ,0x01 , 0x00}, { 18650 /*100 kHz*/    ,0x01 , 0x00}, { 18800 /*100 kHz*/    ,0x01 , 0x00}, { 18950 /*100 kHz*/    ,0x01 , 0x00}, { 19100 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18500 /*100 kHz*/    ,0x02 , 0xB0}, { 18650 /*100 kHz*/    ,0x02 , 0xB0}, { 18800 /*100 kHz*/    ,0x02 , 0xB0}, { 18950 /*100 kHz*/    ,0x02 , 0xB0}, { 19100 /*100 kHz*/    ,0x02 , 0xB0},} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18500 /*100 kHz*/    ,0x03 , 0x00}, { 18650 /*100 kHz*/    ,0x03 , 0x00}, { 18800 /*100 kHz*/    ,0x03 , 0x00}, { 18950 /*100 kHz*/    ,0x03 , 0x00}, { 19100 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18500 /*100 kHz*/    ,0x00 , 0x00}, { 18650 /*100 kHz*/    ,0x00 , 0x00}, { 18800 /*100 kHz*/    ,0x00 , 0x00}, { 18950 /*100 kHz*/    ,0x00 , 0x00}, { 19100 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18500 /*100 kHz*/    ,0x1C , 0x38}, { 18650 /*100 kHz*/    ,0x1C , 0x38}, { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18950 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18500 /*100 kHz*/    ,0x00 , 0x10}, { 18650 /*100 kHz*/    ,0x00 , 0x10}, { 18800 /*100 kHz*/    ,0x00 , 0x10}, { 18950 /*100 kHz*/    ,0x00 , 0x10}, { 19100 /*100 kHz*/    ,0x00 , 0x10},} },
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18500 /*100 kHz*/    ,0x00 , 0x08}, { 18650 /*100 kHz*/    ,0x00 , 0x08}, { 18800 /*100 kHz*/    ,0x00 , 0x08}, { 18950 /*100 kHz*/    ,0x00 , 0x08}, { 19100 /*100 kHz*/    ,0x00 , 0x08},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17287 /*100 kHz*/    ,0x1C , 0x38}, { 17475 /*100 kHz*/    ,0x1C , 0x38}, { 17662 /*100 kHz*/    ,0x1C , 0x38}, { 17850 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x08}, { 17287 /*100 kHz*/    ,0x00 , 0x08}, { 17475 /*100 kHz*/    ,0x00 , 0x08}, { 17662 /*100 kHz*/    ,0x00 , 0x08}, { 17850 /*100 kHz*/    ,0x00 , 0x08},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x1F}, { 17287 /*100 kHz*/    ,0x01 , 0x1F}, { 17475 /*100 kHz*/    ,0x01 , 0x1F}, { 17662 /*100 kHz*/    ,0x01 , 0x1F}, { 17850 /*100 kHz*/    ,0x01 , 0x1F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x02 , 0x00}, { 17287 /*100 kHz*/    ,0x02 , 0x00}, { 17475 /*100 kHz*/    ,0x02 , 0x00}, { 17662 /*100 kHz*/    ,0x02 , 0x00}, { 17850 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17287 /*100 kHz*/    ,0x03 , 0x00}, { 17475 /*100 kHz*/    ,0x03 , 0x00}, { 17662 /*100 kHz*/    ,0x03 , 0x00}, { 17850 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17287 /*100 kHz*/    ,0x01 , 0x00}, { 17475 /*100 kHz*/    ,0x01 , 0x00}, { 17662 /*100 kHz*/    ,0x01 , 0x00}, { 17850 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17287 /*100 kHz*/    ,0x1C , 0x38}, { 17475 /*100 kHz*/    ,0x1C , 0x38}, { 17662 /*100 kHz*/    ,0x1C , 0x38}, { 17850 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x4C}, { 17287 /*100 kHz*/    ,0x00 , 0x4C}, { 17475 /*100 kHz*/    ,0x00 , 0x4C}, { 17662 /*100 kHz*/    ,0x00 , 0x4C}, { 17850 /*100 kHz*/    ,0x00 , 0x4C},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17287 /*100 kHz*/    ,0x01 , 0x00}, { 17475 /*100 kHz*/    ,0x01 , 0x00}, { 17662 /*100 kHz*/    ,0x01 , 0x00}, { 17850 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x02 , 0xA0}, { 17287 /*100 kHz*/    ,0x02 , 0xA0}, { 17475 /*100 kHz*/    ,0x02 , 0xA0}, { 17662 /*100 kHz*/    ,0x02 , 0xA0}, { 17850 /*100 kHz*/    ,0x02 , 0xA0},} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17287 /*100 kHz*/    ,0x03 , 0x00}, { 17475 /*100 kHz*/    ,0x03 , 0x00}, { 17662 /*100 kHz*/    ,0x03 , 0x00}, { 17850 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x00}, { 17287 /*100 kHz*/    ,0x00 , 0x00}, { 17475 /*100 kHz*/    ,0x00 , 0x00}, { 17662 /*100 kHz*/    ,0x00 , 0x00}, { 17850 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17287 /*100 kHz*/    ,0x1C , 0x38}, { 17475 /*100 kHz*/    ,0x1C , 0x38}, { 17662 /*100 kHz*/    ,0x1C , 0x38}, { 17850 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 17100 /*100 kHz*/    ,0x00 , 0x01}, { 17287 /*100 kHz*/    ,0x00 , 0x01}, { 17475 /*100 kHz*/    ,0x00 , 0x01}, { 17662 /*100 kHz*/    ,0x00 , 0x01}, { 17850 /*100 kHz*/    ,0x00 , 0x01},} },
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 17100 /*100 kHz*/    ,0x00 , 0x09}, { 17287 /*100 kHz*/    ,0x00 , 0x09}, { 17475 /*100 kHz*/    ,0x00 , 0x09}, { 17662 /*100 kHz*/    ,0x00 , 0x09}, { 17850 /*100 kHz*/    ,0x00 , 0x09},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
-
+#if 0
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_TX_DATA_Set2[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
@@ -789,31 +790,32 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_TX_DATA_Set2[] =
    { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 17100 /*100 kHz*/    ,0x00 , 0x02}, { 17213 /*100 kHz*/    ,0x00 , 0x02}, { 17326 /*100 kHz*/    ,0x00 , 0x02}, { 17439 /*100 kHz*/    ,0x00 , 0x02}, { 17550 /*100 kHz*/    ,0x00 , 0x02},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
+#endif 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17212 /*100 kHz*/    ,0x1C , 0x38}, { 17324 /*100 kHz*/    ,0x1C , 0x38}, { 17436 /*100 kHz*/    ,0x1C , 0x38}, { 17550 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x08}, { 17212 /*100 kHz*/    ,0x00 , 0x08}, { 17324 /*100 kHz*/    ,0x00 , 0x08}, { 17436 /*100 kHz*/    ,0x00 , 0x08}, { 17550 /*100 kHz*/    ,0x00 , 0x08},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x1F}, { 17212 /*100 kHz*/    ,0x01 , 0x1F}, { 17324 /*100 kHz*/    ,0x01 , 0x1F}, { 17436 /*100 kHz*/    ,0x01 , 0x1F}, { 17550 /*100 kHz*/    ,0x01 , 0x1F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x02 , 0x00}, { 17212 /*100 kHz*/    ,0x02 , 0x00}, { 17324 /*100 kHz*/    ,0x02 , 0x00}, { 17436 /*100 kHz*/    ,0x02 , 0x00}, { 17550 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17212 /*100 kHz*/    ,0x03 , 0x00}, { 17324 /*100 kHz*/    ,0x03 , 0x00}, { 17436 /*100 kHz*/    ,0x03 , 0x00}, { 17550 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17212 /*100 kHz*/    ,0x01 , 0x00}, { 17324 /*100 kHz*/    ,0x01 , 0x00}, { 17436 /*100 kHz*/    ,0x01 , 0x00}, { 17550 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17212 /*100 kHz*/    ,0x1C , 0x38}, { 17324 /*100 kHz*/    ,0x1C , 0x38}, { 17436 /*100 kHz*/    ,0x1C , 0x38}, { 17550 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x64}, { 17212 /*100 kHz*/    ,0x00 , 0x64}, { 17324 /*100 kHz*/    ,0x00 , 0x64}, { 17436 /*100 kHz*/    ,0x00 , 0x64}, { 17550 /*100 kHz*/    ,0x00 , 0x64},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17212 /*100 kHz*/    ,0x01 , 0x00}, { 17324 /*100 kHz*/    ,0x01 , 0x00}, { 17436 /*100 kHz*/    ,0x01 , 0x00}, { 17550 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x02 , 0xD0}, { 17212 /*100 kHz*/    ,0x02 , 0xD0}, { 17324 /*100 kHz*/    ,0x02 , 0xD0}, { 17436 /*100 kHz*/    ,0x02 , 0xD0}, { 17550 /*100 kHz*/    ,0x02 , 0xD0},} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17212 /*100 kHz*/    ,0x03 , 0x00}, { 17324 /*100 kHz*/    ,0x03 , 0x00}, { 17436 /*100 kHz*/    ,0x03 , 0x00}, { 17550 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x00}, { 17212 /*100 kHz*/    ,0x00 , 0x00}, { 17324 /*100 kHz*/    ,0x00 , 0x00}, { 17436 /*100 kHz*/    ,0x00 , 0x00}, { 17550 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17212 /*100 kHz*/    ,0x1C , 0x38}, { 17324 /*100 kHz*/    ,0x1C , 0x38}, { 17436 /*100 kHz*/    ,0x1C , 0x38}, { 17550 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 17100 /*100 kHz*/    ,0x00 , 0x01}, { 17212 /*100 kHz*/    ,0x00 , 0x01}, { 17324 /*100 kHz*/    ,0x00 , 0x01}, { 17436 /*100 kHz*/    ,0x00 , 0x01}, { 17550 /*100 kHz*/    ,0x00 , 0x01},} },
+   { /* 7  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x0D}, { 17287 /*100 kHz*/    ,0x00 , 0x0D}, { 17324 /*100 kHz*/    ,0x00 , 0x0D}, { 17436 /*100 kHz*/    ,0x00 , 0x0D}, { 17550 /*100 kHz*/    ,0x00 , 0x0D},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x1C , 0x38}, { 8303 /*100 kHz*/    ,0x1C , 0x38}, { 8366 /*100 kHz*/    ,0x1C , 0x38}, { 8429 /*100 kHz*/    ,0x1C , 0x38}, { 8490 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x00 , 0x10}, { 8303 /*100 kHz*/    ,0x00 , 0x10}, { 8366 /*100 kHz*/    ,0x00 , 0x10}, { 8429 /*100 kHz*/    ,0x00 , 0x10}, { 8490 /*100 kHz*/    ,0x00 , 0x10},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x01 , 0x0F}, { 8303 /*100 kHz*/    ,0x01 , 0x0F}, { 8366 /*100 kHz*/    ,0x01 , 0x0F}, { 8429 /*100 kHz*/    ,0x01 , 0x0F}, { 8490 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x02 , 0x00}, { 8303 /*100 kHz*/    ,0x02 , 0x00}, { 8366 /*100 kHz*/    ,0x02 , 0x00}, { 8429 /*100 kHz*/    ,0x02 , 0x00}, { 8490 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x03 , 0x00}, { 8303 /*100 kHz*/    ,0x03 , 0x00}, { 8366 /*100 kHz*/    ,0x03 , 0x00}, { 8429 /*100 kHz*/    ,0x03 , 0x00}, { 8490 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x01 , 0x00}, { 8303 /*100 kHz*/    ,0x01 , 0x00}, { 8366 /*100 kHz*/    ,0x01 , 0x00}, { 8429 /*100 kHz*/    ,0x01 , 0x00}, { 8490 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8240 /*100 kHz*/    ,0x1C , 0x38}, { 8303 /*100 kHz*/    ,0x1C , 0x38}, { 8366 /*100 kHz*/    ,0x1C , 0x38}, { 8429 /*100 kHz*/    ,0x1C , 0x38}, { 8490 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8240 /*100 kHz*/    ,0x00 , 0x0E}, { 8303 /*100 kHz*/    ,0x00 , 0x0E}, { 8366 /*100 kHz*/    ,0x00 , 0x0E}, { 8429 /*100 kHz*/    ,0x00 , 0x0E}, { 8490 /*100 kHz*/    ,0x00 , 0x0E},} },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8240  /*100 kHz*/    ,0x1C , 0x38}, { 8302  /*100 kHz*/    ,0x1C , 0x38}, { 8365  /*100 kHz*/    ,0x1C , 0x38}, { 8427  /*100 kHz*/    ,0x1C , 0x38}, { 8490  /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8240  /*100 kHz*/    ,0x00 , 0x2C}, { 8302  /*100 kHz*/    ,0x00 , 0x2C}, { 8365  /*100 kHz*/    ,0x00 , 0x2C}, { 8427  /*100 kHz*/    ,0x00 , 0x2C}, { 8490  /*100 kHz*/    ,0x00 , 0x2C},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8240  /*100 kHz*/    ,0x01 , 0x00}, { 8302  /*100 kHz*/    ,0x01 , 0x00}, { 8365  /*100 kHz*/    ,0x01 , 0x00}, { 8427  /*100 kHz*/    ,0x01 , 0x00}, { 8490  /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8240  /*100 kHz*/    ,0x02 , 0x30}, { 8302  /*100 kHz*/    ,0x02 , 0x30}, { 8365  /*100 kHz*/    ,0x02 , 0x30}, { 8427  /*100 kHz*/    ,0x02 , 0x30}, { 8490  /*100 kHz*/    ,0x02 , 0x30},} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8240  /*100 kHz*/    ,0x03 , 0x00}, { 8302  /*100 kHz*/    ,0x03 , 0x00}, { 8365  /*100 kHz*/    ,0x03 , 0x00}, { 8427  /*100 kHz*/    ,0x03 , 0x00}, { 8490  /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8240  /*100 kHz*/    ,0x00 , 0x00}, { 8302  /*100 kHz*/    ,0x00 , 0x00}, { 8365  /*100 kHz*/    ,0x00 , 0x00}, { 8427  /*100 kHz*/    ,0x00 , 0x00}, { 8490  /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8240  /*100 kHz*/    ,0x1C , 0x38}, { 8302  /*100 kHz*/    ,0x1C , 0x38}, { 8365  /*100 kHz*/    ,0x1C , 0x38}, { 8427  /*100 kHz*/    ,0x1C , 0x38}, { 8490  /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8240  /*100 kHz*/    ,0x00 , 0x05}, { 8302  /*100 kHz*/    ,0x00 , 0x05}, { 8365  /*100 kHz*/    ,0x00 , 0x05}, { 8427  /*100 kHz*/    ,0x00 , 0x05}, { 8490  /*100 kHz*/    ,0x00 , 0x05},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
@@ -821,40 +823,40 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x1C , 0x38}, { 25175 /*100 kHz*/    ,0x1C , 0x38}, { 25350 /*100 kHz*/    ,0x1C , 0x38}, { 25525 /*100 kHz*/    ,0x1C , 0x38}, { 25700 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x00 , 0x46}, { 25175 /*100 kHz*/    ,0x00 , 0x46}, { 25350 /*100 kHz*/    ,0x00 , 0x46}, { 25525 /*100 kHz*/    ,0x00 , 0x46}, { 25700 /*100 kHz*/    ,0x00 , 0x46},} }, // PA band,PA Enable,PA Mode               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25000 /*100 kHz*/    ,0x00 , 0x44}, { 25175 /*100 kHz*/    ,0x00 , 0x44}, { 25350 /*100 kHz*/    ,0x00 , 0x44}, { 25525 /*100 kHz*/    ,0x00 , 0x44}, { 25700 /*100 kHz*/    ,0x00 , 0x44},} }, // PA band,PA Enable,PA Mode               
    { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x01 , 0x00}, { 25175 /*100 kHz*/    ,0x01 , 0x00}, { 25350 /*100 kHz*/    ,0x01 , 0x00}, { 25525 /*100 kHz*/    ,0x01 , 0x00}, { 25700 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias current,stage2,1                 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x02 , 0x0B}, { 25175 /*100 kHz*/    ,0x02 , 0x0B}, { 25350 /*100 kHz*/    ,0x02 , 0x0B}, { 25525 /*100 kHz*/    ,0x02 , 0x0B}, { 25700 /*100 kHz*/    ,0x02 , 0x0B},} }, // PA switch                 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25000 /*100 kHz*/    ,0x02 , 0x08}, { 25175 /*100 kHz*/    ,0x02 , 0x08}, { 25350 /*100 kHz*/    ,0x02 , 0x08}, { 25525 /*100 kHz*/    ,0x02 , 0x08}, { 25700 /*100 kHz*/    ,0x02 , 0x08},} }, // PA switch                 
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x03 , 0x00}, { 25175 /*100 kHz*/    ,0x03 , 0x00}, { 25350 /*100 kHz*/    ,0x03 , 0x00}, { 25525 /*100 kHz*/    ,0x03 , 0x00}, { 25700 /*100 kHz*/    ,0x03 , 0x00},} }, // PA boost bias                 
    { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x00 , 0x00}, { 25175 /*100 kHz*/    ,0x00 , 0x00}, { 25350 /*100 kHz*/    ,0x00 , 0x00}, { 25525 /*100 kHz*/    ,0x00 , 0x00}, { 25700 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                 
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25000 /*100 kHz*/    ,0x1C , 0x38}, { 25175 /*100 kHz*/    ,0x1C , 0x38}, { 25350 /*100 kHz*/    ,0x1C , 0x38}, { 25525 /*100 kHz*/    ,0x1C , 0x38}, { 25700 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM Initial                 
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25000 /*100 kHz*/    ,0x00 , 0x06}, { 25175 /*100 kHz*/    ,0x00 , 0x06}, { 25350 /*100 kHz*/    ,0x00 , 0x06}, { 25525 /*100 kHz*/    ,0x00 , 0x06}, { 25700 /*100 kHz*/    ,0x00 , 0x06},} }, // ASM Path select                 
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25000 /*100 kHz*/    ,0x00 , 0x0D}, { 25175 /*100 kHz*/    ,0x00 , 0x0D}, { 25350 /*100 kHz*/    ,0x00 , 0x0D}, { 25525 /*100 kHz*/    ,0x00 , 0x0D}, { 25700 /*100 kHz*/    ,0x00 , 0x0D},} }, // ASM Path select                 
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },                              
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x1C , 0x38}, { 8888 /*100 kHz*/    ,0x1C , 0x38}, { 8976 /*100 kHz*/    ,0x1C , 0x38}, { 9064 /*100 kHz*/    ,0x1C , 0x38}, { 9150 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x00 , 0x0C}, { 8888 /*100 kHz*/    ,0x00 , 0x0C}, { 8976 /*100 kHz*/    ,0x00 , 0x0C}, { 9064 /*100 kHz*/    ,0x00 , 0x0C}, { 9150 /*100 kHz*/    ,0x00 , 0x0C},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x01 , 0x0F}, { 8888 /*100 kHz*/    ,0x01 , 0x0F}, { 8976 /*100 kHz*/    ,0x01 , 0x0F}, { 9064 /*100 kHz*/    ,0x01 , 0x0F}, { 9150 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x02 , 0x00}, { 8888 /*100 kHz*/    ,0x02 , 0x00}, { 8976 /*100 kHz*/    ,0x02 , 0x00}, { 9064 /*100 kHz*/    ,0x02 , 0x00}, { 9150 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x03 , 0x00}, { 8888 /*100 kHz*/    ,0x03 , 0x00}, { 8976 /*100 kHz*/    ,0x03 , 0x00}, { 9064 /*100 kHz*/    ,0x03 , 0x00}, { 9150 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x01 , 0x00}, { 8888 /*100 kHz*/    ,0x01 , 0x00}, { 8976 /*100 kHz*/    ,0x01 , 0x00}, { 9064 /*100 kHz*/    ,0x01 , 0x00}, { 9150 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8800 /*100 kHz*/    ,0x1C , 0x38}, { 8888 /*100 kHz*/    ,0x1C , 0x38}, { 8976 /*100 kHz*/    ,0x1C , 0x38}, { 9064 /*100 kHz*/    ,0x1C , 0x38}, { 9150 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8800 /*100 kHz*/    ,0x00 , 0x0D}, { 8888 /*100 kHz*/    ,0x00 , 0x0D}, { 8976 /*100 kHz*/    ,0x00 , 0x0D}, { 9064 /*100 kHz*/    ,0x00 , 0x0D}, { 9150 /*100 kHz*/    ,0x00 , 0x0D},} },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800  /*100 kHz*/    ,0x1C , 0x38}, { 8887  /*100 kHz*/    ,0x1C , 0x38}, { 8975  /*100 kHz*/    ,0x1C , 0x38}, { 9062  /*100 kHz*/    ,0x1C , 0x38}, { 9150  /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800  /*100 kHz*/    ,0x00 , 0x24}, { 8887  /*100 kHz*/    ,0x00 , 0x24}, { 8975  /*100 kHz*/    ,0x00 , 0x24}, { 9062  /*100 kHz*/    ,0x00 , 0x24}, { 9150  /*100 kHz*/    ,0x00 , 0x24},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800  /*100 kHz*/    ,0x01 , 0x00}, { 8887  /*100 kHz*/    ,0x01 , 0x00}, { 8975  /*100 kHz*/    ,0x01 , 0x00}, { 9062  /*100 kHz*/    ,0x01 , 0x00}, { 9150  /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800  /*100 kHz*/    ,0x02 , 0x20}, { 8887  /*100 kHz*/    ,0x02 , 0x20}, { 8975  /*100 kHz*/    ,0x02 , 0x20}, { 9062  /*100 kHz*/    ,0x02 , 0x20}, { 9150  /*100 kHz*/    ,0x02 , 0x20},} }, // Iref
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800  /*100 kHz*/    ,0x03 , 0x00}, { 8887  /*100 kHz*/    ,0x03 , 0x00}, { 8975  /*100 kHz*/    ,0x03 , 0x00}, { 9062  /*100 kHz*/    ,0x03 , 0x00}, { 9150  /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800  /*100 kHz*/    ,0x00 , 0x00}, { 8887  /*100 kHz*/    ,0x00 , 0x00}, { 8975  /*100 kHz*/    ,0x00 , 0x00}, { 9062  /*100 kHz*/    ,0x00 , 0x00}, { 9150  /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8800  /*100 kHz*/    ,0x1C , 0x38}, { 8887  /*100 kHz*/    ,0x1C , 0x38}, { 8975  /*100 kHz*/    ,0x1C , 0x38}, { 9062  /*100 kHz*/    ,0x1C , 0x38}, { 9150  /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8800  /*100 kHz*/    ,0x00 , 0x04}, { 8887  /*100 kHz*/    ,0x00 , 0x04}, { 8975  /*100 kHz*/    ,0x00 , 0x04}, { 9062  /*100 kHz*/    ,0x00 , 0x04}, { 9150  /*100 kHz*/    ,0x00 , 0x04},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x1C , 0x38}, { 7033 /*100 kHz*/    ,0x1C , 0x38}, { 7076 /*100 kHz*/    ,0x1C , 0x38}, { 7119 /*100 kHz*/    ,0x1C , 0x38}, { 7160 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x00 , 0x04}, { 7033 /*100 kHz*/    ,0x00 , 0x04}, { 7076 /*100 kHz*/    ,0x00 , 0x04}, { 7119 /*100 kHz*/    ,0x00 , 0x04}, { 7160 /*100 kHz*/    ,0x00 , 0x04},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x01 , 0x0F}, { 7033 /*100 kHz*/    ,0x01 , 0x0F}, { 7076 /*100 kHz*/    ,0x01 , 0x0F}, { 7119 /*100 kHz*/    ,0x01 , 0x0F}, { 7160 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x02 , 0x00}, { 7033 /*100 kHz*/    ,0x02 , 0x00}, { 7076 /*100 kHz*/    ,0x02 , 0x00}, { 7119 /*100 kHz*/    ,0x02 , 0x00}, { 7160 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x00 , 0x34}, { 7033 /*100 kHz*/    ,0x00 , 0x34}, { 7076 /*100 kHz*/    ,0x00 , 0x34}, { 7119 /*100 kHz*/    ,0x00 , 0x34}, { 7160 /*100 kHz*/    ,0x00 , 0x34},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x01 , 0x00}, { 7033 /*100 kHz*/    ,0x01 , 0x00}, { 7076 /*100 kHz*/    ,0x01 , 0x00}, { 7119 /*100 kHz*/    ,0x01 , 0x00}, { 7160 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x02 , 0x40}, { 7033 /*100 kHz*/    ,0x02 , 0x40}, { 7076 /*100 kHz*/    ,0x02 , 0x40}, { 7119 /*100 kHz*/    ,0x02 , 0x40}, { 7160 /*100 kHz*/    ,0x02 , 0x40},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x03 , 0x00}, { 7033 /*100 kHz*/    ,0x03 , 0x00}, { 7076 /*100 kHz*/    ,0x03 , 0x00}, { 7119 /*100 kHz*/    ,0x03 , 0x00}, { 7160 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
    { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 6990 /*100 kHz*/    ,0x01 , 0x00}, { 7033 /*100 kHz*/    ,0x01 , 0x00}, { 7076 /*100 kHz*/    ,0x01 , 0x00}, { 7119 /*100 kHz*/    ,0x01 , 0x00}, { 7160 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 6990 /*100 kHz*/    ,0x1C , 0x38}, { 7033 /*100 kHz*/    ,0x1C , 0x38}, { 7076 /*100 kHz*/    ,0x1C , 0x38}, { 7119 /*100 kHz*/    ,0x1C , 0x38}, { 7160 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 6990 /*100 kHz*/    ,0x00 , 0x07}, { 7033 /*100 kHz*/    ,0x00 , 0x07}, { 7076 /*100 kHz*/    ,0x00 , 0x07}, { 7119 /*100 kHz*/    ,0x00 , 0x07}, { 7160 /*100 kHz*/    ,0x00 , 0x07},} },
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 6990 /*100 kHz*/    ,0x00 , 0x01}, { 7033 /*100 kHz*/    ,0x00 , 0x01}, { 7076 /*100 kHz*/    ,0x00 , 0x01}, { 7119 /*100 kHz*/    ,0x00 , 0x01}, { 7160 /*100 kHz*/    ,0x00 , 0x01},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
@@ -862,13 +864,13 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band13_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x1C , 0x38}, { 7795 /*100 kHz*/    ,0x1C , 0x38}, { 7820 /*100 kHz*/    ,0x1C , 0x38}, { 7845 /*100 kHz*/    ,0x1C , 0x38}, { 7870 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x00 , 0x08}, { 7795 /*100 kHz*/    ,0x00 , 0x08}, { 7820 /*100 kHz*/    ,0x00 , 0x08}, { 7845 /*100 kHz*/    ,0x00 , 0x08}, { 7870 /*100 kHz*/    ,0x00 , 0x08},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x01 , 0x0F}, { 7795 /*100 kHz*/    ,0x01 , 0x0F}, { 7820 /*100 kHz*/    ,0x01 , 0x0F}, { 7845 /*100 kHz*/    ,0x01 , 0x0F}, { 7870 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x02 , 0x00}, { 7795 /*100 kHz*/    ,0x02 , 0x00}, { 7820 /*100 kHz*/    ,0x02 , 0x00}, { 7845 /*100 kHz*/    ,0x02 , 0x00}, { 7870 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x00 , 0x3C}, { 7795 /*100 kHz*/    ,0x00 , 0x3C}, { 7820 /*100 kHz*/    ,0x00 , 0x3C}, { 7845 /*100 kHz*/    ,0x00 , 0x3C}, { 7870 /*100 kHz*/    ,0x00 , 0x3C},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x01 , 0x00}, { 7795 /*100 kHz*/    ,0x01 , 0x00}, { 7820 /*100 kHz*/    ,0x01 , 0x00}, { 7845 /*100 kHz*/    ,0x01 , 0x00}, { 7870 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x02 , 0x50}, { 7795 /*100 kHz*/    ,0x02 , 0x50}, { 7820 /*100 kHz*/    ,0x02 , 0x50}, { 7845 /*100 kHz*/    ,0x02 , 0x50}, { 7870 /*100 kHz*/    ,0x02 , 0x50},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x03 , 0x00}, { 7795 /*100 kHz*/    ,0x03 , 0x00}, { 7820 /*100 kHz*/    ,0x03 , 0x00}, { 7845 /*100 kHz*/    ,0x03 , 0x00}, { 7870 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
    { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7770 /*100 kHz*/    ,0x01 , 0x00}, { 7795 /*100 kHz*/    ,0x01 , 0x00}, { 7820 /*100 kHz*/    ,0x01 , 0x00}, { 7845 /*100 kHz*/    ,0x01 , 0x00}, { 7870 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7770 /*100 kHz*/    ,0x1C , 0x38}, { 7795 /*100 kHz*/    ,0x1C , 0x38}, { 7820 /*100 kHz*/    ,0x1C , 0x38}, { 7845 /*100 kHz*/    ,0x1C , 0x38}, { 7870 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7770 /*100 kHz*/    ,0x00 , 0x09}, { 7795 /*100 kHz*/    ,0x00 , 0x09}, { 7820 /*100 kHz*/    ,0x00 , 0x09}, { 7845 /*100 kHz*/    ,0x00 , 0x09}, { 7870 /*100 kHz*/    ,0x00 , 0x09},} },
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7770 /*100 kHz*/    ,0x00 , 0x03}, { 7795 /*100 kHz*/    ,0x00 , 0x03}, { 7820 /*100 kHz*/    ,0x00 , 0x03}, { 7845 /*100 kHz*/    ,0x00 , 0x03}, { 7870 /*100 kHz*/    ,0x00 , 0x03},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
@@ -876,13 +878,13 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band17_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x1C , 0x38}, { 7070 /*100 kHz*/    ,0x1C , 0x38}, { 7100 /*100 kHz*/    ,0x1C , 0x38}, { 7130 /*100 kHz*/    ,0x1C , 0x38}, { 7160 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x00 , 0x04}, { 7070 /*100 kHz*/    ,0x00 , 0x04}, { 7100 /*100 kHz*/    ,0x00 , 0x04}, { 7130 /*100 kHz*/    ,0x00 , 0x04}, { 7160 /*100 kHz*/    ,0x00 , 0x04},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x01 , 0x0F}, { 7070 /*100 kHz*/    ,0x01 , 0x0F}, { 7100 /*100 kHz*/    ,0x01 , 0x0F}, { 7130 /*100 kHz*/    ,0x01 , 0x0F}, { 7160 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x02 , 0x00}, { 7070 /*100 kHz*/    ,0x02 , 0x00}, { 7100 /*100 kHz*/    ,0x02 , 0x00}, { 7130 /*100 kHz*/    ,0x02 , 0x00}, { 7160 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x00 , 0x34}, { 7070 /*100 kHz*/    ,0x00 , 0x34}, { 7100 /*100 kHz*/    ,0x00 , 0x34}, { 7130 /*100 kHz*/    ,0x00 , 0x34}, { 7160 /*100 kHz*/    ,0x00 , 0x34},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x01 , 0x00}, { 7070 /*100 kHz*/    ,0x01 , 0x00}, { 7100 /*100 kHz*/    ,0x01 , 0x00}, { 7130 /*100 kHz*/    ,0x01 , 0x00}, { 7160 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x02 , 0x40}, { 7070 /*100 kHz*/    ,0x02 , 0x40}, { 7100 /*100 kHz*/    ,0x02 , 0x40}, { 7130 /*100 kHz*/    ,0x02 , 0x40}, { 7160 /*100 kHz*/    ,0x02 , 0x40},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x03 , 0x00}, { 7070 /*100 kHz*/    ,0x03 , 0x00}, { 7100 /*100 kHz*/    ,0x03 , 0x00}, { 7130 /*100 kHz*/    ,0x03 , 0x00}, { 7160 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x01 , 0x00}, { 7070 /*100 kHz*/    ,0x01 , 0x00}, { 7100 /*100 kHz*/    ,0x01 , 0x00}, { 7130 /*100 kHz*/    ,0x01 , 0x00}, { 7160 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7040 /*100 kHz*/    ,0x00 , 0x00}, { 7070 /*100 kHz*/    ,0x00 , 0x00}, { 7100 /*100 kHz*/    ,0x00 , 0x00}, { 7130 /*100 kHz*/    ,0x00 , 0x00}, { 7160 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7040 /*100 kHz*/    ,0x1C , 0x38}, { 7070 /*100 kHz*/    ,0x1C , 0x38}, { 7100 /*100 kHz*/    ,0x1C , 0x38}, { 7130 /*100 kHz*/    ,0x1C , 0x38}, { 7160 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7040 /*100 kHz*/    ,0x00 , 0x07}, { 7070 /*100 kHz*/    ,0x00 , 0x07}, { 7100 /*100 kHz*/    ,0x00 , 0x07}, { 7130 /*100 kHz*/    ,0x00 , 0x07}, { 7160 /*100 kHz*/    ,0x00 , 0x07},} },
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7040 /*100 kHz*/    ,0x00 , 0x01}, { 7070 /*100 kHz*/    ,0x00 , 0x01}, { 7100 /*100 kHz*/    ,0x00 , 0x01}, { 7130 /*100 kHz*/    ,0x00 , 0x01}, { 7160 /*100 kHz*/    ,0x00 , 0x01},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
@@ -890,13 +892,13 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band20_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x1C , 0x38}, { 8396 /*100 kHz*/    ,0x1C , 0x38}, { 8472 /*100 kHz*/    ,0x1C , 0x38}, { 8548 /*100 kHz*/    ,0x1C , 0x38}, { 8620 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x00 , 0x08}, { 8396 /*100 kHz*/    ,0x00 , 0x08}, { 8472 /*100 kHz*/    ,0x00 , 0x08}, { 8548 /*100 kHz*/    ,0x00 , 0x08}, { 8620 /*100 kHz*/    ,0x00 , 0x08},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x01 , 0x0F}, { 8396 /*100 kHz*/    ,0x01 , 0x0F}, { 8472 /*100 kHz*/    ,0x01 , 0x0F}, { 8548 /*100 kHz*/    ,0x01 , 0x0F}, { 8620 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x02 , 0x00}, { 8396 /*100 kHz*/    ,0x02 , 0x00}, { 8472 /*100 kHz*/    ,0x02 , 0x00}, { 8548 /*100 kHz*/    ,0x02 , 0x00}, { 8620 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x00 , 0x34}, { 8396 /*100 kHz*/    ,0x00 , 0x34}, { 8472 /*100 kHz*/    ,0x00 , 0x34}, { 8548 /*100 kHz*/    ,0x00 , 0x34}, { 8620 /*100 kHz*/    ,0x00 , 0x34},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x01 , 0x00}, { 8396 /*100 kHz*/    ,0x01 , 0x00}, { 8472 /*100 kHz*/    ,0x01 , 0x00}, { 8548 /*100 kHz*/    ,0x01 , 0x00}, { 8620 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x02 , 0x40}, { 8396 /*100 kHz*/    ,0x02 , 0x40}, { 8472 /*100 kHz*/    ,0x02 , 0x40}, { 8548 /*100 kHz*/    ,0x02 , 0x40}, { 8620 /*100 kHz*/    ,0x02 , 0x40},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x03 , 0x00}, { 8396 /*100 kHz*/    ,0x03 , 0x00}, { 8472 /*100 kHz*/    ,0x03 , 0x00}, { 8548 /*100 kHz*/    ,0x03 , 0x00}, { 8620 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x01 , 0x00}, { 8396 /*100 kHz*/    ,0x01 , 0x00}, { 8472 /*100 kHz*/    ,0x01 , 0x00}, { 8548 /*100 kHz*/    ,0x01 , 0x00}, { 8620 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8320 /*100 kHz*/    ,0x00 , 0x00}, { 8396 /*100 kHz*/    ,0x00 , 0x00}, { 8472 /*100 kHz*/    ,0x00 , 0x00}, { 8548 /*100 kHz*/    ,0x00 , 0x00}, { 8620 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8320 /*100 kHz*/    ,0x1C , 0x38}, { 8396 /*100 kHz*/    ,0x1C , 0x38}, { 8472 /*100 kHz*/    ,0x1C , 0x38}, { 8548 /*100 kHz*/    ,0x1C , 0x38}, { 8620 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8320 /*100 kHz*/    ,0x00 , 0x09}, { 8396 /*100 kHz*/    ,0x00 , 0x09}, { 8472 /*100 kHz*/    ,0x00 , 0x09}, { 8548 /*100 kHz*/    ,0x00 , 0x09}, { 8620 /*100 kHz*/    ,0x00 , 0x09},} },
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8320 /*100 kHz*/    ,0x00 , 0x02}, { 8396 /*100 kHz*/    ,0x00 , 0x02}, { 8472 /*100 kHz*/    ,0x00 , 0x02}, { 8548 /*100 kHz*/    ,0x00 , 0x02}, { 8620 /*100 kHz*/    ,0x00 , 0x02},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
@@ -918,13 +920,13 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7030 /*100 kHz*/    ,0x1C , 0x38}, { 7150 /*100 kHz*/    ,0x1C , 0x38}, { 7256 /*100 kHz*/    ,0x1C , 0x38}, { 7370 /*100 kHz*/    ,0x1C , 0x38}, { 7480 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7030 /*100 kHz*/    ,0x00 , 0x04}, { 7150 /*100 kHz*/    ,0x00 , 0x04}, { 7256 /*100 kHz*/    ,0x00 , 0x08}, { 7370 /*100 kHz*/    ,0x00 , 0x08}, { 7480 /*100 kHz*/    ,0x00 , 0x08},} }, // PA path sel
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7030 /*100 kHz*/    ,0x00 , 0x3C}, { 7150 /*100 kHz*/    ,0x00 , 0x3C}, { 7256 /*100 kHz*/    ,0x00 , 0x34}, { 7370 /*100 kHz*/    ,0x00 , 0x34}, { 7480 /*100 kHz*/    ,0x00 , 0x34},} }, // PA path sel
    { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7030 /*100 kHz*/    ,0x01 , 0x0F}, { 7150 /*100 kHz*/    ,0x01 , 0x0F}, { 7256 /*100 kHz*/    ,0x01 , 0x0F}, { 7370 /*100 kHz*/    ,0x01 , 0x0F}, { 7480 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7030 /*100 kHz*/    ,0x02 , 0x00}, { 7150 /*100 kHz*/    ,0x02 , 0x00}, { 7256 /*100 kHz*/    ,0x02 , 0x00}, { 7370 /*100 kHz*/    ,0x02 , 0x00}, { 7480 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7030 /*100 kHz*/    ,0x02 , 0x50}, { 7150 /*100 kHz*/    ,0x02 , 0x50}, { 7256 /*100 kHz*/    ,0x02 , 0x40}, { 7370 /*100 kHz*/    ,0x02 , 0x40}, { 7480 /*100 kHz*/    ,0x02 , 0x40},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7030 /*100 kHz*/    ,0x03 , 0x00}, { 7150 /*100 kHz*/    ,0x03 , 0x00}, { 7256 /*100 kHz*/    ,0x03 , 0x00}, { 7370 /*100 kHz*/    ,0x03 , 0x00}, { 7480 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
    { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 7030 /*100 kHz*/    ,0x01 , 0x00}, { 7150 /*100 kHz*/    ,0x01 , 0x00}, { 7256 /*100 kHz*/    ,0x01 , 0x00}, { 7370 /*100 kHz*/    ,0x01 , 0x00}, { 7480 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
    { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7030 /*100 kHz*/    ,0x1C , 0x38}, { 7150 /*100 kHz*/    ,0x1C , 0x38}, { 7256 /*100 kHz*/    ,0x1C , 0x38}, { 7370 /*100 kHz*/    ,0x1C , 0x38}, { 7480 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7030 /*100 kHz*/    ,0x00 , 0x07}, { 7150 /*100 kHz*/    ,0x00 , 0x07}, { 7256 /*100 kHz*/    ,0x00 , 0x09}, { 7370 /*100 kHz*/    ,0x00 , 0x09}, { 7480 /*100 kHz*/    ,0x00 , 0x09},} },
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 7030 /*100 kHz*/    ,0x00 , 0x03}, { 7150 /*100 kHz*/    ,0x00 , 0x03}, { 7256 /*100 kHz*/    ,0x00 , 0x02}, { 7370 /*100 kHz*/    ,0x00 , 0x02}, { 7480 /*100 kHz*/    ,0x00 , 0x02},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
@@ -960,13 +962,13 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x00 , 0x16}, { 23250 /*100 kHz*/    ,0x00 , 0x16}, { 23500 /*100 kHz*/    ,0x00 , 0x16}, { 23750 /*100 kHz*/    ,0x00 , 0x16}, { 24000 /*100 kHz*/    ,0x00 , 0x16},} }, // PA path sel               
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x00 , 0x1C}, { 23250 /*100 kHz*/    ,0x00 , 0x1C}, { 23500 /*100 kHz*/    ,0x00 , 0x1C}, { 23750 /*100 kHz*/    ,0x00 , 0x1C}, { 24000 /*100 kHz*/    ,0x00 , 0x1C},} }, // PA path sel               
    { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x01 , 0x00}, { 23250 /*100 kHz*/    ,0x01 , 0x00}, { 23500 /*100 kHz*/    ,0x01 , 0x00}, { 23750 /*100 kHz*/    ,0x01 , 0x00}, { 24000 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable                 
    { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x02 , 0x0A}, { 23250 /*100 kHz*/    ,0x02 , 0x0A}, { 23500 /*100 kHz*/    ,0x02 , 0x0A}, { 23750 /*100 kHz*/    ,0x02 , 0x0A}, { 24000 /*100 kHz*/    ,0x02 , 0x0A},} }, // Iref                      
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x03 , 0x00}, { 23250 /*100 kHz*/    ,0x03 , 0x00}, { 23500 /*100 kHz*/    ,0x03 , 0x00}, { 23750 /*100 kHz*/    ,0x03 , 0x00}, { 24000 /*100 kHz*/    ,0x03 , 0x00},} }, // PA enable                 
    { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x00 , 0x00}, { 23250 /*100 kHz*/    ,0x00 , 0x00}, { 23500 /*100 kHz*/    ,0x00 , 0x00}, { 23750 /*100 kHz*/    ,0x00 , 0x00}, { 24000 /*100 kHz*/    ,0x00 , 0x00},} }, // Iref                      
    { /* 6  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1   , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, // PA enable                 
-   { /* 7  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1   , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x05}, { 23250 /*100 kHz*/    ,0x00 , 0x05}, { 23500 /*100 kHz*/    ,0x00 , 0x05}, { 23750 /*100 kHz*/    ,0x00 , 0x05}, { 24000 /*100 kHz*/    ,0x00 , 0x05},} }, // Iref                      
+   { /* 7  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1   , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x18}, { 23250 /*100 kHz*/    ,0x00 , 0x18}, { 23500 /*100 kHz*/    ,0x00 , 0x18}, { 23750 /*100 kHz*/    ,0x00 , 0x18}, { 24000 /*100 kHz*/    ,0x00 , 0x18},} }, // Iref                      
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },                              
 };
 
@@ -1033,7 +1035,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1041,7 +1043,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1049,14 +1051,14 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TPC_EVENT[] = 
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1064,7 +1066,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1080,14 +1082,14 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1103,7 +1105,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band17_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1111,7 +1113,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band20_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1127,7 +1129,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1135,7 +1137,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)   },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1143,7 +1145,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)   },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1151,7 +1153,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)   },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2   }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1159,7 +1161,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)   },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1503,15 +1505,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x55} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x78} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1522,15 +1524,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x55} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x78} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1541,15 +1543,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x55} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x78} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
      }
    },
 
@@ -1560,15 +1562,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x55} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x78} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1579,18 +1581,19 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x55} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x5C}  , { 0x1 ,  0x78} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
+#if 0
 LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA_Set2[LTE_MIPI_SUBBAND_NUM_PER_DATA] =
 {
    /*8714 KHz*/
@@ -1688,6 +1691,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA_Set2[LTE_MIPI_SUBBAN
       }
    },
 };
+#endif 
 LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM_PER_DATA] =
 {
    /*8714 KHz*/
@@ -1697,15 +1701,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x88} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9A} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9C} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x45} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x65} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x76} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1716,15 +1720,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x88} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9A} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9C} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x45} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x65} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x76} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1735,15 +1739,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x88} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9A} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9C} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x45} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x65} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x76} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1754,15 +1758,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x88} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9A} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9C} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x45} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x65} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x76} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1773,15 +1777,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band2_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x88} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9A} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9C} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x45} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x65} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x76} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -1794,15 +1798,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x45} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1813,15 +1817,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x45} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1832,15 +1836,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x45} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1851,15 +1855,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x45} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1870,15 +1874,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80}  , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x45} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x55} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -1891,72 +1895,72 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x89} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x45} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x56} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x76} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8764 KHz*/
    {
-      17212,/*100kHz*/
+      17200,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x89} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x45} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x56} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x76} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8784 KHz*/
    {
-      17324,/*100kHz*/
+      17300,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x89} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x45} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x56} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x76} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8804 KHz*/
    {
-      17436,/*100kHz*/
+      17400,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x89} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x45} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x56} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x76} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1967,15 +1971,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band4_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x89} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDF} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x45} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x56} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x64}  , { 0x1 ,  0x76} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -1989,72 +1993,72 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x25} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x46} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x58} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8764 KHz*/
    {
-      8303,/*100kHz*/
+      8302,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x25} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x46} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x58} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8784 KHz*/
    {
-      8366,/*100kHz*/
+      8365,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x25} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x46} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x58} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8804 KHz*/
    {
-      8429,/*100kHz*/
+      8427,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x25} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x46} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x58} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2065,15 +2069,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x25} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x35} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x46} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x2C}  , { 0x1 , 0x58} , { 0x3 , 0x88} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -2083,18 +2087,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
    /*8714 KHz*/
    {
       25000,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x35} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2102,18 +2106,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       /*8764 KHz*/
    {
       25175,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x35} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2121,18 +2125,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       /*8784 KHz*/
    {
       25350,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x35} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2140,18 +2144,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       /*8804 KHz*/
    {
       25525,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x35} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2159,18 +2163,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       /*8916 KHz*/
    {
       25700,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x35} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 ,  0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2185,15 +2189,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2204,15 +2208,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2223,15 +2227,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2242,15 +2246,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2261,15 +2265,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x24}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -2282,15 +2286,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2301,15 +2305,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2318,17 +2322,17 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       7076,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
-         // PAEn=1                                                                              
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...                                         
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2337,17 +2341,17 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       7119,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
-         // PAEn=1                                                                              
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...                                         
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2356,17 +2360,17 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band12_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       7160,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
-         // PAEn=1                                                                              
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...                                         
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -2477,15 +2481,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2496,15 +2500,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2513,17 +2517,17 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       7100,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
-         // PAEn=1                                                                              
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...                                         
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2532,17 +2536,17 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       7130,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
-         // PAEn=1                                                                              
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...                                         
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2551,21 +2555,21 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       7160,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
-         // PAEn=1                                                                              
-         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...                                         
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},     
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         // PAEn=1
+         //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x25} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x47} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 , 0x59} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
-
+#if 0
 LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA_Set1[LTE_MIPI_SUBBAND_NUM_PER_DATA] =
 {
    /*8714 KHz*/
@@ -2663,7 +2667,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band17_MIPI_PA_SECTION_DATA_Set1[LTE_MIPI_SUBBA
       }
    },
 };
-
+#endif
 LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM_PER_DATA] =
 {
    /*8714 KHz*/
@@ -2673,72 +2677,72 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB5} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC9} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xF9} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xDC} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x25} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x36} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x37} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x58} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8764 KHz*/
    {
-      8396,/*100kHz*/
+      8395,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB5} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC9} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xF9} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xDC} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x25} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x36} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x37} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x58} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8784 KHz*/
    {
-      8472,/*100kHz*/
+      8470,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB5} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC9} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xF9} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xDC} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x25} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x36} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x37} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x58} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8804 KHz*/
    {
-      8548,/*100kHz*/
+      8545,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB5} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC9} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xF9} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xDC} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x25} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x36} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x37} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x58} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2749,15 +2753,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band20_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB5} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC9} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xF9} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xDC} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x25} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x36} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x37} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x58} , { 0x3 , 0x85} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -2864,15 +2868,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x12} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x25} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x26} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x36} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x58} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2883,15 +2887,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x65} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC8} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB9} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x8D} , { 0x3 , 0x19} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x12} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x25} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x26} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x36} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x3C}  , { 0x1 ,  0x58} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2902,15 +2906,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x56} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xDC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9D} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9B} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9D} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x12} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x25} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x26} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x36} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x58} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2921,15 +2925,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x56} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xDC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9D} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9B} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9D} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x12} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x25} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x26} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x36} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x58} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2940,15 +2944,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band28_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x56} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xC7} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xDC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9D} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9B} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9D} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x12} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x25} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x26} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x36} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x34}  , { 0x1 ,  0x58} , { 0x3 , 0x8C} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 ,  0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -3157,14 +3161,14 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -3176,14 +3180,14 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
           // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -3195,14 +3199,14 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
           // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -3214,14 +3218,14 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
           // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -3233,14 +3237,14 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
       {
           // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -3529,7 +3533,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_BYPASS_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -3537,7 +3541,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_BYPASS_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -3545,7 +3549,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_BYPASS_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -5011,7 +5015,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_BYPASS_PA_TPC_SECTION_DATA[] =
        sizeof(LTE_BandNone_MIPI_RX_DATA),     // LTE_BandNone, !!!DON'T MODIFY!!!
        sizeof(LTE_Band2_MIPI_RX_DATA),   // Band_ind=0
        sizeof(LTE_Band3_MIPI_RX_DATA),  // Band_ind=1
-       sizeof(LTE_Band4_MIPI_RX_DATA_Set2),     // Band_ind=2
+       //sizeof(LTE_Band4_MIPI_RX_DATA_Set2),     // Band_ind=2    //zx del 20151209
        sizeof(LTE_Band7_MIPI_RX_DATA),     // Band_ind=3
        sizeof(LTE_Band8_MIPI_RX_DATA),     // Band_ind=4
        sizeof(LTE_Band28_MIPI_RX_DATA),     // Band_ind=5
@@ -5030,7 +5034,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_BYPASS_PA_TPC_SECTION_DATA[] =
     LTE_BandNone_MIPI_RX_DATA,    // LTE_BandNone, !!!DON'T MODIFY!!!
     LTE_Band2_MIPI_RX_DATA,  // Band_ind=0
     LTE_Band3_MIPI_RX_DATA, // Band_ind=1
-    LTE_Band4_MIPI_RX_DATA_Set2,    // Band_ind=2
+    //LTE_Band4_MIPI_RX_DATA_Set2,    // Band_ind=2      //zx del 20151209
     LTE_Band7_MIPI_RX_DATA,    // Band_ind=3
     LTE_Band8_MIPI_RX_DATA,    // Band_ind=4
     LTE_Band28_MIPI_RX_DATA,    // Band_ind=5
@@ -5458,7 +5462,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_BYPASS_PA_TPC_SECTION_DATA[] =
        sizeof(LTE_BandNone_MIPI_TX_DATA),     // LTE_BandNone, !!!DON'T MODIFY!!!
        sizeof(LTE_Band2_MIPI_TX_DATA),   // Band_ind=0
        sizeof(LTE_Band3_MIPI_TX_DATA),  // Band_ind=1
-       sizeof(LTE_Band4_MIPI_TX_DATA_Set2),     // Band_ind=2
+       //sizeof(LTE_Band4_MIPI_TX_DATA_Set2),     // Band_ind=2   //zx del 20151209
        sizeof(LTE_Band7_MIPI_TX_DATA),     // Band_ind=3
        sizeof(LTE_Band8_MIPI_TX_DATA),     // Band_ind=4
        sizeof(LTE_Band28_MIPI_TX_DATA),     // Band_ind=5
@@ -5477,7 +5481,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_BYPASS_PA_TPC_SECTION_DATA[] =
     LTE_BandNone_MIPI_TX_DATA,    // LTE_BandNone, !!!DON'T MODIFY!!!
     LTE_Band2_MIPI_TX_DATA,  // Band_ind=0
     LTE_Band3_MIPI_TX_DATA, // Band_ind=1
-    LTE_Band4_MIPI_TX_DATA_Set2,    // Band_ind=2
+    //LTE_Band4_MIPI_TX_DATA_Set2,    // Band_ind=2   //zx del 20151209
     LTE_Band7_MIPI_TX_DATA,    // Band_ind=3
     LTE_Band8_MIPI_TX_DATA,    // Band_ind=4
     LTE_Band28_MIPI_TX_DATA,    // Band_ind=5
@@ -6096,7 +6100,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_BYPASS_PA_TPC_SECTION_DATA[] =
        sizeof(LTE_Band5_MIPI_PA_SECTION_DATA),     // Band_ind=3
        sizeof(LTE_Band12_MIPI_PA_SECTION_DATA),     // Band_ind=4
        sizeof(LTE_Band13_MIPI_PA_SECTION_DATA),     // Band_ind=5
-       sizeof(LTE_Band17_MIPI_PA_SECTION_DATA_Set1),     // Band_ind=6
+       //sizeof(LTE_Band17_MIPI_PA_SECTION_DATA_Set1),     // Band_ind=6    //zx del 20151209
        sizeof(LTE_Band38_MIPI_PA_SECTION_DATA),     // Band_ind=7
        sizeof(LTE_Band40_MIPI_PA_SECTION_DATA),     // Band_ind=8
        sizeof(LTE_Band41_MIPI_PA_SECTION_DATA),     // Band_ind=9
@@ -6115,7 +6119,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_BYPASS_PA_TPC_SECTION_DATA[] =
     LTE_Band5_MIPI_PA_SECTION_DATA,    // Band_ind=3
     LTE_Band12_MIPI_PA_SECTION_DATA,    // Band_ind=4
     LTE_Band13_MIPI_PA_SECTION_DATA,    // Band_ind=5
-    LTE_Band17_MIPI_PA_SECTION_DATA_Set1,    // Band_ind=6
+    //LTE_Band17_MIPI_PA_SECTION_DATA_Set1,    // Band_ind=6    //zx del 20151209
     LTE_Band38_MIPI_PA_SECTION_DATA,    // Band_ind=7
     LTE_Band40_MIPI_PA_SECTION_DATA,    // Band_ind=8
     LTE_Band41_MIPI_PA_SECTION_DATA,    // Band_ind=9
@@ -6127,7 +6131,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_BYPASS_PA_TPC_SECTION_DATA[] =
  kal_uint32 LTE_MIPI_PA_TPC_SECTION_DATA_SIZE_Set2[] =
  {
        sizeof(LTE_BandNone_MIPI_PA_SECTION_DATA),     // LTE_BandNone, !!!DON'T MODIFY!!!
-       sizeof(LTE_Band2_MIPI_PA_SECTION_DATA_Set2),   // Band_ind=0
+       //sizeof(LTE_Band2_MIPI_PA_SECTION_DATA_Set2),   // Band_ind=0    //zx del 20151209
        sizeof(LTE_Band3_MIPI_PA_SECTION_DATA),  // Band_ind=1
        sizeof(LTE_Band4_MIPI_PA_SECTION_DATA),     // Band_ind=2
        sizeof(LTE_Band7_MIPI_PA_SECTION_DATA),     // Band_ind=3
@@ -6146,7 +6150,7 @@ LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_BYPASS_PA_TPC_SECTION_DATA[] =
  LTE_MIPI_TPC_SECTION_TABLE_T*  LTE_MIPI_PA_TPC_SECTION_DATA_Set2[] =
  {
     LTE_BandNone_MIPI_PA_SECTION_DATA,    // LTE_BandNone, !!!DON'T MODIFY!!!
-    LTE_Band2_MIPI_PA_SECTION_DATA_Set2,  // Band_ind=0
+    //LTE_Band2_MIPI_PA_SECTION_DATA_Set2,  // Band_ind=0    //zx del 20151209
     LTE_Band3_MIPI_PA_SECTION_DATA, // Band_ind=1
     LTE_Band4_MIPI_PA_SECTION_DATA,    // Band_ind=2
     LTE_Band7_MIPI_PA_SECTION_DATA,    // Band_ind=3
diff --git a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.h b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.h
index e8317a6..8a2061d 100644
--- a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.h
+++ b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.h
@@ -116,7 +116,8 @@
 
 /*MIPI PA     */
 /*FDD TX ON    */
-#define  LTE_FDD_MIPI_PA_TX_ON0    US2OFFCNT(12)
+/* old: LTE_FDD_MIPI_PA_TX_ON0    US2OFFCNT(12) */
+#define  LTE_FDD_MIPI_PA_TX_ON0    US2OFFCNT(9)
 #define  LTE_FDD_MIPI_PA_TX_ON1    US2OFFCNT(9)
 #define  LTE_FDD_MIPI_PA_TX_ON2    0
 
diff --git a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_rf.h b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_rf.h
index cb003a3..440859c 100644
--- a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_rf.h
+++ b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_rf.h
@@ -98,26 +98,44 @@
 /*MT6169*/#define    LTE_PDATA_OFF            0x00000000
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND1 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band1_PR1      0x00000005	
-/*MT6169*/#define    PDATA_LTE_Band1_PR2      0x00000005
+/*MT6169*/#define    PDATA_LTE_Band1_PR1      0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band1_PR2      0x00000000
 /*MT6169*/#define    PDATA_LTE_Band1_PR3      LTE_PDATA_OFF
 /*MT6169*/
-/*MT6169*/#define    PDATA_LTE_Band1_PT1      0x00000001	
-/*MT6169*/#define    PDATA_LTE_Band1_PT2      0x00000001	
+/*MT6169*/#define    PDATA_LTE_Band1_PT1      0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band1_PT2      0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band1_PT3      LTE_PDATA_OFF
 /*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND2 Start --------------------*/
+/*MT6169*/#define    PDATA_LTE_Band2_PR1      0x00000008
+/*MT6169*/#define    PDATA_LTE_Band2_PR2      0x00000008
+/*MT6169*/#define    PDATA_LTE_Band2_PR3      LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*/#define    PDATA_LTE_Band2_PT1      0x00000000
+/*MT6169*/#define    PDATA_LTE_Band2_PT2      0x00000000
+/*MT6169*/#define    PDATA_LTE_Band2_PT3      LTE_PDATA_OFF
+/*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND3 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band3_PR1      0x00000080	
-/*MT6169*/#define    PDATA_LTE_Band3_PR2      0x00000080	
+/*MT6169*/#define    PDATA_LTE_Band3_PR1      0x00000210	
+/*MT6169*/#define    PDATA_LTE_Band3_PR2      0x00000210	
 /*MT6169*/#define    PDATA_LTE_Band3_PR3      LTE_PDATA_OFF
 /*MT6169*/                         
 /*MT6169*/#define    PDATA_LTE_Band3_PT1      0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band3_PT2      0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band3_PT3      LTE_PDATA_OFF
 /*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND4 Start --------------------*/
+/*MT6169*/#define    PDATA_LTE_Band4_PR1      0x00000000
+/*MT6169*/#define    PDATA_LTE_Band4_PR2      0x00000000
+/*MT6169*/#define    PDATA_LTE_Band4_PR3      LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*/#define    PDATA_LTE_Band4_PT1      0x00000000
+/*MT6169*/#define    PDATA_LTE_Band4_PT2      0x00000000
+/*MT6169*/#define    PDATA_LTE_Band4_PT3      LTE_PDATA_OFF
+/*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND5 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band5_PR1      0x00000000	
-/*MT6169*/#define    PDATA_LTE_Band5_PR2      0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band5_PR1      0x00000010	
+/*MT6169*/#define    PDATA_LTE_Band5_PR2      0x00000010	
 /*MT6169*/#define    PDATA_LTE_Band5_PR3      LTE_PDATA_OFF
 /*MT6169*/                         
 /*MT6169*/#define    PDATA_LTE_Band5_PT1      0x00000000	
@@ -125,8 +143,8 @@
 /*MT6169*/#define    PDATA_LTE_Band5_PT3      LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND7 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band7_PR1      0x00000100	
-/*MT6169*/#define    PDATA_LTE_Band7_PR2      0x00000100	
+/*MT6169*/#define    PDATA_LTE_Band7_PR1      0x00000218	
+/*MT6169*/#define    PDATA_LTE_Band7_PR2      0x00000218	
 /*MT6169*/#define    PDATA_LTE_Band7_PR3      LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*/#define    PDATA_LTE_Band7_PT1      0x00000000	
@@ -134,14 +152,51 @@
 /*MT6169*/#define    PDATA_LTE_Band7_PT3      LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND8 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band8_PR1     0x00004000	
-/*MT6169*/#define    PDATA_LTE_Band8_PR2     0x00004000	
+/*MT6169*/#define    PDATA_LTE_Band8_PR1     0x00000200	
+/*MT6169*/#define    PDATA_LTE_Band8_PR2     0x00000200	
 /*MT6169*/#define    PDATA_LTE_Band8_PR3     LTE_PDATA_OFF
 /*MT6169*/                          
 /*MT6169*/#define    PDATA_LTE_Band8_PT1     0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band8_PT2     0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band8_PT3     LTE_PDATA_OFF
 /*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND12 Start --------------------*/
+/*MT6169*/#define    PDATA_LTE_Band12_PR1     0x00000208
+/*MT6169*/#define    PDATA_LTE_Band12_PR2     0x00000208
+/*MT6169*/#define    PDATA_LTE_Band12_PR3     LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*/#define    PDATA_LTE_Band12_PT1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band12_PT2     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band12_PT3     LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND17 Start --------------------*/
+/*MT6169*/#define    PDATA_LTE_Band17_PR1     0x00000208
+/*MT6169*/#define    PDATA_LTE_Band17_PR2     0x00000208
+/*MT6169*/#define    PDATA_LTE_Band17_PR3     LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*/#define    PDATA_LTE_Band17_PT1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band17_PT2     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band17_PT3     LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND20 Start --------------------*/
+/*MT6169*/#define    PDATA_LTE_Band20_PR1     0x00001018
+/*MT6169*/#define    PDATA_LTE_Band20_PR2     0x00001018
+/*MT6169*/#define    PDATA_LTE_Band20_PR3     LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*/#define    PDATA_LTE_Band20_PT1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band20_PT2     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band20_PT3     LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND21 Start --------------------*/
+/*MT6169*/#define    PDATA_LTE_Band21_PR1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band21_PR2     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band21_PR3     LTE_PDATA_OFF
+/*MT6169*/
+/*MT6169*/#define    PDATA_LTE_Band21_PT1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band21_PT2     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band21_PT3     LTE_PDATA_OFF
+/*MT6169*/
+
 /*MT6169*///* ------------- PDATA_BAND27 Start --------------------*/
 /*MT6169*/#define    PDATA_LTE_Band27_PR1     0x00000000
 /*MT6169*/#define    PDATA_LTE_Band27_PR2     0x00000000	
@@ -152,26 +207,26 @@
 /*MT6169*/#define    PDATA_LTE_Band27_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND28 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band28_PR1     0x00000825	
-/*MT6169*/#define    PDATA_LTE_Band28_PR2     0x00000825	
+/*MT6169*/#define    PDATA_LTE_Band28_PR1     0x00000018	
+/*MT6169*/#define    PDATA_LTE_Band28_PR2     0x00000018	
 /*MT6169*/#define    PDATA_LTE_Band28_PR3     LTE_PDATA_OFF
 /*MT6169*/                          
-/*MT6169*/#define    PDATA_LTE_Band28_PT1     0x00000021	
-/*MT6169*/#define    PDATA_LTE_Band28_PT2     0x00000021	
+/*MT6169*/#define    PDATA_LTE_Band28_PT1     0x00000000       
+/*MT6169*/#define    PDATA_LTE_Band28_PT2     0x00000000       
 /*MT6169*/#define    PDATA_LTE_Band28_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND28_2 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band28_2_PR1     0x00000821	
-/*MT6169*/#define    PDATA_LTE_Band28_2_PR2     0x00000821	
+/*MT6169*/#define    PDATA_LTE_Band28_2_PR1     0x00001018	
+/*MT6169*/#define    PDATA_LTE_Band28_2_PR2     0x00001018	
 /*MT6169*/#define    PDATA_LTE_Band28_2_PR3     LTE_PDATA_OFF
 /*MT6169*/                          
-/*MT6169*/#define    PDATA_LTE_Band28_2_PT1     0x00000021	
-/*MT6169*/#define    PDATA_LTE_Band28_2_PT2     0x00000021	
+/*MT6169*/#define    PDATA_LTE_Band28_2_PT1     0x00000000     
+/*MT6169*/#define    PDATA_LTE_Band28_2_PT2     0x00000000     
 /*MT6169*/#define    PDATA_LTE_Band28_2_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND38 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band38_PR1     0x00000200	
-/*MT6169*/#define    PDATA_LTE_Band38_PR2     0x00000200	
+/*MT6169*/#define    PDATA_LTE_Band38_PR1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band38_PR2     0x00000000
 /*MT6169*/#define    PDATA_LTE_Band38_PR3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*/#define    PDATA_LTE_Band38_PT1     0x00000000	
@@ -179,17 +234,17 @@
 /*MT6169*/#define    PDATA_LTE_Band38_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND39 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band39_PR1     0x00000281	
-/*MT6169*/#define    PDATA_LTE_Band39_PR2     0x00000281	
+/*MT6169*/#define    PDATA_LTE_Band39_PR1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band39_PR2     0x00000000
 /*MT6169*/#define    PDATA_LTE_Band39_PR3     LTE_PDATA_OFF
 /*MT6169*/
-/*MT6169*/#define    PDATA_LTE_Band39_PT1     0x00000001	
-/*MT6169*/#define    PDATA_LTE_Band39_PT2     0x00000001	
+/*MT6169*/#define    PDATA_LTE_Band39_PT1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band39_PT2     0x00000000
 /*MT6169*/#define    PDATA_LTE_Band39_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND40 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band40_PR1     0x0000034C	
-/*MT6169*/#define    PDATA_LTE_Band40_PR2     0x0000034C	
+/*MT6169*/#define    PDATA_LTE_Band40_PR1     0x00000000
+/*MT6169*/#define    PDATA_LTE_Band40_PR2     0x00000000
 /*MT6169*/#define    PDATA_LTE_Band40_PR3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*/#define    PDATA_LTE_Band40_PT1     0x00000000	
@@ -197,8 +252,8 @@
 /*MT6169*/#define    PDATA_LTE_Band40_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND41 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band41_PR1     0x00000200	
-/*MT6169*/#define    PDATA_LTE_Band41_PR2     0x00000200	
+/*MT6169*/#define    PDATA_LTE_Band41_PR1     0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band41_PR2     0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band41_PR3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*/#define    PDATA_LTE_Band41_PT1     0x00000000	
@@ -221,33 +276,44 @@
 /*MT6169*//*  LB1-LB3 => freq: 734MHz ~ 960MHz                    */
 /*MT6169*//*------------------------------------------------------*/
 /*MT6169*/#define    LTE_Band1_RX_IO_SEL          RX_IO_HB3	
-/*MT6169*/#define    LTE_Band3_RX_IO_SEL          RX_IO_HB3
+/*MT6169*/#define   LTE_Band2_RX_IO_SEL           RX_IO_MB2
+/*MT6169*/#define   LTE_Band3_RX_IO_SEL           RX_IO_MB1
+/*MT6169*/#define   LTE_Band4_RX_IO_SEL           RX_IO_HB2
 /*MT6169*/#define    LTE_Band5_RX_IO_SEL          RX_IO_LB2	
 /*MT6169*/#define    LTE_Band7_RX_IO_SEL          RX_IO_HB2
-/*MT6169*/#define    LTE_Band8_RX_IO_SEL          RX_IO_LB1
-/*MT6169*/#define    LTE_Band27_RX_IO_SEL         RX_IO_LB3
-/*MT6169*/#define    LTE_Band28_RX_IO_SEL         RX_IO_LB3
-/*MT6169*/#define    LTE_Band28_2_RX_IO_SEL       RX_IO_LB3
-/*MT6169*/#define    LTE_Band38_RX_IO_SEL         RX_IO_HB1
-/*MT6169*/#define    LTE_Band39_RX_IO_SEL         RX_IO_MB2
+/*MT6169*/#define   LTE_Band8_RX_IO_SEL           RX_IO_LB3
+/*MT6169*/#define   LTE_Band12_RX_IO_SEL          RX_IO_LB1
+/*MT6169*/#define   LTE_Band14_RX_IO_SEL          RX_IO_NON_USED
+/*MT6169*/#define   LTE_Band17_RX_IO_SEL          RX_IO_LB1
+/*MT6169*/#define   LTE_Band20_RX_IO_SEL          RX_IO_LB1
+/*MT6169*/#define   LTE_Band21_RX_IO_SEL          RX_IO_NON_USED
+/*MT6169*/#define   LTE_Band28_RX_IO_SEL          RX_IO_LB1
+/*MT6169*/#define   LTE_Band28_2_RX_IO_SEL        RX_IO_LB1
+/*MT6169*/#define   LTE_Band38_RX_IO_SEL          RX_IO_NON_USED
+/*MT6169*/#define   LTE_Band39_RX_IO_SEL          RX_IO_NON_USED
 /*MT6169*/#define    LTE_Band40_RX_IO_SEL         RX_IO_HB1
-/*MT6169*/#define    LTE_Band41_RX_IO_SEL         RX_IO_HB1
-/*MT6169*/#define    LTE_Band41_2_RX_IO_SEL       RX_IO_HB2
-
-/*MT6169*/
-/*MT6169*/#define    LTE_Band1_RXD_IO_SEL         RXD_IO_HB1
-/*MT6169*/#define    LTE_Band3_RXD_IO_SEL         RXD_IO_MB1
-/*MT6169*/#define    LTE_Band5_RXD_IO_SEL         RXD_IO_LB1
-/*MT6169*/#define    LTE_Band7_RXD_IO_SEL         RXD_IO_HB2
-/*MT6169*/#define    LTE_Band8_RXD_IO_SEL         RXD_IO_LB3
-/*MT6169*/#define    LTE_Band27_RXD_IO_SEL        RXD_IO_LB2
-/*MT6169*/#define    LTE_Band28_RXD_IO_SEL        RXD_IO_LB2
-/*MT6169*/#define    LTE_Band28_2_RXD_IO_SEL      RXD_IO_LB2
-/*MT6169*/#define    LTE_Band38_RXD_IO_SEL        RXD_IO_HB3
-/*MT6169*/#define    LTE_Band39_RXD_IO_SEL        RXD_IO_MB2
-/*MT6169*/#define    LTE_Band40_RXD_IO_SEL        RXD_IO_HB3
-/*MT6169*/#define    LTE_Band41_RXD_IO_SEL        RXD_IO_HB3
-/*MT6169*/#define    LTE_Band41_2_RXD_IO_SEL      RXD_IO_HB3
+/*MT6169*/#define   LTE_Band41_RX_IO_SEL          RX_IO_NON_USED
+/*MT6169*/#define   LTE_Band41_2_RX_IO_SEL        RX_IO_NON_USED
+/*MT6169*/
+/*MT6169*/#define    LTE_Band1_RXD_IO_SEL         RXD_IO_MB1
+/*MT6169*/#define   LTE_Band2_RXD_IO_SEL          RXD_IO_MB2
+/*MT6169*/#define    LTE_Band3_RXD_IO_SEL         RXD_IO_HB1
+/*MT6169*/#define   LTE_Band4_RXD_IO_SEL          RXD_IO_MB1
+/*MT6169*/#define   LTE_Band5_RXD_IO_SEL          RXD_IO_LB3
+/*MT6169*/#define   LTE_Band7_RXD_IO_SEL          RXD_IO_HB3
+/*MT6169*/#define   LTE_Band8_RXD_IO_SEL          RXD_IO_LB2
+/*MT6169*/#define   LTE_Band12_RXD_IO_SEL        RXD_IO_LB1
+/*MT6169*/#define   LTE_Band14_RXD_IO_SEL        RXD_IO_NON_USED
+/*MT6169*/#define   LTE_Band17_RXD_IO_SEL        RXD_IO_LB1
+/*MT6169*/#define   LTE_Band20_RXD_IO_SEL        RXD_IO_LB1
+/*MT6169*/#define   LTE_Band21_RXD_IO_SEL        RXD_IO_NON_USED
+/*MT6169*/#define   LTE_Band28_RXD_IO_SEL        RXD_IO_LB1
+/*MT6169*/#define   LTE_Band28_2_RXD_IO_SEL      RXD_IO_LB1
+/*MT6169*/#define   LTE_Band38_RXD_IO_SEL        RXD_IO_NON_USED
+/*MT6169*/#define   LTE_Band39_RXD_IO_SEL        RXD_IO_NON_USED
+/*MT6169*/#define   LTE_Band40_RXD_IO_SEL        RXD_IO_HB1
+/*MT6169*/#define   LTE_Band41_RXD_IO_SEL        RXD_IO_NON_USED
+/*MT6169*/#define   LTE_Band41_2_RXD_IO_SEL      RXD_IO_NON_USED
 
 /*MT6169*/
 /*MT6169*//*------------------------------------------------------*/
@@ -256,33 +322,37 @@
 /*MT6169*//*  MB1,MB2 => freq: 1400MHz ~ 2025MHz                  */
 /*MT6169*//*  LB1-LB4 => freq: 699MHz ~ 915MHz                    */
 /*MT6169*//*------------------------------------------------------*/
-/*MT6169*/#define    LTE_Band1_TX_IO_SEL          TX_IO_MB2
-/*MT6169*/#define    LTE_Band3_TX_IO_SEL          TX_IO_MB2
+/*MT6169*/#define    LTE_Band1_TX_IO_SEL            TX_IO_MB1
+/*MT6169*/#define    LTE_Band2_TX_IO_SEL            TX_IO_MB1
+/*MT6169*/#define    LTE_Band3_TX_IO_SEL            TX_IO_MB1
+/*MT6169*/#define    LTE_Band4_TX_IO_SEL            TX_IO_MB1
 /*MT6169*/#define    LTE_Band5_TX_IO_SEL          TX_IO_LB2
-/*MT6169*/#define    LTE_Band7_TX_IO_SEL          TX_IO_HB1
+/*MT6169*/#define    LTE_Band7_TX_IO_SEL            TX_IO_HB2
 /*MT6169*/#define    LTE_Band8_TX_IO_SEL          TX_IO_LB2
-/*MT6169*/#define    LTE_Band27_TX_IO_SEL         TX_IO_LB2
+/*MT6169*/#define    LTE_Band12_TX_IO_SEL           TX_IO_LB2
+/*MT6169*/#define    LTE_Band17_TX_IO_SEL           TX_IO_LB2
+/*MT6169*/#define    LTE_Band20_TX_IO_SEL           TX_IO_LB2
 /*MT6169*/#define    LTE_Band28_TX_IO_SEL         TX_IO_LB2
 /*MT6169*/#define    LTE_Band28_2_TX_IO_SEL       TX_IO_LB2
-/*MT6169*/#define    LTE_Band38_TX_IO_SEL         TX_IO_HB1
-/*MT6169*/#define    LTE_Band39_TX_IO_SEL         TX_IO_MB2	
-/*MT6169*/#define    LTE_Band40_TX_IO_SEL         TX_IO_HB1
-/*MT6169*/#define    LTE_Band41_TX_IO_SEL         TX_IO_HB1
-/*MT6169*/#define    LTE_Band41_2_TX_IO_SEL       TX_IO_HB1
+/*MT6169*/#define    LTE_Band38_TX_IO_SEL          TX_IO_NON_USED
+/*MT6169*/#define    LTE_Band39_TX_IO_SEL          TX_IO_NON_USED	
+/*MT6169*/#define    LTE_Band40_TX_IO_SEL          TX_IO_HB2
+/*MT6169*/#define    LTE_Band41_TX_IO_SEL          TX_IO_NON_USED
+/*MT6169*/#define    LTE_Band41_2_TX_IO_SEL        TX_IO_NON_USED
 /*MT6169*/
 /*MT6169*//*------------------------------------------------------*/
 /*MT6169*//*  BAND_INDICATOR1 ~ BAND_INDICATOR14                  */
 /*MT6169*//*------------------------------------------------------*/
-/*MT6169*/#define    BAND_INDICATOR1              LTE_Band1
-/*MT6169*/#define    BAND_INDICATOR2              LTE_Band3
-/*MT6169*/#define    BAND_INDICATOR3              LTE_Band5
-/*MT6169*/#define    BAND_INDICATOR4              LTE_Band7
-/*MT6169*/#define    BAND_INDICATOR5              LTE_Band8
-/*MT6169*/#define    BAND_INDICATOR6              LTE_Band28
-/*MT6169*/#define    BAND_INDICATOR7              LTE_Band38
-/*MT6169*/#define    BAND_INDICATOR8              LTE_Band39
-/*MT6169*/#define    BAND_INDICATOR9              LTE_Band40
-/*MT6169*/#define    BAND_INDICATOR10             LTE_Band41
+/*MT6169*/#define    BAND_INDICATOR1              LTE_BandNone
+/*MT6169*/#define    BAND_INDICATOR2              LTE_Band2
+/*MT6169*/#define    BAND_INDICATOR3              LTE_BandNone
+/*MT6169*/#define    BAND_INDICATOR4              LTE_Band4
+/*MT6169*/#define    BAND_INDICATOR5              LTE_Band5
+/*MT6169*/#define    BAND_INDICATOR6              LTE_BandNone
+/*MT6169*/#define    BAND_INDICATOR7              LTE_BandNone
+/*MT6169*/#define    BAND_INDICATOR8              LTE_Band12
+/*MT6169*/#define    BAND_INDICATOR9              LTE_Band17
+/*MT6169*/#define    BAND_INDICATOR10             LTE_BandNone
 /*MT6169*/#define    BAND_INDICATOR11             LTE_BandNone
 /*MT6169*/#define    BAND_INDICATOR12             LTE_BandNone
 /*MT6169*/#define    BAND_INDICATOR13             LTE_BandNone
@@ -395,13 +465,6 @@
 /*MT6169*/#define LTE_Band20_DELTA_TC0     0x0000
 /*MT6169*/#define LTE_Band20_DELTA_TC1     0x0000
 /*MT6169*/
-/*MT6169*///* ------------- MPR_BAND26 Start --------------------*/
-/*MT6169*/#define LTE_Band26_MPR_QPSK1      0x0100 // 0x0100
-/*MT6169*/#define LTE_Band26_MPR_16QAM0     0x0100 // 0x0100
-/*MT6169*/#define LTE_Band26_MPR_16QAM1     0x0200 // 0x0200
-/*MT6169*/#define LTE_Band26_DELTA_TC0      0x0000 // 0x0180
-/*MT6169*/#define LTE_Band26_DELTA_TC1      0x0000 // 0x0180
-/*MT6169*/
 /*MT6169*///* ------------- MPR_BAND27 Start --------------------*/
 /*MT6169*/#define LTE_Band27_MPR_QPSK1      0x0100
 /*MT6169*/#define LTE_Band27_MPR_16QAM0     0x0100
@@ -457,12 +520,24 @@
 /*MT6169*/          0,         0,         0,         0,         0,         0,         0,         0,         0,         0,         0,   \
 /*MT6169*/          0,         0}
 /*MT6169*/
+/*MT6169*/#define LTE_Band3_NS3                                                                                                        \
+/*MT6169*//* NS3_03  ,    NS3_05,    NS3_10,    NS3_15,    NS3_20*/                                                                    \
+/*MT6169*/{    0x0100,    0x0100,    0x0100,    0x0100,    0x0100,         0,         0,         0,         0,         0,         0,   \
+/*MT6169*/          0,         0,         0,         0,         0,         0,         0,         0,         0,         0,         0,   \
+/*MT6169*/          0,         0}
+/*MT6169*/
 /*MT6169*/#define LTE_Band4_NS3                                                                                                        \
 /*MT6169*//* NS3_03  ,    NS3_05,    NS3_10,    NS3_15,    NS3_20*/                                                                    \
 /*MT6169*/{    0x0100,    0x0100,    0x0100,    0x0100,    0x0100,         0,         0,         0,         0,         0,         0,   \
 /*MT6169*/          0,         0,         0,         0,         0,         0,         0,         0,         0,         0,         0,   \
 /*MT6169*/          0,         0}
 /*MT6169*/
+/*MT6169*/#define LTE_Band7_NS3                                                                                                        \
+/*MT6169*//* NS3_03  ,    NS3_05,    NS3_10,    NS3_15,    NS3_20*/                                                                    \
+/*MT6169*/{    0x0100,    0x0100,    0x0100,    0x0100,    0x0100,         0,         0,         0,         0,         0,         0,   \
+/*MT6169*/          0,         0,         0,         0,         0,         0,         0,         0,         0,         0,         0,   \
+/*MT6169*/          0,         0}
+/*MT6169*/
 /*MT6169*/#define LTE_Band10_NS3                                                                                                       \
 /*MT6169*//* NS3_03  ,    NS3_05,    NS3_10,    NS3_15,    NS3_20*/                                                                    \
 /*MT6169*/{    0x0100,    0x0100,    0x0100,    0x0100,    0x0100,         0,         0,         0,         0,         0,         0,   \
@@ -475,6 +550,12 @@
 /*MT6169*/          0,         0,         0,         0,         0,         0,         0,         0,         0,         0,         0,   \
 /*MT6169*/          0,         0}
 /*MT6169*/
+/*MT6169*/#define LTE_Band17_NS10                                                                                                      \
+/*MT6169*//*  NS10_15A, NS10_20A*/                                                                                                 \
+/*MT6169*/{    0x0200,    0x0500,         0,         0,         0,         0,         0,         0,         0,         0,         0,   \
+/*MT6169*/          0,         0,         0,         0,         0,         0,         0,         0,         0,         0,         0,   \
+/*MT6169*/          0,         0}
+/*MT6169*/
 /*MT6169*/#define LTE_Band19_NS8                                                                                                       \
 /*MT6169*//*  NS8_1015*/                                                                                                               \
 /*MT6169*/{    0x0300,         0,         0,         0,         0,         0,         0,         0,         0,         0,         0,   \
diff --git a/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_mipi.c b/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_mipi.c
index 01c1c85..e15b0a9 100644
--- a/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_mipi.c
+++ b/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_mipi.c
@@ -67,7 +67,7 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850=
       {  	/*    No.    elm type  ,  port select    	   ,  data format      	        ,usid		      ,{  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
          {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x0E }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x05 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -101,29 +101,28 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850=
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_tx_ctrl_table.mipi_txctrl_event[] */
       {  /*            element       data idx       event type       ,  event timing  */
          /*    No.      type   ,  { start, stop },                         ( QB )     */
-         {  /*  0 */  GGE_MIPI_PA  ,  {   0  ,  0   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON0   },
-         {  /*  1 */  GGE_MIPI_PA  ,  {   1  ,  1   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF0  },
-         {  /*  2 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
-         {  /*  3 */  GGE_MIPI_ASM ,  {   4  ,  4   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
-         {  /*  4 */  GGE_MIPI_ASM ,  {   5  ,  6   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  0 */  GGE_MIPI_ASM ,  {   0  ,  1   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
+         {  /*  1 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
+         {  /*  2 */  GGE_MIPI_ASM ,  {   4  ,  5   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  3 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
+         {  /*  4 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  5 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  6 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  7 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  8 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  9 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /* 10 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 11 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 12 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
       },
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_tx_ctrl_table.mipi_txctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		   , {  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    251           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    251           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x0A }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    251           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    251           , 0x01, 0x86 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    251           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -145,16 +144,14 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850=
          {  /* 25 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 26 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 27 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 28 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 29 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       },
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_tx_ctrl_table.mipi_txctrl_pa_data */
       {  /* GMSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x23        ,   0x23        ,   0x23        ,   0x23        ,   0x23           },
+         {    0x0A        ,   0x0A        ,   0x0A        ,   0x0A        ,   0x0A           },
          /* 8PSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x27        ,   0x27        ,   0x27        ,   0x27        ,   0x27           },
+         {    0x0B        ,   0x0B        ,   0x0B        ,   0x0B        ,   0x0B           },
       },
    },
    {
@@ -200,7 +197,7 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850=
    #endif   
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_txmid_ctrl_table.mipi_txmidctrl_data[] */
       {  /* No.       elm type  ,  port select        ,  data format                 ,usid		   , {  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    251           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    251           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       }
    }
@@ -230,7 +227,7 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900=
       {  	/*    No.    elm type  ,  port select    	   ,  data format      	        ,usid		      ,{  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
          {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x0D }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x04 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -264,29 +261,28 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900=
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_tx_ctrl_table.mipi_txctrl_event[] */
       {  /*            element       data idx       event type       ,  event timing  */
          /*    No.      type   ,  { start, stop },                         ( QB )     */
-         {  /*  0 */  GGE_MIPI_PA  ,  {   0  ,  0   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON0   },
-         {  /*  1 */  GGE_MIPI_PA  ,  {   1  ,  1   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF0  },
-         {  /*  2 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
-         {  /*  3 */  GGE_MIPI_ASM ,  {   4  ,  4   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
-         {  /*  4 */  GGE_MIPI_ASM ,  {   5  ,  6   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  0 */  GGE_MIPI_ASM ,  {   0  ,  1   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
+         {  /*  1 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
+         {  /*  2 */  GGE_MIPI_ASM ,  {   4  ,  5   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  3 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
+         {  /*  4 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  5 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  6 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  7 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  8 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  9 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /* 10 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 11 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 12 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
       },
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_tx_ctrl_table.mipi_txctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    124           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    124           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x0A }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    124           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    124           , 0x01, 0x86 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    124           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -308,16 +304,14 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900=
          {  /* 25 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 26 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 27 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 28 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 29 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       },
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_tx_ctrl_table.mipi_txctrl_pa_data */
       {  /* GMSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x23        ,   0x23        ,   0x23        ,   0x23        ,   0x23           },
+         {    0x0A        ,   0x0A        ,   0x0A        ,   0x0A        ,   0x0A           },
          /* 8PSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x27        ,   0x27        ,   0x27        ,   0x27        ,   0x27           },
+         {    0x0B        ,   0x0B        ,   0x0B        ,   0x0B        ,   0x0B           },
       }
    },
    {
@@ -363,7 +357,7 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900=
    #endif
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_txmid_ctrl_table.mipi_txmidctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    124           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    124           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       }
    }
@@ -556,7 +550,7 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800=
       {  	/*    No.    elm type  ,  port select    	   ,  data format      	        ,usid		      ,{  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
          {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x01 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x09 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -590,29 +584,28 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800=
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_tx_ctrl_table.mipi_txctrl_event[] */
       {  /*            element       data idx       event type       ,  event timing  */
          /*    No.      type   ,  { start, stop },                         ( QB )     */
-         {  /*  0 */  GGE_MIPI_PA  ,  {   0  ,  0   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON0   },
-         {  /*  1 */  GGE_MIPI_PA  ,  {   1  ,  1   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF0  },
-         {  /*  2 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
-         {  /*  3 */  GGE_MIPI_ASM ,  {   4  ,  4   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
-         {  /*  4 */  GGE_MIPI_ASM ,  {   5  ,  6   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  0 */  GGE_MIPI_ASM ,  {   0  ,  1   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
+         {  /*  1 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
+         {  /*  2 */  GGE_MIPI_ASM ,  {   4  ,  5   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  3 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
+         {  /*  4 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  5 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  6 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  7 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  8 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  9 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /* 10 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 11 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 12 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
       },
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_tx_ctrl_table.mipi_txctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    885           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    885           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x08 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    885           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    885           , 0x01, 0x49 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    885           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -634,16 +627,14 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800=
          {  /* 25 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 26 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 27 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 28 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 29 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       },
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_tx_ctrl_table.mipi_txctrl_pa_data */
       {  /* GMSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x33        ,   0x33        ,   0x33        ,   0x33        ,   0x33           },
+         {    0x0E        ,   0x0E        ,   0x0E        ,   0x0E        ,   0x0E           },
          /* 8PSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x37        ,   0x37        ,   0x37        ,   0x37        ,   0x37           },
+         {    0x0F        ,   0x0F        ,   0x0F        ,   0x0F        ,   0x0F           },
       }
    },
    {
@@ -689,7 +680,7 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800=
    #endif
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_txmid_ctrl_table.mipi_txmidctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    885           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    885           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       }
    }
@@ -720,7 +711,7 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900=
       {  	/*    No.    elm type  ,  port select    	   ,  data format      	        ,usid		      ,{  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
          {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x10 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x08 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -754,29 +745,28 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900=
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_tx_ctrl_table.mipi_txctrl_event[] */
       {  /*            element       data idx       event type       ,  event timing  */
          /*    No.      type   ,  { start, stop },                         ( QB )     */
-         {  /*  0 */  GGE_MIPI_PA  ,  {   0  ,  0   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON0   },
-         {  /*  1 */  GGE_MIPI_PA  ,  {   1  ,  1   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF0  },
-         {  /*  2 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
-         {  /*  3 */  GGE_MIPI_ASM ,  {   4  ,  4   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
-         {  /*  4 */  GGE_MIPI_ASM ,  {   5  ,  6   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  0 */  GGE_MIPI_ASM ,  {   0  ,  1   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
+         {  /*  1 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
+         {  /*  2 */  GGE_MIPI_ASM ,  {   4  ,  5   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  3 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
+         {  /*  4 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  5 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  6 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  7 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  8 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  9 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /* 10 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 11 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 12 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
       },
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_tx_ctrl_table.mipi_txctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    810           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    810           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x08 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    810           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    810           , 0x01, 0x8C }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    810           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -798,16 +788,14 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900=
          {  /* 25 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 26 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 27 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 28 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 29 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       },
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_tx_ctrl_table.mipi_txctrl_pa_data */
       {  /* GMSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x33        ,   0x33        ,   0x33        ,   0x33        ,   0x33           },
+         {    0x0E        ,   0x0E        ,   0x0E        ,   0x0E        ,   0x0E           },
          /* 8PSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x37        ,   0x37        ,   0x37        ,   0x37        ,   0x37           },
+         {    0x0F        ,   0x0F        ,   0x0F        ,   0x0F        ,   0x0F           },
       }       
    },
    {
@@ -853,7 +841,7 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900=
    #endif      
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_txmid_ctrl_table.mipi_txmidctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    810           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0  , {  {    810           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       }
    }
@@ -987,11 +975,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850_set0=
       },
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_rx_ctrl_table.mipi_rxctrl_data[] */
       {     /*    No.    elm type  ,  port select        ,  data format               ,usid           ,{  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x0F }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x06 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x02 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -1041,11 +1029,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850_set0=
       {     /* No.       elm type  ,  port select        ,  data format               ,usid           , {  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
          {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    251           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    251           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x0F }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x0A }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x0A }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -1150,11 +1138,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900_set0=
       },
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_rx_ctrl_table.mipi_rxctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format               ,usid           ,{  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x0F }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x02 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x09 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -1204,11 +1192,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900_set0=
       {     /* No.       elm type  ,  port select        ,  data format               ,usid           , {  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
          {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    124           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    124           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x0F }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x0A }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x0A }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -1476,11 +1464,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800_set0=
       },
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_rx_ctrl_table.mipi_rxctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format               ,usid           ,{  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x0F }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x04 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x01 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -1530,11 +1518,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800_set0=
       {     /* No.       elm type  ,  port select        ,  data format               ,usid           , {  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
          {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    885           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    885           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x0F }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x09 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x0E }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -1639,11 +1627,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900_set0=
       },
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_rx_ctrl_table.mipi_rxctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format               ,usid           ,{  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x0F }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x03 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x0D }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -1693,11 +1681,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900_set0=
       {     /* No.       elm type  ,  port select        ,  data format               ,usid           , {  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
          {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    810           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    810           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x0F }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x09 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x0E }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
diff --git a/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_rf.h b/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_rf.h
index 61b4b20..3190b2e 100644
--- a/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_rf.h
+++ b/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_rf.h
@@ -117,7 +117,7 @@
 /*MT6169*/ #define  PDATA_DCS_PR2          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PR3          (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_PCS_PR1          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PR2          (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PR2          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_PCS_PR3          (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PT1       (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PT2       (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
@@ -144,13 +144,13 @@
 /*MT6169*/ #define  PDATA_DCS_PT2M1_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PT2M2_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_PCS_PT1          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2          (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2B         (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2B         (0x00000000          |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_PCS_PT3          (0x00000000                             )/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2M1_G8     (0x00000001|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2M2_G8     (0x00000001|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2M1_8G     (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2M2_8G     (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2M1_G8     (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2M2_G8     (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2M1_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2M2_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_INIT             (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_IDLE             (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #else
@@ -262,14 +262,14 @@
 /*MT6169*/
 /*MT6169*/ #if IS_2G_MIPI_ENABLE
 /*MT6169*/ #define GSM850_PATH_SEL IORX_LB2/*MIPI ENABLE*/
-/*MT6169*/ #define GSM_PATH_SEL    IORX_LB1/*MIPI ENABLE*/
-/*MT6169*/ #define DCS_PATH_SEL    IORX_HB3/*MIPI ENABLE*/
-/*MT6169*/ #define PCS_PATH_SEL    IORX_MB1/*MIPI ENABLE*/
+/*MT6169*/ #define GSM_PATH_SEL    IORX_LB3/*MIPI ENABLE*/
+/*MT6169*/ #define DCS_PATH_SEL    IORX_MB1/*MIPI ENABLE*/
+/*MT6169*/ #define PCS_PATH_SEL    IORX_MB2/*MIPI ENABLE*/
 /*MT6169*/ #else
-/*MT6169*/ #define GSM850_PATH_SEL IORX_LB1/*MIPI DISABLE*/
-/*MT6169*/ #define GSM_PATH_SEL    IORX_LB2/*MIPI DISABLE*/
+/*MT6169*/ #define GSM850_PATH_SEL IORX_LB2/*MIPI DISABLE*/
+/*MT6169*/ #define GSM_PATH_SEL    IORX_LB3/*MIPI DISABLE*/
 /*MT6169*/ #define DCS_PATH_SEL    IORX_MB1/*MIPI DISABLE*/
-/*MT6169*/ #define PCS_PATH_SEL    IORX_HB1/*MIPI DISABLE*/
+/*MT6169*/ #define PCS_PATH_SEL    IORX_MB2/*MIPI DISABLE*/
 /*MT6169*/ #endif
 /*MT6169*/
 /*MT6169*/ /**************************************/
@@ -288,8 +288,8 @@
 /*MT6169*/ #if IS_2G_MIPI_ENABLE
 /*MT6169*/ #define GSM850_PORT_SEL IOTX_LB3/*MIPI ENABLE*/
 /*MT6169*/ #define GSM_PORT_SEL    IOTX_LB3/*MIPI ENABLE*/
-/*MT6169*/ #define DCS_PORT_SEL    IOTX_MB1/*MIPI ENABLE*/
-/*MT6169*/ #define PCS_PORT_SEL    IOTX_MB1/*MIPI ENABLE*/
+/*MT6169*/ #define DCS_PORT_SEL    IOTX_MB2/*MIPI ENABLE*/
+/*MT6169*/ #define PCS_PORT_SEL    IOTX_MB2/*MIPI ENABLE*/
 /*MT6169*/ #else
 /*MT6169*/ #define GSM850_PORT_SEL IOTX_LB3/*MIPI DISABLE*/
 /*MT6169*/ #define GSM_PORT_SEL    IOTX_LB3/*MIPI DISABLE*/
diff --git a/lwtg/custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_mipi.h b/lwtg/custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_mipi.h
index f9bb403..c1ebaca 100644
--- a/lwtg/custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_mipi.h
+++ b/lwtg/custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_mipi.h
@@ -38,10 +38,10 @@
 /*   USID Default Value                            */
 /* =============================================== */
 #define MIPI_USID_INIT0                0x0000
-#define MIPI_USID_ASM0                 0x000B
+#define MIPI_USID_ASM0                 0x000F
 #define MIPI_USID_ASM1                 0x000A
 #define MIPI_USID_PA0                  0x000F
-#define MIPI_USID_PA1                  0x000E
+#define MIPI_USID_PA1                  0x000F
 #define MIPI_USID_ANT0                 0x0006
 #define MIPI_USID_ET                   0x000C
 
diff --git a/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.c b/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.c
index ae10d51..a6bf45f 100644
--- a/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.c
+++ b/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.c
@@ -155,7 +155,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand1_set0[UL1_MIPI_RX_EVENT_NUM]
 {
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
-   { /* 0  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
    { /* 1  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -186,7 +186,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand1_set1[UL1_MIPI_RX_EVENT_NUM]
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
    { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
-   { /* 1  */ MIPI_ASM,  { 2    , 3    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
+   { /* 1  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -278,7 +278,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand4[UL1_MIPI_RX_EVENT_NUM] =
 {
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
-   { /* 0  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
    { /* 1  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -339,7 +339,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand5_set0[UL1_MIPI_RX_EVENT_NUM]
 {
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
-   { /* 0  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
    { /* 1  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -370,7 +370,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand5_set1[UL1_MIPI_RX_EVENT_NUM]
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
    { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
-   { /* 1  */ MIPI_ASM,  { 2    , 3    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
+   { /* 1  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -555,7 +555,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand1[UL1_MIPI_RX_DATA_NUM]
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
    { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x1C, 0x38}}, { 21262 ,{0x1C, 0x38}}, { 21400 ,{0x1C, 0x38}}, { 21538  ,{0x1C, 0x38}}, { 21676 ,{0x1C, 0x38}}} },
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x02}}, { 21262 ,{0x00, 0x02}}, { 21400 ,{0x00, 0x02}}, { 21538  ,{0x00, 0x02}}, { 21676 ,{0x00, 0x02}}} },
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x08}}, { 21262 ,{0x00, 0x08}}, { 21400 ,{0x00, 0x08}}, { 21538  ,{0x00, 0x08}}, { 21676 ,{0x00, 0x08}}} },
    { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
@@ -588,8 +588,8 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand1[UL1_MIPI_RX_DATA_NUM]
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand1_set0[UL1_MIPI_RX_DATA_NUM] =
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT0,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x1C, 0x38}}, { 21262 ,{0x1C, 0x38}}, { 21400 ,{0x1C, 0x38}}, { 21538  ,{0x1C, 0x38}}, { 21676 ,{0x1C, 0x38}}} },
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT0,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x05}}, { 21262 ,{0x00, 0x05}}, { 21400 ,{0x00, 0x05}}, { 21538  ,{0x00, 0x05}}, { 21676 ,{0x00, 0x05}}} },
+   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x1C, 0x38}}, { 21262 ,{0x1C, 0x38}}, { 21400 ,{0x1C, 0x38}}, { 21538  ,{0x1C, 0x38}}, { 21676 ,{0x1C, 0x38}}} },
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x04}}, { 21262 ,{0x00, 0x04}}, { 21400 ,{0x00, 0x04}}, { 21538  ,{0x00, 0x04}}, { 21676 ,{0x00, 0x04}}} },
    { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
@@ -623,9 +623,9 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand1_set1[UL1_MIPI_RX_DATA_
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
    { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x1C, 0x38}}, { 21262 ,{0x1C, 0x38}}, { 21400 ,{0x1C, 0x38}}, { 21538  ,{0x1C, 0x38}}, { 21676 ,{0x1C, 0x38}}} },
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x02}}, { 21262 ,{0x00, 0x02}}, { 21400 ,{0x00, 0x02}}, { 21538  ,{0x00, 0x02}}, { 21676 ,{0x00, 0x02}}} },
-   { /* 2  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM1, { { 21124 ,{0x1C, 0x38}}, { 21262 ,{0x1C, 0x38}}, { 21400 ,{0x1C, 0x38}}, { 21538  ,{0x1C, 0x38}}, { 21676 ,{0x1C, 0x38}}} },
-   { /* 3  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM1, { { 21124 ,{0x00, 0x01}}, { 21262 ,{0x00, 0x01}}, { 21400 ,{0x00, 0x01}}, { 21538  ,{0x00, 0x01}}, { 21676 ,{0x00, 0x01}}} },
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x04}}, { 21262 ,{0x00, 0x04}}, { 21400 ,{0x00, 0x04}}, { 21538  ,{0x00, 0x04}}, { 21676 ,{0x00, 0x04}}} },
+   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
+   { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 6  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
@@ -657,7 +657,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand2[UL1_MIPI_RX_DATA_NUM]
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
    { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 19324 ,{0x1C, 0x38}}, { 19462 ,{0x1C, 0x38}}, { 19600 ,{0x1C, 0x38}}, { 19738  ,{0x1C, 0x38}}, { 19876 ,{0x1C, 0x38}}} },
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 19324 ,{0x00, 0x10}}, { 19462 ,{0x00, 0x10}}, { 19600 ,{0x00, 0x10}}, { 19738  ,{0x00, 0x10}}, { 19876 ,{0x00, 0x10}}} },
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 19324 ,{0x00, 0x08}}, { 19462 ,{0x00, 0x08}}, { 19600 ,{0x00, 0x08}}, { 19738  ,{0x00, 0x08}}, { 19876 ,{0x00, 0x08}}} },
    { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 19324 ,{0x0, 0x0}},   { 19462 ,{0x0, 0x0}},   { 19600 ,{0x0, 0x0}},   { 19738  ,{0x0, 0x0}},   { 19876 ,{0x0,  0x0}} } },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 19324 ,{0x0, 0x0}},   { 19462 ,{0x0, 0x0}},   { 19600 ,{0x0, 0x0}},   { 19738  ,{0x0, 0x0}},   { 19876 ,{0x0,  0x0}} } },
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 19324 ,{0x0, 0x0}},   { 19462 ,{0x0, 0x0}},   { 19600 ,{0x0, 0x0}},   { 19738  ,{0x0, 0x0}},   { 19876 ,{0x0,  0x0}} } },
@@ -690,8 +690,8 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand2[UL1_MIPI_RX_DATA_NUM]
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand3[UL1_MIPI_RX_DATA_NUM] = 
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 18074,{0x0, 0x0}},   { 18204 ,{0x0, 0x0}},   { 18424 ,{0x0, 0x0}},   { 18654 ,{0x0, 0x0}},   { 18776 ,{0x0,   0x0}}} },
-   { /* 1  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 18074,{0x0, 0x0}},   { 18204 ,{0x0, 0x0}},   { 18424 ,{0x0, 0x0}},   { 18654 ,{0x0, 0x0}},   { 18776 ,{0x0,   0x0}}} },
+   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 18074,{0x1C, 0x38}},   { 18204 ,{0x1C, 0x38}},   { 18424 ,{0x1C, 0x38}},   { 18654 ,{0x1C, 0x38}},   { 18776 ,{0x1C, 0x38}}} },
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 18074,{0x00, 0x09}},   { 18204 ,{0x00, 0x09}},   { 18424 ,{0x00, 0x09}},   { 18654 ,{0x00, 0x09}},   { 18776 ,{0x00, 0x09}}} },
    { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 18074,{0x0, 0x0}},   { 18204 ,{0x0, 0x0}},   { 18424 ,{0x0, 0x0}},   { 18654 ,{0x0, 0x0}},   { 18776 ,{0x0,   0x0}}} },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 18074,{0x0, 0x0}},   { 18204 ,{0x0, 0x0}},   { 18424 ,{0x0, 0x0}},   { 18654 ,{0x0, 0x0}},   { 18776 ,{0x0,   0x0}}} },
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 18074,{0x0, 0x0}},   { 18204 ,{0x0, 0x0}},   { 18424 ,{0x0, 0x0}},   { 18654 ,{0x0, 0x0}},   { 18776 ,{0x0,   0x0}}} },
@@ -728,8 +728,76 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand3[UL1_MIPI_RX_DATA_NUM]
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand4[UL1_MIPI_RX_DATA_NUM] = 
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
-   { /* 1  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x1C, 0x38}},   { 21227 ,{0x1C, 0x38}},   { 21330 ,{0x1C, 0x38}},   { 21428  ,{0x1C, 0x38}},   { 21526 ,{0x1C, 0x38}}} },
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x0D}},   { 21227 ,{0x00, 0x0D}},   { 21330 ,{0x00, 0x0D}},   { 21428  ,{0x00, 0x0D}},   { 21526 ,{0x00, 0x0D}}} },
+   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 6  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 8  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 9  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 10 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 11 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 12 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 13 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 14 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 15 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 16 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 17 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 18 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 19 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 20 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 21 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 22 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 23 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 24 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 25 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 26 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 27 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+
+};
+
+UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand4_set0[UL1_MIPI_RX_DATA_NUM] = 
+{
+   //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
+   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x1C, 0x38}},   { 21227 ,{0x1C, 0x38}},   { 21330 ,{0x1C, 0x38}},   { 21428  ,{0x1C, 0x38}},   { 21526 ,{0x1C, 0x38}}} },
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x04}},   { 21227 ,{0x00, 0x04}},   { 21330 ,{0x00, 0x04}},   { 21428  ,{0x00, 0x04}},   { 21526 ,{0x00, 0x04}}} },
+   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 6  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 8  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 9  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 10 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 11 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 12 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 13 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 14 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 15 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 16 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 17 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 18 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 19 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 20 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 21 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 22 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 23 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 24 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 25 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 26 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+   { /* 27 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
+
+};
+
+UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand4_set1[UL1_MIPI_RX_DATA_NUM] = 
+{
+   //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
+   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x1C, 0x38}},   { 21227 ,{0x1C, 0x38}},   { 21330 ,{0x1C, 0x38}},   { 21428  ,{0x1C, 0x38}},   { 21526 ,{0x1C, 0x38}}} },
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x04}},   { 21227 ,{0x00, 0x04}},   { 21330 ,{0x00, 0x04}},   { 21428  ,{0x00, 0x04}},   { 21526 ,{0x00, 0x04}}} },
    { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 21124 ,{0x0, 0x0}},   { 21227 ,{0x0, 0x0}},   { 21330 ,{0x0, 0x0}},   { 21428  ,{0x0, 0x0}},   { 21526 ,{0x0,   0x0}}} },
@@ -763,7 +831,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand5[UL1_MIPI_RX_DATA_NUM]
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
    { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x1C, 0x38}}, { 8764 ,{0x1C, 0x38}},   { 8815 ,{0x1C, 0x38}},  { 8865  ,{0x1C, 0x38}},   { 8916 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x00, 0x0E}}, { 8764 ,{0x00, 0x0E}},   { 8815 ,{0x00, 0x0E}},  { 8865  ,{0x00, 0x0E}},   { 8916 ,{0x00, 0x0E}} }},
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x00, 0x05}}, { 8764 ,{0x00, 0x05}},   { 8815 ,{0x00, 0x05}},  { 8865  ,{0x00, 0x05}},   { 8916 ,{0x00, 0x05}} }},
    { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
@@ -795,10 +863,10 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand5[UL1_MIPI_RX_DATA_NUM]
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand5_set0[UL1_MIPI_RX_DATA_NUM] =
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT0,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x1C, 0x38}}, { 8764 ,{0x1C, 0x38}},   { 8815 ,{0x1C, 0x38}},  { 8865  ,{0x1C, 0x38}},   { 8916 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT0,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x00, 0x06}}, { 8764 ,{0x00, 0x06}},   { 8815 ,{0x00, 0x06}},  { 8865  ,{0x00, 0x06}},   { 8916 ,{0x00, 0x06}} }},
-   { /* 2  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM1,  { { 8714 ,{0x1C, 0x38}}, { 8764 ,{0x1C, 0x38}},   { 8815 ,{0x1C, 0x38}},  { 8865  ,{0x1C, 0x38}},   { 8916 ,{0x1C, 0x38}} }},
-   { /* 3  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM1,  { { 8714 ,{0x00, 0x04}}, { 8764 ,{0x00, 0x04}},   { 8815 ,{0x00, 0x04}},  { 8865  ,{0x00, 0x04}},   { 8916 ,{0x00, 0x04}} }},
+   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x1C, 0x38}}, { 8764 ,{0x1C, 0x38}},   { 8815 ,{0x1C, 0x38}},  { 8865  ,{0x1C, 0x38}},   { 8916 ,{0x1C, 0x38}} }},
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x00, 0x02}}, { 8764 ,{0x00, 0x02}},   { 8815 ,{0x00, 0x02}},  { 8865  ,{0x00, 0x02}},   { 8916 ,{0x00, 0x02}} }},
+   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
+   { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 6  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
@@ -829,9 +897,9 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand5_set1[UL1_MIPI_RX_DATA_
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
    { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x1C, 0x38}}, { 8764 ,{0x1C, 0x38}},   { 8815 ,{0x1C, 0x38}},  { 8865  ,{0x1C, 0x38}},   { 8916 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x00, 0x06}}, { 8764 ,{0x00, 0x06}},   { 8815 ,{0x00, 0x06}},  { 8865  ,{0x00, 0x06}},   { 8916 ,{0x00, 0x06}} }},
-   { /* 2  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM1,  { { 8714 ,{0x1C, 0x38}}, { 8764 ,{0x1C, 0x38}},   { 8815 ,{0x1C, 0x38}},  { 8865  ,{0x1C, 0x38}},   { 8916 ,{0x1C, 0x38}} }},
-   { /* 3  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM1,  { { 8714 ,{0x00, 0x0B}}, { 8764 ,{0x00, 0x0B}},   { 8815 ,{0x00, 0x0B}},  { 8865  ,{0x00, 0x0B}},   { 8916 ,{0x00, 0x0B}} }},
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x00, 0x02}}, { 8764 ,{0x00, 0x02}},   { 8815 ,{0x00, 0x02}},  { 8865  ,{0x00, 0x02}},   { 8916 ,{0x00, 0x02}} }},
+   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
+   { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 6  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
@@ -862,7 +930,73 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand8[UL1_MIPI_RX_DATA_NUM]
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
    { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x1C, 0x38}}, { 9349 ,{0x1C, 0x38}},   { 9425 ,{0x1C, 0x38}},  { 9500  ,{0x1C, 0x38}},   { 9576 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x00, 0x0D}}, { 9349 ,{0x00, 0x0D}},   { 9425 ,{0x00, 0x0D}},  { 9500  ,{0x00, 0x0D}},   { 9576 ,{0x00, 0x0D}} }},
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x00, 0x04}}, { 9349 ,{0x00, 0x04}},   { 9425 ,{0x00, 0x04}},  { 9500  ,{0x00, 0x04}},   { 9576 ,{0x00, 0x04}} }},
+   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 6  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 8  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 9  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 10 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 11 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 12 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 13 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 14 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 15 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 16 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 17 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 18 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 19 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 20 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 21 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 22 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 23 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 24 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 25 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 26 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 27 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+};
+
+UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand8_set0[UL1_MIPI_RX_DATA_NUM] = 
+{
+   //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
+   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x1C, 0x38}}, { 9349 ,{0x1C, 0x38}},   { 9425 ,{0x1C, 0x38}},  { 9500  ,{0x1C, 0x38}},   { 9576 ,{0x1C, 0x38}} }},
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x00, 0x09}}, { 9349 ,{0x00, 0x09}},   { 9425 ,{0x00, 0x09}},  { 9500  ,{0x00, 0x09}},   { 9576 ,{0x00, 0x09}} }},
+   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 6  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 8  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 9  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 10 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 11 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 12 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 13 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 14 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 15 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 16 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 17 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 18 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 19 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 20 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 21 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 22 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 23 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 24 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 25 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 26 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 27 */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+};
+
+UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand8_set1[UL1_MIPI_RX_DATA_NUM] = 
+{
+   //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
+   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x1C, 0x38}}, { 9349 ,{0x1C, 0x38}},   { 9425 ,{0x1C, 0x38}},  { 9500  ,{0x1C, 0x38}},   { 9576 ,{0x1C, 0x38}} }},
+   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x00, 0x09}}, { 9349 ,{0x00, 0x09}},   { 9425 ,{0x00, 0x09}},  { 9500  ,{0x00, 0x09}},   { 9576 ,{0x00, 0x09}} }},
    { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
@@ -1145,6 +1279,50 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand4[UL1_MIPI_TX_EVENT_NUM] =
    { /* 15 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
 };
 
+UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand4_set0[UL1_MIPI_TX_EVENT_NUM] =
+{
+	 /* No.     elm type , data idx       , evt_type       , evt_offset     */
+   /*                     { start, stop },                  ( us )         */
+   { /* 0  */ MIPI_PA,   { 0    , 0   }, MIPI_TRX_ON,     US2CHIPCNT(200)  },
+   { /* 1  */ MIPI_PA,   { 1    , 4   }, MIPI_TRX_OFF,    US2CHIPCNT(10)  },
+   { /* 2  */ MIPI_ASM,  { 5    , 6   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
+   { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 5  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 6  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 7  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 8  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 9  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 10 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 11 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 12 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 13 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 14 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 15 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+};
+
+UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand4_set1[UL1_MIPI_TX_EVENT_NUM] =
+{
+	 /* No.     elm type , data idx       , evt_type       , evt_offset     */
+   /*                     { start, stop },                  ( us )         */
+   { /* 0  */ MIPI_PA,   { 0    , 0   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
+   { /* 1  */ MIPI_PA,   { 1    , 4   }, MIPI_TRX_OFF,    US2CHIPCNT(10)  },
+   { /* 2  */ MIPI_ASM,  { 5    , 6   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
+   { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 5  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 6  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 7  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 8  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 9  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 10 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 11 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 12 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 13 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 14 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 15 */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+};
+
 UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand5[UL1_MIPI_TX_EVENT_NUM] = 
 {
 	 /* No.     elm type , data idx       , evt_type       , evt_offset     */
@@ -1342,7 +1520,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand1[UL1_MIPI_TX_DATA_NUM]
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x02, 0x00}}, { 19362 ,{0x02, 0x00}}, { 19500 ,{0x02, 0x00}}, { 19638 ,{0x02, 0x00}}, { 19776 ,{0x02, 0x00}}}},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x03, 0x00}}, { 19362 ,{0x03, 0x00}}, { 19500 ,{0x03, 0x00}}, { 19638 ,{0x03, 0x00}}, { 19776 ,{0x03, 0x00}}}},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x1C, 0x38}}, { 19362 ,{0x1C, 0x38}}, { 19500 ,{0x1C, 0x38}}, { 19638 ,{0x1C, 0x38}}, { 19776 ,{0x1C, 0x38}}}},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x00, 0x02}}, { 19362 ,{0x00, 0x02}}, { 19500 ,{0x00, 0x02}}, { 19638 ,{0x00, 0x02}}, { 19776 ,{0x00, 0x02}}}},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x00, 0x08}}, { 19362 ,{0x00, 0x08}}, { 19500 ,{0x00, 0x08}}, { 19638 ,{0x00, 0x08}}, { 19776 ,{0x00, 0x08}}}},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
@@ -1364,8 +1542,8 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand1_set0[UL1_MIPI_TX_DATA_
    { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x01, 0x00}}, { 19362 ,{0x01, 0x00}}, { 19500 ,{0x01, 0x00}}, { 19638 ,{0x01, 0x00}}, { 19776 ,{0x01, 0x00}}}},
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x02, 0x00}}, { 19362 ,{0x02, 0x00}}, { 19500 ,{0x02, 0x00}}, { 19638 ,{0x02, 0x00}}, { 19776 ,{0x02, 0x00}}}},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x03, 0x00}}, { 19362 ,{0x03, 0x00}}, { 19500 ,{0x03, 0x00}}, { 19638 ,{0x03, 0x00}}, { 19776 ,{0x03, 0x00}}}},
-   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x1C, 0x38}}, { 19362 ,{0x1C, 0x38}}, { 19500 ,{0x1C, 0x38}}, { 19638 ,{0x1C, 0x38}}, { 19776 ,{0x1C, 0x38}}}},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x00, 0x05}}, { 19362 ,{0x00, 0x05}}, { 19500 ,{0x00, 0x05}}, { 19638 ,{0x00, 0x05}}, { 19776 ,{0x00, 0x05}}}},
+   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x1C, 0x38}}, { 19362 ,{0x1C, 0x38}}, { 19500 ,{0x1C, 0x38}}, { 19638 ,{0x1C, 0x38}}, { 19776 ,{0x1C, 0x38}}}},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x00, 0x04}}, { 19362 ,{0x00, 0x04}}, { 19500 ,{0x00, 0x04}}, { 19638 ,{0x00, 0x04}}, { 19776 ,{0x00, 0x04}}}},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
@@ -1388,7 +1566,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand1_set1[UL1_MIPI_TX_DATA_
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x02, 0x00}}, { 19362 ,{0x02, 0x00}}, { 19500 ,{0x02, 0x00}}, { 19638 ,{0x02, 0x00}}, { 19776 ,{0x02, 0x00}}}},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x03, 0x00}}, { 19362 ,{0x03, 0x00}}, { 19500 ,{0x03, 0x00}}, { 19638 ,{0x03, 0x00}}, { 19776 ,{0x03, 0x00}}}},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x1C, 0x38}}, { 19362 ,{0x1C, 0x38}}, { 19500 ,{0x1C, 0x38}}, { 19638 ,{0x1C, 0x38}}, { 19776 ,{0x1C, 0x38}}}},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x00, 0x02}}, { 19362 ,{0x00, 0x02}}, { 19500 ,{0x00, 0x02}}, { 19638 ,{0x00, 0x02}}, { 19776 ,{0x00, 0x02}}}},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x00, 0x04}}, { 19362 ,{0x00, 0x04}}, { 19500 ,{0x00, 0x04}}, { 19638 ,{0x00, 0x04}}, { 19776 ,{0x00, 0x04}}}},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
@@ -1411,7 +1589,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand2[UL1_MIPI_TX_DATA_NUM]
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x02, 0x00}}, { 18662 ,{0x02, 0x00}}, { 18800 ,{0x02, 0x00}}, { 18938 ,{0x02, 0x00}}, { 19076 ,{0x02, 0x00}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x03, 0x00}}, { 18662 ,{0x03, 0x00}}, { 18800 ,{0x03, 0x00}}, { 18938 ,{0x03, 0x00}}, { 19076 ,{0x03, 0x00}} }},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 18524 ,{0x1C, 0x38}}, { 18662 ,{0x1C, 0x38}}, { 18800 ,{0x1C, 0x38}}, { 18938 ,{0x1C, 0x38}}, { 19076 ,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 18524 ,{0x00, 0x10}}, { 18662 ,{0x00, 0x10}}, { 18800 ,{0x00, 0x10}}, { 18938 ,{0x00, 0x10}}, { 19076 ,{0x00, 0x10}} }},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 18524 ,{0x00, 0x08}}, { 18662 ,{0x00, 0x08}}, { 18800 ,{0x00, 0x08}}, { 18938 ,{0x00, 0x08}}, { 19076 ,{0x00, 0x08}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18524 ,{0x00, 0x00}}, { 18662 ,{0x00, 0x00}}, { 18800 ,{0x00, 0x00}}, { 18938 ,{0x00, 0x00}}, { 19076 ,{0x00, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18524 ,{0x00, 0x00}}, { 18662 ,{0x00, 0x00}}, { 18800 ,{0x00, 0x00}}, { 18938 ,{0x00, 0x00}}, { 19076 ,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18524 ,{0x00, 0x00}}, { 18662 ,{0x00, 0x00}}, { 18800 ,{0x00, 0x00}}, { 18938 ,{0x00, 0x00}}, { 19076 ,{0x00, 0x00}} }},
@@ -1432,12 +1610,12 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand3[UL1_MIPI_TX_DATA_NUM]
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data}}, { sub 4, addr data  } }},   
    { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18074 ,{0x1C, 0x38}}, { 18204 ,{0x1C, 0x38}}, { 18424  ,{0x1C, 0x38}}, { 18654  ,{0x1C, 0x38}}, { 18776 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18074,{0x00, 0x00}}, { 18204 ,{0x00, 0x00}}, { 18424  ,{0x00, 0x00}}, { 18654  ,{0x00, 0x00}}, { 18776 ,{0x00, 0x00}} }},
+   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18074, {0x00, 0x00}}, { 18204 ,{0x00, 0x00}}, { 18424  ,{0x00, 0x00}}, { 18654  ,{0x00, 0x00}}, { 18776 ,{0x00, 0x00}} }},
    { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18074 ,{0x01, 0x00}}, { 18204 ,{0x01, 0x00}}, { 18424  ,{0x01, 0x00}}, { 18654 ,{0x01, 0x00}}, { 18776 ,{0x01, 0x00}} }},
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18074 ,{0x02, 0x00}}, { 18204,{0x02, 0x00}}, { 18424 ,{0x02, 0x00}}, { 18654 ,{0x02, 0x00}}, { 18776 ,{0x02, 0x00}} }},  
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18074 ,{0x03, 0x00}}, { 18204 ,{0x03, 0x00}}, { 18424  ,{0x03, 0x00}}, { 18654 ,{0x03, 0x00}}, { 18776,{0x03, 0x00}} }}, 
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 18074 ,{0x1C, 0x38}}, { 18204 ,{0x1C, 0x38}}, { 18424  ,{0x1C, 0x38}}, { 18654  ,{0x1C, 0x38}}, { 18776,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 18074 ,{0x00, 0x02}}, { 18204,{0x00, 0x02}}, { 18424  ,{0x00, 0x02}}, { 18654  ,{0x00, 0x02}}, { 18776,{0x00, 0x02}} }}, 
+   { /* 6 */  MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 18074 ,{0x00, 0x09}}, { 18204 ,{0x00, 0x09}}, { 18424  ,{0x00, 0x09}}, { 18654  ,{0x00, 0x09}}, { 18776,{0x00, 0x09}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18074 ,{0x00, 0x00}}, { 18204 ,{0x00, 0x00}}, { 18424  ,{0x00, 0x00}}, { 18654  ,{0x00, 0x00}}, { 18776,{0x00, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18074 ,{0x00, 0x00}}, { 18204 ,{0x00, 0x00}}, { 18424  ,{0x00, 0x00}}, { 18654  ,{0x00, 0x00}}, { 18776,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18074 ,{0x00, 0x00}}, { 18204,{0x00, 0x00}}, { 18424  ,{0x00, 0x00}}, { 18654  ,{0x00, 0x00}}, { 18776,{0x00, 0x00}} }}, 
@@ -1462,6 +1640,55 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand4[UL1_MIPI_TX_DATA_NUM]
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x02, 0x00}}, { 17224 ,{0x02, 0x00}}, { 17324 ,{0x02, 0x00}}, { 17425 ,{0x02, 0x00}}, { 17526 ,{0x02, 0x00}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x03, 0x00}}, { 17224 ,{0x03, 0x00}}, { 17324 ,{0x03, 0x00}}, { 17425 ,{0x03, 0x00}}, { 17526 ,{0x03, 0x00}} }},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 17124 ,{0x1C, 0x38}}, { 17224 ,{0x1C, 0x38}}, { 17324 ,{0x1C, 0x38}}, { 17425 ,{0x1C, 0x38}}, { 17526 ,{0x1C, 0x38}} }},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 17124 ,{0x00, 0x0D}}, { 17224 ,{0x00, 0x0D}}, { 17324 ,{0x00, 0x0D}}, { 17425 ,{0x00, 0x0D}}, { 17526 ,{0x00, 0x0D}} }},
+   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 10 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 11 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 12 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 13 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 14 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 15 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 16 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 17 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+};
+
+
+UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand4_set0[UL1_MIPI_TX_DATA_NUM] = 
+{
+   //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data}}, { sub 4, addr data  } }},
+   { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x1C, 0x38}}, { 17224 ,{0x1C, 0x38}}, { 17324 ,{0x1C, 0x38}}, { 17425 ,{0x1C, 0x38}}, { 17526 ,{0x1C, 0x38}} }},
+   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x01, 0x00}}, { 17224 ,{0x01, 0x00}}, { 17324 ,{0x01, 0x00}}, { 17425 ,{0x01, 0x00}}, { 17526 ,{0x01, 0x00}} }},
+   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x02, 0x00}}, { 17224 ,{0x02, 0x00}}, { 17324 ,{0x02, 0x00}}, { 17425 ,{0x02, 0x00}}, { 17526 ,{0x02, 0x00}} }},
+   { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x03, 0x00}}, { 17224 ,{0x03, 0x00}}, { 17324 ,{0x03, 0x00}}, { 17425 ,{0x03, 0x00}}, { 17526 ,{0x03, 0x00}} }},
+   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 17124 ,{0x1C, 0x38}}, { 17224 ,{0x1C, 0x38}}, { 17324 ,{0x1C, 0x38}}, { 17425 ,{0x1C, 0x38}}, { 17526 ,{0x1C, 0x38}} }},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 17124 ,{0x00, 0x04}}, { 17224 ,{0x00, 0x04}}, { 17324 ,{0x00, 0x04}}, { 17425 ,{0x00, 0x04}}, { 17526 ,{0x00, 0x04}} }},
+   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 10 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 11 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 12 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 13 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 14 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 15 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 16 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 17 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+};
+
+
+
+UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand4_set1[UL1_MIPI_TX_DATA_NUM] = 
+{
+   //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data}}, { sub 4, addr data  } }},   
+   { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x1C, 0x38}}, { 17224 ,{0x1C, 0x38}}, { 17324 ,{0x1C, 0x38}}, { 17425 ,{0x1C, 0x38}}, { 17526 ,{0x1C, 0x38}} }},
+   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
+   { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x01, 0x00}}, { 17224 ,{0x01, 0x00}}, { 17324 ,{0x01, 0x00}}, { 17425 ,{0x01, 0x00}}, { 17526 ,{0x01, 0x00}} }},
+   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x02, 0x00}}, { 17224 ,{0x02, 0x00}}, { 17324 ,{0x02, 0x00}}, { 17425 ,{0x02, 0x00}}, { 17526 ,{0x02, 0x00}} }},
+   { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 17124 ,{0x03, 0x00}}, { 17224 ,{0x03, 0x00}}, { 17324 ,{0x03, 0x00}}, { 17425 ,{0x03, 0x00}}, { 17526 ,{0x03, 0x00}} }},
+   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 17124 ,{0x1C, 0x38}}, { 17224 ,{0x1C, 0x38}}, { 17324 ,{0x1C, 0x38}}, { 17425 ,{0x1C, 0x38}}, { 17526 ,{0x1C, 0x38}} }},
    { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 17124 ,{0x00, 0x04}}, { 17224 ,{0x00, 0x04}}, { 17324 ,{0x00, 0x04}}, { 17425 ,{0x00, 0x04}}, { 17526 ,{0x00, 0x04}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 17124 ,{0x00, 0x00}}, { 17224 ,{0x00, 0x00}}, { 17324 ,{0x00, 0x00}}, { 17425 ,{0x00, 0x00}}, { 17526 ,{0x00, 0x00}} }},
@@ -1487,7 +1714,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand5[UL1_MIPI_TX_DATA_NUM]
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x02, 0x00}}, { 8314 ,{0x02, 0x00}}, { 8365 ,{0x02, 0x00}}, { 8415 ,{0x02, 0x00}}, { 8466 ,{0x02, 0x00}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x03, 0x00}}, { 8314 ,{0x03, 0x00}}, { 8365 ,{0x03, 0x00}}, { 8415 ,{0x03, 0x00}}, { 8466 ,{0x03, 0x00}} }},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x00, 0x0E}}, { 8314 ,{0x00, 0x0E}}, { 8365 ,{0x00, 0x0E}}, { 8415 ,{0x00, 0x0E}}, { 8466 ,{0x00, 0x0E}} }},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x00, 0x05}}, { 8314 ,{0x00, 0x05}}, { 8365 ,{0x00, 0x05}}, { 8415 ,{0x00, 0x05}}, { 8466 ,{0x00, 0x05}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
@@ -1509,8 +1736,8 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand5_set0[UL1_MIPI_TX_DATA_
    { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x01, 0x00}}, { 8314 ,{0x01, 0x00}}, { 8365 ,{0x01, 0x00}}, { 8415 ,{0x01, 0x00}}, { 8466 ,{0x01, 0x00}} }},
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x02, 0x00}}, { 8314 ,{0x02, 0x00}}, { 8365 ,{0x02, 0x00}}, { 8415 ,{0x02, 0x00}}, { 8466 ,{0x02, 0x00}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x03, 0x00}}, { 8314 ,{0x03, 0x00}}, { 8365 ,{0x03, 0x00}}, { 8415 ,{0x03, 0x00}}, { 8466 ,{0x03, 0x00}} }},
-   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x00, 0x06}}, { 8314 ,{0x00, 0x06}}, { 8365 ,{0x00, 0x06}}, { 8415 ,{0x00, 0x06}}, { 8466 ,{0x00, 0x06}} }},
+   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0   , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0   , { { 8264 ,{0x00, 0x02}}, { 8314 ,{0x00, 0x02}}, { 8365 ,{0x00, 0x02}}, { 8415 ,{0x00, 0x02}}, { 8466 ,{0x00, 0x02}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
@@ -1533,7 +1760,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand5_set1[UL1_MIPI_TX_DATA_
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x02, 0x00}}, { 8314 ,{0x02, 0x00}}, { 8365 ,{0x02, 0x00}}, { 8415 ,{0x02, 0x00}}, { 8466 ,{0x02, 0x00}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x03, 0x00}}, { 8314 ,{0x03, 0x00}}, { 8365 ,{0x03, 0x00}}, { 8415 ,{0x03, 0x00}}, { 8466 ,{0x03, 0x00}} }},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x00, 0x06}}, { 8314 ,{0x00, 0x06}}, { 8365 ,{0x00, 0x06}}, { 8415 ,{0x00, 0x06}}, { 8466 ,{0x00, 0x06}} }},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0   , { { 8264 ,{0x00, 0x02}}, { 8314 ,{0x00, 0x02}}, { 8365 ,{0x00, 0x02}}, { 8415 ,{0x00, 0x02}}, { 8466 ,{0x00, 0x02}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
@@ -1556,7 +1783,7 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand8[UL1_MIPI_TX_DATA_NUM]
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8824 ,{0x02, 0x00}}, { 8899 ,{0x02, 0x00}}, { 8975 ,{0x02, 0x00}}, { 9050 ,{0x02, 0x00}}, { 9126 ,{0x02, 0x00}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8824 ,{0x03, 0x00}}, { 8899 ,{0x03, 0x00}}, { 8975 ,{0x03, 0x00}}, { 9050 ,{0x03, 0x00}}, { 9126 ,{0x03, 0x00}} }},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8824 ,{0x1C, 0x38}}, { 8899 ,{0x1C, 0x38}}, { 8975 ,{0x1C, 0x38}}, { 9050 ,{0x1C, 0x38}}, { 9126 ,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8824 ,{0x00, 0x0D}}, { 8899 ,{0x00, 0x0D}}, { 8975 ,{0x00, 0x0D}}, { 9050 ,{0x00, 0x0D}}, { 9126 ,{0x00, 0x0D}} }},
+   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8824 ,{0x00, 0x04}}, { 8899 ,{0x00, 0x04}}, { 8975 ,{0x00, 0x04}}, { 9050 ,{0x00, 0x04}}, { 9126 ,{0x00, 0x04}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8824 ,{0x00, 0x00}}, { 8899 ,{0x00, 0x00}}, { 8975 ,{0x00, 0x00}}, { 9050 ,{0x00, 0x00}}, { 9126 ,{0x00, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8824 ,{0x00, 0x00}}, { 8899 ,{0x00, 0x00}}, { 8975 ,{0x00, 0x00}}, { 9050 ,{0x00, 0x00}}, { 9126 ,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8824 ,{0x00, 0x00}}, { 8899 ,{0x00, 0x00}}, { 8975 ,{0x00, 0x00}}, { 9050 ,{0x00, 0x00}}, { 9126 ,{0x00, 0x00}} }},
@@ -1669,38 +1896,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand1 =
   /* Data */
   {
    //elm type  , port_sel       , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L7, TPC IDX 0*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L6, TPC IDX 2*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L5, TPC IDX 4*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L4, TPC IDX 6*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xDB}}, {19362, {0x02, 0xDB}}, {19500, {0x02, 0xDB}}, {19638, {0x02, 0xDB}}, {19776, {0x02, 0xDB}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L3, TPC IDX 9*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xCE}}, {19362, {0x02, 0xCE}}, {19500, {0x02, 0xCE}}, {19638, {0x02, 0xCE}}, {19776, {0x02, 0xCE}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L2, TPC IDX 15, Hyst1*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xBB}}, {19362, {0x02, 0xBB}}, {19500, {0x02, 0xBB}}, {19638, {0x02, 0xBB}}, {19776, {0x02, 0xBB}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L1, TPC IDX 18*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x7A}}, {19362, {0x02, 0x7A}}, {19500, {0x02, 0x7A}}, {19638, {0x02, 0x7A}}, {19776, {0x02, 0x7A}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x24}}, {19362, {0x03, 0x24}}, {19500, {0x03, 0x24}}, {19638, {0x03, 0x24}}, {19776, {0x03, 0x24}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L0, TPC IDX 25, Hyst2*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x89}}, {19362, {0x02, 0x89}}, {19500, {0x02, 0x89}}, {19638, {0x02, 0x89}}, {19776, {0x02, 0x89}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}}, /*L7, TPC IDX 0*/ 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}}, /*L6, TPC IDX 2*/ 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x01, 0x65}}, {19362, {0x01, 0x65}}, {19500, {0x01, 0x65}}, {19638, {0x01, 0x65}}, {19776, {0x01, 0x65}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}}, /*L5, TPC IDX 4*/ 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x01, 0x35}}, {19362, {0x01, 0x35}}, {19500, {0x01, 0x35}}, {19638, {0x01, 0x35}}, {19776, {0x01, 0x35}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}}, /*L4, TPC IDX 6*/ 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x01, 0x34}}, {19362, {0x01, 0x34}}, {19500, {0x01, 0x34}}, {19638, {0x01, 0x34}}, {19776, {0x01, 0x34}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}}, /*L3, TPC IDX 9*/ 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x01, 0x24}}, {19362, {0x01, 0x24}}, {19500, {0x01, 0x24}}, {19638, {0x01, 0x24}}, {19776, {0x01, 0x24}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}}, /*L2, TPC IDX 15, Hyst1*/ 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x01, 0x24}}, {19362, {0x01, 0x24}}, {19500, {0x01, 0x24}}, {19638, {0x01, 0x24}}, {19776, {0x01, 0x24}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}}, /*L1, TPC IDX 18*/ 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x01, 0x14}}, {19362, {0x01, 0x14}}, {19500, {0x01, 0x14}}, {19638, {0x01, 0x14}}, {19776, {0x01, 0x14}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}}, /*L0, TPC IDX 25, Hyst2*/ 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x01, 0x13}}, {19362, {0x01, 0x13}}, {19500, {0x01, 0x13}}, {19638, {0x01, 0x13}}, {19776, {0x01, 0x13}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}}, 
+{MIPI_PA , UL1_MIPI_PORT0 , REG_W , MIPI_USID_PA0, {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}}, 
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
@@ -1731,38 +1958,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand1_set0 =
    /* Data */
    {
     //elm type  , port_sel       , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L7, TPC IDX 0*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L6, TPC IDX 2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L5, TPC IDX 4*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L4, TPC IDX 6*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xDB}}, {19362, {0x02, 0xDB}}, {19500, {0x02, 0xDB}}, {19638, {0x02, 0xDB}}, {19776, {0x02, 0xDB}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L3, TPC IDX 9*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xCE}}, {19362, {0x02, 0xCE}}, {19500, {0x02, 0xCE}}, {19638, {0x02, 0xCE}}, {19776, {0x02, 0xCE}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xBB}}, {19362, {0x02, 0xBB}}, {19500, {0x02, 0xBB}}, {19638, {0x02, 0xBB}}, {19776, {0x02, 0xBB}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L1, TPC IDX 18*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x7A}}, {19362, {0x02, 0x7A}}, {19500, {0x02, 0x7A}}, {19638, {0x02, 0x7A}}, {19776, {0x02, 0x7A}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x24}}, {19362, {0x03, 0x24}}, {19500, {0x03, 0x24}}, {19638, {0x03, 0x24}}, {19776, {0x03, 0x24}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x89}}, {19362, {0x02, 0x89}}, {19500, {0x02, 0x89}}, {19638, {0x02, 0x89}}, {19776, {0x02, 0x89}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L7, TPC IDX 0*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L6, TPC IDX 2*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L5, TPC IDX 4*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L4, TPC IDX 6*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L3, TPC IDX 9*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L2, TPC IDX 15, Hyst1*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x24}}, {19362, {0x01, 0x24}}, {19500, {0x01, 0x24}}, {19638, {0x01, 0x24}}, {19776, {0x01, 0x24}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L1, TPC IDX 18*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x24}}, {19362, {0x01, 0x24}}, {19500, {0x01, 0x24}}, {19638, {0x01, 0x24}}, {19776, {0x01, 0x24}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L0, TPC IDX 25, Hyst2*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x14}}, {19362, {0x01, 0x14}}, {19500, {0x01, 0x14}}, {19638, {0x01, 0x14}}, {19776, {0x01, 0x14}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
@@ -1793,38 +2020,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand1_set1 =
   /* Data */
   {
    //elm type  , port_sel       , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L7, TPC IDX 0*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L6, TPC IDX 2*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L5, TPC IDX 4*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L4, TPC IDX 6*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xDB}}, {19362, {0x02, 0xDB}}, {19500, {0x02, 0xDB}}, {19638, {0x02, 0xDB}}, {19776, {0x02, 0xDB}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L3, TPC IDX 9*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xCE}}, {19362, {0x02, 0xCE}}, {19500, {0x02, 0xCE}}, {19638, {0x02, 0xCE}}, {19776, {0x02, 0xCE}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L2, TPC IDX 15, Hyst1*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xBB}}, {19362, {0x02, 0xBB}}, {19500, {0x02, 0xBB}}, {19638, {0x02, 0xBB}}, {19776, {0x02, 0xBB}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L1, TPC IDX 18*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x7A}}, {19362, {0x02, 0x7A}}, {19500, {0x02, 0x7A}}, {19638, {0x02, 0x7A}}, {19776, {0x02, 0x7A}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x24}}, {19362, {0x03, 0x24}}, {19500, {0x03, 0x24}}, {19638, {0x03, 0x24}}, {19776, {0x03, 0x24}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L0, TPC IDX 25, Hyst2*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x89}}, {19362, {0x02, 0x89}}, {19500, {0x02, 0x89}}, {19638, {0x02, 0x89}}, {19776, {0x02, 0x89}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L7, TPC IDX 0*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L6, TPC IDX 2*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L5, TPC IDX 4*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L4, TPC IDX 6*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L3, TPC IDX 9*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x76}}, {19362, {0x01, 0x76}}, {19500, {0x01, 0x76}}, {19638, {0x01, 0x76}}, {19776, {0x01, 0x76}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x85}}, {19362, {0x03, 0x85}}, {19500, {0x03, 0x85}}, {19638, {0x03, 0x85}}, {19776, {0x03, 0x85}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L2, TPC IDX 15, Hyst1*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x24}}, {19362, {0x01, 0x24}}, {19500, {0x01, 0x24}}, {19638, {0x01, 0x24}}, {19776, {0x01, 0x24}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L1, TPC IDX 18*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x24}}, {19362, {0x01, 0x24}}, {19500, {0x01, 0x24}}, {19638, {0x01, 0x24}}, {19776, {0x01, 0x24}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x5C}}, {19362, {0x00, 0x5C}}, {19500, {0x00, 0x5C}}, {19638, {0x00, 0x5C}}, {19776, {0x00, 0x5C}}}},  /*L0, TPC IDX 25, Hyst2*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x14}}, {19362, {0x01, 0x14}}, {19500, {0x01, 0x14}}, {19638, {0x01, 0x14}}, {19776, {0x01, 0x14}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xC0}}, {19362, {0x02, 0xC0}}, {19500, {0x02, 0xC0}}, {19638, {0x02, 0xC0}}, {19776, {0x02, 0xC0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
@@ -1855,38 +2082,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand2 =
    /* Data */
    {
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L7, TPC IDX 0*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0x8B}}, {18662, {0x02, 0x8B}}, {18800, {0x02, 0x8B}}, {18938, {0x02, 0x8B}}, {19076, {0x02, 0x8B}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x29}}, {18662, {0x03, 0x29}}, {18800, {0x03, 0x29}}, {18938, {0x03, 0x29}}, {19076, {0x03, 0x29}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L6, TPC IDX 2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0x8B}}, {18662, {0x02, 0x8B}}, {18800, {0x02, 0x8B}}, {18938, {0x02, 0x8B}}, {19076, {0x02, 0x8B}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x29}}, {18662, {0x03, 0x29}}, {18800, {0x03, 0x29}}, {18938, {0x03, 0x29}}, {19076, {0x03, 0x29}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L5, TPC IDX 4*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xBB}}, {18662, {0x02, 0xBB}}, {18800, {0x02, 0xBB}}, {18938, {0x02, 0xBB}}, {19076, {0x02, 0xBB}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x25}}, {18662, {0x03, 0x25}}, {18800, {0x03, 0x25}}, {18938, {0x03, 0x25}}, {19076, {0x03, 0x25}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L4, TPC IDX 6*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xBF}}, {18662, {0x02, 0xBF}}, {18800, {0x02, 0xBF}}, {18938, {0x02, 0xBF}}, {19076, {0x02, 0xBF}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x24}}, {18662, {0x03, 0x24}}, {18800, {0x03, 0x24}}, {18938, {0x03, 0x24}}, {19076, {0x03, 0x24}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L3, TPC IDX 9*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0x9C}}, {18662, {0x02, 0x9C}}, {18800, {0x02, 0x9C}}, {18938, {0x02, 0x9C}}, {19076, {0x02, 0x9C}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x24}}, {18662, {0x03, 0x24}}, {18800, {0x03, 0x24}}, {18938, {0x03, 0x24}}, {19076, {0x03, 0x24}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xDC}}, {18662, {0x02, 0xDC}}, {18800, {0x02, 0xDC}}, {18938, {0x02, 0xDC}}, {19076, {0x02, 0xDC}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x20}}, {18662, {0x03, 0x20}}, {18800, {0x03, 0x20}}, {18938, {0x03, 0x20}}, {19076, {0x03, 0x20}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L1, TPC IDX 18*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xDC}}, {18662, {0x02, 0xDC}}, {18800, {0x02, 0xDC}}, {18938, {0x02, 0xDC}}, {19076, {0x02, 0xDC}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x20}}, {18662, {0x03, 0x20}}, {18800, {0x03, 0x20}}, {18938, {0x03, 0x20}}, {19076, {0x03, 0x20}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0x89}}, {18662, {0x02, 0x89}}, {18800, {0x02, 0x89}}, {18938, {0x02, 0x89}}, {19076, {0x02, 0x89}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x20}}, {18662, {0x03, 0x20}}, {18800, {0x03, 0x20}}, {18938, {0x03, 0x20}}, {19076, {0x03, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x54}}, {18662, {0x00, 0x54}}, {18800, {0x00, 0x54}}, {18938, {0x00, 0x54}}, {19076, {0x00, 0x54}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x76}}, {18662, {0x01, 0x76}}, {18800, {0x01, 0x76}}, {18938, {0x01, 0x76}}, {19076, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xB0}}, {18662, {0x02, 0xB0}}, {18800, {0x02, 0xB0}}, {18938, {0x02, 0xB0}}, {19076, {0x02, 0xB0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x86}}, {18662, {0x03, 0x86}}, {18800, {0x03, 0x86}}, {18938, {0x03, 0x86}}, {19076, {0x03, 0x86}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x54}}, {18662, {0x00, 0x54}}, {18800, {0x00, 0x54}}, {18938, {0x00, 0x54}}, {19076, {0x00, 0x54}} }},  /*L6, TPC IDX 2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x65}}, {18662, {0x01, 0x65}}, {18800, {0x01, 0x65}}, {18938, {0x01, 0x65}}, {19076, {0x01, 0x65}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xB0}}, {18662, {0x02, 0xB0}}, {18800, {0x02, 0xB0}}, {18938, {0x02, 0xB0}}, {19076, {0x02, 0xB0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x86}}, {18662, {0x03, 0x86}}, {18800, {0x03, 0x86}}, {18938, {0x03, 0x86}}, {19076, {0x03, 0x86}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x54}}, {18662, {0x00, 0x54}}, {18800, {0x00, 0x54}}, {18938, {0x00, 0x54}}, {19076, {0x00, 0x54}} }},  /*L5, TPC IDX 4*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x44}}, {18662, {0x01, 0x44}}, {18800, {0x01, 0x44}}, {18938, {0x01, 0x44}}, {19076, {0x01, 0x44}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xB0}}, {18662, {0x02, 0xB0}}, {18800, {0x02, 0xB0}}, {18938, {0x02, 0xB0}}, {19076, {0x02, 0xB0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x86}}, {18662, {0x03, 0x86}}, {18800, {0x03, 0x86}}, {18938, {0x03, 0x86}}, {19076, {0x03, 0x86}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x54}}, {18662, {0x00, 0x54}}, {18800, {0x00, 0x54}}, {18938, {0x00, 0x54}}, {19076, {0x00, 0x54}} }},  /*L4, TPC IDX 6*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x34}}, {18662, {0x01, 0x34}}, {18800, {0x01, 0x34}}, {18938, {0x01, 0x34}}, {19076, {0x01, 0x34}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xB0}}, {18662, {0x02, 0xB0}}, {18800, {0x02, 0xB0}}, {18938, {0x02, 0xB0}}, {19076, {0x02, 0xB0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x86}}, {18662, {0x03, 0x86}}, {18800, {0x03, 0x86}}, {18938, {0x03, 0x86}}, {19076, {0x03, 0x86}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x54}}, {18662, {0x00, 0x54}}, {18800, {0x00, 0x54}}, {18938, {0x00, 0x54}}, {19076, {0x00, 0x54}} }},  /*L3, TPC IDX 9*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x24}}, {18662, {0x01, 0x24}}, {18800, {0x01, 0x24}}, {18938, {0x01, 0x24}}, {19076, {0x01, 0x24}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xB0}}, {18662, {0x02, 0xB0}}, {18800, {0x02, 0xB0}}, {18938, {0x02, 0xB0}}, {19076, {0x02, 0xB0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x86}}, {18662, {0x03, 0x86}}, {18800, {0x03, 0x86}}, {18938, {0x03, 0x86}}, {19076, {0x03, 0x86}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x54}}, {18662, {0x00, 0x54}}, {18800, {0x00, 0x54}}, {18938, {0x00, 0x54}}, {19076, {0x00, 0x54}} }},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x14}}, {18662, {0x01, 0x14}}, {18800, {0x01, 0x14}}, {18938, {0x01, 0x14}}, {19076, {0x01, 0x14}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xB0}}, {18662, {0x02, 0xB0}}, {18800, {0x02, 0xB0}}, {18938, {0x02, 0xB0}}, {19076, {0x02, 0xB0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x80}}, {18662, {0x03, 0x80}}, {18800, {0x03, 0x80}}, {18938, {0x03, 0x80}}, {19076, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x54}}, {18662, {0x00, 0x54}}, {18800, {0x00, 0x54}}, {18938, {0x00, 0x54}}, {19076, {0x00, 0x54}} }},  /*L1, TPC IDX 18*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x13}}, {18662, {0x01, 0x13}}, {18800, {0x01, 0x13}}, {18938, {0x01, 0x13}}, {19076, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xB0}}, {18662, {0x02, 0xB0}}, {18800, {0x02, 0xB0}}, {18938, {0x02, 0xB0}}, {19076, {0x02, 0xB0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x80}}, {18662, {0x03, 0x80}}, {18800, {0x03, 0x80}}, {18938, {0x03, 0x80}}, {19076, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x54}}, {18662, {0x00, 0x54}}, {18800, {0x00, 0x54}}, {18938, {0x00, 0x54}}, {19076, {0x00, 0x54}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x13}}, {18662, {0x01, 0x13}}, {18800, {0x01, 0x13}}, {18938, {0x01, 0x13}}, {19076, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xB0}}, {18662, {0x02, 0xB0}}, {18800, {0x02, 0xB0}}, {18938, {0x02, 0xB0}}, {19076, {0x02, 0xB0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x80}}, {18662, {0x03, 0x80}}, {18800, {0x03, 0x80}}, {18938, {0x03, 0x80}}, {19076, {0x03, 0x80}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
@@ -1919,38 +2146,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand3 =
    /* Data */
    {
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x08}}, {18204, {0x00, 0x08}}, {18424, {0x00, 0x08}}, {18654, {0x00, 0x08}}, {18776, {0x00, 0x08}} }},  /*L7, TPC IDX 0*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x1F}}, {18204, {0x01, 0x1F}}, {18424, {0x01, 0x1F}}, {18654, {0x01, 0x1F}}, {18776, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0x8E}}, {18204, {0x02, 0x8E}}, {18424, {0x02, 0x8E}}, {18654, {0x02, 0x8E}}, {18776, {0x02, 0x8E}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x30}}, {18204, {0x03, 0x30}}, {18424, {0x03, 0x30}}, {18654, {0x03, 0x30}}, {18776, {0x03, 0x30}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x08}}, {18204, {0x00, 0x08}}, {18424, {0x00, 0x08}}, {18654, {0x00, 0x08}}, {18776, {0x00, 0x08}} }},  /*L6, TPC IDX 2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x1F}}, {18204, {0x01, 0x1F}}, {18424, {0x01, 0x1F}}, {18654, {0x01, 0x1F}}, {18776, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0x8E}}, {18204, {0x02, 0x8E}}, {18424, {0x02, 0x8E}}, {18654, {0x02, 0x8E}}, {18776, {0x02, 0x8E}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x30}}, {18204, {0x03, 0x30}}, {18424, {0x03, 0x30}}, {18654, {0x03, 0x30}}, {18776, {0x03, 0x30}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x08}}, {18204, {0x00, 0x08}}, {18424, {0x00, 0x08}}, {18654, {0x00, 0x08}}, {18776, {0x00, 0x08}} }},  /*L5, TPC IDX 4*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x1F}}, {18204, {0x01, 0x1F}}, {18424, {0x01, 0x1F}}, {18654, {0x01, 0x1F}}, {18776, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0x8E}}, {18204, {0x02, 0x8E}}, {18424, {0x02, 0x8E}}, {18654, {0x02, 0x8E}}, {18776, {0x02, 0x8E}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x30}}, {18204, {0x03, 0x30}}, {18424, {0x03, 0x30}}, {18654, {0x03, 0x30}}, {18776, {0x03, 0x30}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x08}}, {18204, {0x00, 0x08}}, {18424, {0x00, 0x08}}, {18654, {0x00, 0x08}}, {18776, {0x00, 0x08}} }},  /*L4, TPC IDX 6*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x1F}}, {18204, {0x01, 0x1F}}, {18424, {0x01, 0x1F}}, {18654, {0x01, 0x1F}}, {18776, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0x8E}}, {18204, {0x02, 0x8E}}, {18424, {0x02, 0x8E}}, {18654, {0x02, 0x8E}}, {18776, {0x02, 0x8E}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x30}}, {18204, {0x03, 0x30}}, {18424, {0x03, 0x30}}, {18654, {0x03, 0x30}}, {18776, {0x03, 0x30}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x08}}, {18204, {0x00, 0x08}}, {18424, {0x00, 0x08}}, {18654, {0x00, 0x08}}, {18776, {0x00, 0x08}} }},  /*L3, TPC IDX 9*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18204, {0x01, 0x1F}}, {18424, {0x01, 0x1F}}, {18654, {0x01, 0x1F}}, {18776, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xBA}}, {18204, {0x02, 0xBA}}, {18424, {0x02, 0xBA}}, {18654, {0x02, 0xBA}}, {18776, {0x02, 0xBA}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x00}}, {18204, {0x03, 0x00}}, {18424, {0x03, 0x00}}, {18654, {0x03, 0x00}}, {18776, {0x03, 0x00}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x08}}, {18204, {0x00, 0x08}}, {18424, {0x00, 0x08}}, {18654, {0x00, 0x08}}, {18776, {0x00, 0x08}} }},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18204, {0x01, 0x1F}}, {18424, {0x01, 0x1F}}, {18654, {0x01, 0x1F}}, {18776, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xBA}}, {18204, {0x02, 0xBA}}, {18424, {0x02, 0xBA}}, {18654, {0x02, 0xBA}}, {18776, {0x02, 0xBA}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x00}}, {18204, {0x03, 0x00}}, {18424, {0x03, 0x00}}, {18654, {0x03, 0x00}}, {18776, {0x03, 0x00}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x08}}, {18204, {0x00, 0x08}}, {18424, {0x00, 0x08}}, {18654, {0x00, 0x08}}, {18776, {0x00, 0x08}} }},  /*L1, TPC IDX 18*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18204, {0x01, 0x1F}}, {18424, {0x01, 0x1F}}, {18654, {0x01, 0x1F}}, {18776, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xBA}}, {18204, {0x02, 0xBA}}, {18424, {0x02, 0xBA}}, {18654, {0x02, 0xBA}}, {18776, {0x02, 0xBA}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x00}}, {18204, {0x03, 0x00}}, {18424, {0x03, 0x00}}, {18654, {0x03, 0x00}}, {18776, {0x03, 0x00}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x08}}, {18204, {0x00, 0x08}}, {18424, {0x00, 0x08}}, {18654, {0x00, 0x08}}, {18776, {0x00, 0x08}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x1F}}, {18204, {0x01, 0x1F}}, {18424, {0x01, 0x1F}}, {18654, {0x01, 0x1F}}, {18776, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0x66}}, {18204, {0x02, 0x66}}, {18424, {0x02, 0x66}}, {18654, {0x02, 0x66}}, {18776, {0x02, 0x66}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x00}}, {18204, {0x03, 0x00}}, {18424, {0x03, 0x00}}, {18654, {0x03, 0x00}}, {18776, {0x03, 0x00}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x4C}}, {18204, {0x00, 0x4C}}, {18424, {0x00, 0x4C}}, {18654, {0x00, 0x4C}}, {18776, {0x00, 0x4C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x76}}, {18204, {0x01, 0x76}}, {18424, {0x01, 0x76}}, {18654, {0x01, 0x76}}, {18776, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0xA0}}, {18204, {0x02, 0xA0}}, {18424, {0x02, 0xA0}}, {18654, {0x02, 0xA0}}, {18776, {0x02, 0xA0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x8B}}, {18204, {0x03, 0x8B}}, {18424, {0x03, 0x8B}}, {18654, {0x03, 0x8B}}, {18776, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x4C}}, {18204, {0x00, 0x4C}}, {18424, {0x00, 0x4C}}, {18654, {0x00, 0x4C}}, {18776, {0x00, 0x4C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x76}}, {18204, {0x01, 0x76}}, {18424, {0x01, 0x76}}, {18654, {0x01, 0x76}}, {18776, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0xA0}}, {18204, {0x02, 0xA0}}, {18424, {0x02, 0xA0}}, {18654, {0x02, 0xA0}}, {18776, {0x02, 0xA0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x8B}}, {18204, {0x03, 0x8B}}, {18424, {0x03, 0x8B}}, {18654, {0x03, 0x8B}}, {18776, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x4C}}, {18204, {0x00, 0x4C}}, {18424, {0x00, 0x4C}}, {18654, {0x00, 0x4C}}, {18776, {0x00, 0x4C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x76}}, {18204, {0x01, 0x76}}, {18424, {0x01, 0x76}}, {18654, {0x01, 0x76}}, {18776, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0xA0}}, {18204, {0x02, 0xA0}}, {18424, {0x02, 0xA0}}, {18654, {0x02, 0xA0}}, {18776, {0x02, 0xA0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x8B}}, {18204, {0x03, 0x8B}}, {18424, {0x03, 0x8B}}, {18654, {0x03, 0x8B}}, {18776, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x4C}}, {18204, {0x00, 0x4C}}, {18424, {0x00, 0x4C}}, {18654, {0x00, 0x4C}}, {18776, {0x00, 0x4C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x76}}, {18204, {0x01, 0x76}}, {18424, {0x01, 0x76}}, {18654, {0x01, 0x76}}, {18776, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0xA0}}, {18204, {0x02, 0xA0}}, {18424, {0x02, 0xA0}}, {18654, {0x02, 0xA0}}, {18776, {0x02, 0xA0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x8B}}, {18204, {0x03, 0x8B}}, {18424, {0x03, 0x8B}}, {18654, {0x03, 0x8B}}, {18776, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x4C}}, {18204, {0x00, 0x4C}}, {18424, {0x00, 0x4C}}, {18654, {0x00, 0x4C}}, {18776, {0x00, 0x4C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x76}}, {18204, {0x01, 0x76}}, {18424, {0x01, 0x76}}, {18654, {0x01, 0x76}}, {18776, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0xA0}}, {18204, {0x02, 0xA0}}, {18424, {0x02, 0xA0}}, {18654, {0x02, 0xA0}}, {18776, {0x02, 0xA0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x8B}}, {18204, {0x03, 0x8B}}, {18424, {0x03, 0x8B}}, {18654, {0x03, 0x8B}}, {18776, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x4C}}, {18204, {0x00, 0x4C}}, {18424, {0x00, 0x4C}}, {18654, {0x00, 0x4C}}, {18776, {0x00, 0x4C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x76}}, {18204, {0x01, 0x76}}, {18424, {0x01, 0x76}}, {18654, {0x01, 0x76}}, {18776, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0xA0}}, {18204, {0x02, 0xA0}}, {18424, {0x02, 0xA0}}, {18654, {0x02, 0xA0}}, {18776, {0x02, 0xA0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x8B}}, {18204, {0x03, 0x8B}}, {18424, {0x03, 0x8B}}, {18654, {0x03, 0x8B}}, {18776, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x4C}}, {18204, {0x00, 0x4C}}, {18424, {0x00, 0x4C}}, {18654, {0x00, 0x4C}}, {18776, {0x00, 0x4C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x76}}, {18204, {0x01, 0x76}}, {18424, {0x01, 0x76}}, {18654, {0x01, 0x76}}, {18776, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0xA0}}, {18204, {0x02, 0xA0}}, {18424, {0x02, 0xA0}}, {18654, {0x02, 0xA0}}, {18776, {0x02, 0xA0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x8B}}, {18204, {0x03, 0x8B}}, {18424, {0x03, 0x8B}}, {18654, {0x03, 0x8B}}, {18776, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x00, 0x4C}}, {18204, {0x00, 0x4C}}, {18424, {0x00, 0x4C}}, {18654, {0x00, 0x4C}}, {18776, {0x00, 0x4C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x01, 0x76}}, {18204, {0x01, 0x76}}, {18424, {0x01, 0x76}}, {18654, {0x01, 0x76}}, {18776, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x02, 0xA0}}, {18204, {0x02, 0xA0}}, {18424, {0x02, 0xA0}}, {18654, {0x02, 0xA0}}, {18776, {0x02, 0xA0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18074, {0x03, 0x8B}}, {18204, {0x03, 0x8B}}, {18424, {0x03, 0x8B}}, {18654, {0x03, 0x8B}}, {18776, {0x03, 0x8B}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
@@ -1983,39 +2210,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand4 =
    /* Data */
    {                                                                                                                                                                               
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x08}}, {17224, {0x00, 0x08}}, {17324, {0x00, 0x08}}, {17425, {0x00, 0x08}}, {17526, {0x00, 0x08}} }},  /*L7, TPC IDX 0*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x1F}}, {17224, {0x01, 0x1F}}, {17324, {0x01, 0x1F}}, {17425, {0x01, 0x1F}}, {17526, {0x01, 0x1F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0x8E}}, {17224, {0x02, 0x8E}}, {17324, {0x02, 0x8E}}, {17425, {0x02, 0x8E}}, {17526, {0x02, 0x8E}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x30}}, {17224, {0x03, 0x30}}, {17324, {0x03, 0x30}}, {17425, {0x03, 0x30}}, {17526, {0x03, 0x30}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x08}}, {17224, {0x00, 0x08}}, {17324, {0x00, 0x08}}, {17425, {0x00, 0x08}}, {17526, {0x00, 0x08}} }},  /*L6, TPC IDX 2*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x1F}}, {17224, {0x01, 0x1F}}, {17324, {0x01, 0x1F}}, {17425, {0x01, 0x1F}}, {17526, {0x01, 0x1F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0x8E}}, {17224, {0x02, 0x8E}}, {17324, {0x02, 0x8E}}, {17425, {0x02, 0x8E}}, {17526, {0x02, 0x8E}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x30}}, {17224, {0x03, 0x30}}, {17324, {0x03, 0x30}}, {17425, {0x03, 0x30}}, {17526, {0x03, 0x30}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x08}}, {17224, {0x00, 0x08}}, {17324, {0x00, 0x08}}, {17425, {0x00, 0x08}}, {17526, {0x00, 0x08}} }},  /*L5, TPC IDX 4*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x1F}}, {17224, {0x01, 0x1F}}, {17324, {0x01, 0x1F}}, {17425, {0x01, 0x1F}}, {17526, {0x01, 0x1F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0x8E}}, {17224, {0x02, 0x8E}}, {17324, {0x02, 0x8E}}, {17425, {0x02, 0x8E}}, {17526, {0x02, 0x8E}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x30}}, {17224, {0x03, 0x30}}, {17324, {0x03, 0x30}}, {17425, {0x03, 0x30}}, {17526, {0x03, 0x30}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x08}}, {17224, {0x00, 0x08}}, {17324, {0x00, 0x08}}, {17425, {0x00, 0x08}}, {17526, {0x00, 0x08}} }},  /*L4, TPC IDX 6*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x1F}}, {17224, {0x01, 0x1F}}, {17324, {0x01, 0x1F}}, {17425, {0x01, 0x1F}}, {17526, {0x01, 0x1F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0x8E}}, {17224, {0x02, 0x8E}}, {17324, {0x02, 0x8E}}, {17425, {0x02, 0x8E}}, {17526, {0x02, 0x8E}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x30}}, {17224, {0x03, 0x30}}, {17324, {0x03, 0x30}}, {17425, {0x03, 0x30}}, {17526, {0x03, 0x30}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x08}}, {17224, {0x00, 0x08}}, {17324, {0x00, 0x08}}, {17425, {0x00, 0x08}}, {17526, {0x00, 0x08}} }},  /*L3, TPC IDX 9*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x1F}}, {17224, {0x01, 0x1F}}, {17324, {0x01, 0x1F}}, {17425, {0x01, 0x1F}}, {17526, {0x01, 0x1F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xBA}}, {17224, {0x02, 0xBA}}, {17324, {0x02, 0xBA}}, {17425, {0x02, 0xBA}}, {17526, {0x02, 0xBA}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x10}}, {17224, {0x03, 0x10}}, {17324, {0x03, 0x10}}, {17425, {0x03, 0x10}}, {17526, {0x03, 0x10}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x08}}, {17224, {0x00, 0x08}}, {17324, {0x00, 0x08}}, {17425, {0x00, 0x08}}, {17526, {0x00, 0x08}} }},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x1F}}, {17224, {0x01, 0x1F}}, {17324, {0x01, 0x1F}}, {17425, {0x01, 0x1F}}, {17526, {0x01, 0x1F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xBA}}, {17224, {0x02, 0xBA}}, {17324, {0x02, 0xBA}}, {17425, {0x02, 0xBA}}, {17526, {0x02, 0xBA}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x10}}, {17224, {0x03, 0x10}}, {17324, {0x03, 0x10}}, {17425, {0x03, 0x10}}, {17526, {0x03, 0x10}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x08}}, {17224, {0x00, 0x08}}, {17324, {0x00, 0x08}}, {17425, {0x00, 0x08}}, {17526, {0x00, 0x08}} }},  /*L1, TPC IDX 18*/       
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x1F}}, {17224, {0x01, 0x1F}}, {17324, {0x01, 0x1F}}, {17425, {0x01, 0x1F}}, {17526, {0x01, 0x1F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xBA}}, {17224, {0x02, 0xBA}}, {17324, {0x02, 0xBA}}, {17425, {0x02, 0xBA}}, {17526, {0x02, 0xBA}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x10}}, {17224, {0x03, 0x10}}, {17324, {0x03, 0x10}}, {17425, {0x03, 0x10}}, {17526, {0x03, 0x10}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x08}}, {17224, {0x00, 0x08}}, {17324, {0x00, 0x08}}, {17425, {0x00, 0x08}}, {17526, {0x00, 0x08}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x1F}}, {17224, {0x01, 0x1F}}, {17324, {0x01, 0x1F}}, {17425, {0x01, 0x1F}}, {17526, {0x01, 0x1F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0x66}}, {17224, {0x02, 0x66}}, {17324, {0x02, 0x66}}, {17425, {0x02, 0x66}}, {17526, {0x02, 0x66}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x00}}, {17224, {0x03, 0x00}}, {17324, {0x03, 0x00}}, {17425, {0x03, 0x00}}, {17526, {0x03, 0x00}} }},                           
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL ,MIPI_USID_INIT0, {{17124, {0x00, 0x00}}, {17224, {0x00, 0x00}}, {17324, {0x00, 0x00}}, {17425, {0x00, 0x00}}, {17526, {0x00, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x64}}, {17224, {0x00, 0x64}}, {17324, {0x00, 0x64}}, {17425, {0x00, 0x64}}, {17526, {0x00, 0x64}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x76}}, {17224, {0x01, 0x76}}, {17324, {0x01, 0x76}}, {17425, {0x01, 0x76}}, {17526, {0x01, 0x76}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xD0}}, {17224, {0x02, 0xD0}}, {17324, {0x02, 0xD0}}, {17425, {0x02, 0xD0}}, {17526, {0x02, 0xD0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x89}}, {17224, {0x03, 0x89}}, {17324, {0x03, 0x89}}, {17425, {0x03, 0x89}}, {17526, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x64}}, {17224, {0x00, 0x64}}, {17324, {0x00, 0x64}}, {17425, {0x00, 0x64}}, {17526, {0x00, 0x64}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x65}}, {17224, {0x01, 0x65}}, {17324, {0x01, 0x65}}, {17425, {0x01, 0x65}}, {17526, {0x01, 0x65}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xD0}}, {17224, {0x02, 0xD0}}, {17324, {0x02, 0xD0}}, {17425, {0x02, 0xD0}}, {17526, {0x02, 0xD0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x89}}, {17224, {0x03, 0x89}}, {17324, {0x03, 0x89}}, {17425, {0x03, 0x89}}, {17526, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x64}}, {17224, {0x00, 0x64}}, {17324, {0x00, 0x64}}, {17425, {0x00, 0x64}}, {17526, {0x00, 0x64}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x35}}, {17224, {0x01, 0x35}}, {17324, {0x01, 0x35}}, {17425, {0x01, 0x35}}, {17526, {0x01, 0x35}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xD0}}, {17224, {0x02, 0xD0}}, {17324, {0x02, 0xD0}}, {17425, {0x02, 0xD0}}, {17526, {0x02, 0xD0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x89}}, {17224, {0x03, 0x89}}, {17324, {0x03, 0x89}}, {17425, {0x03, 0x89}}, {17526, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x64}}, {17224, {0x00, 0x64}}, {17324, {0x00, 0x64}}, {17425, {0x00, 0x64}}, {17526, {0x00, 0x64}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x34}}, {17224, {0x01, 0x34}}, {17324, {0x01, 0x34}}, {17425, {0x01, 0x34}}, {17526, {0x01, 0x34}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xD0}}, {17224, {0x02, 0xD0}}, {17324, {0x02, 0xD0}}, {17425, {0x02, 0xD0}}, {17526, {0x02, 0xD0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x89}}, {17224, {0x03, 0x89}}, {17324, {0x03, 0x89}}, {17425, {0x03, 0x89}}, {17526, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x64}}, {17224, {0x00, 0x64}}, {17324, {0x00, 0x64}}, {17425, {0x00, 0x64}}, {17526, {0x00, 0x64}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x24}}, {17224, {0x01, 0x24}}, {17324, {0x01, 0x24}}, {17425, {0x01, 0x24}}, {17526, {0x01, 0x24}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xD0}}, {17224, {0x02, 0xD0}}, {17324, {0x02, 0xD0}}, {17425, {0x02, 0xD0}}, {17526, {0x02, 0xD0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x89}}, {17224, {0x03, 0x89}}, {17324, {0x03, 0x89}}, {17425, {0x03, 0x89}}, {17526, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x64}}, {17224, {0x00, 0x64}}, {17324, {0x00, 0x64}}, {17425, {0x00, 0x64}}, {17526, {0x00, 0x64}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x14}}, {17224, {0x01, 0x14}}, {17324, {0x01, 0x14}}, {17425, {0x01, 0x14}}, {17526, {0x01, 0x14}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xD0}}, {17224, {0x02, 0xD0}}, {17324, {0x02, 0xD0}}, {17425, {0x02, 0xD0}}, {17526, {0x02, 0xD0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x89}}, {17224, {0x03, 0x89}}, {17324, {0x03, 0x89}}, {17425, {0x03, 0x89}}, {17526, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x64}}, {17224, {0x00, 0x64}}, {17324, {0x00, 0x64}}, {17425, {0x00, 0x64}}, {17526, {0x00, 0x64}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x13}}, {17224, {0x01, 0x13}}, {17324, {0x01, 0x13}}, {17425, {0x01, 0x13}}, {17526, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xD0}}, {17224, {0x02, 0xD0}}, {17324, {0x02, 0xD0}}, {17425, {0x02, 0xD0}}, {17526, {0x02, 0xD0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x89}}, {17224, {0x03, 0x89}}, {17324, {0x03, 0x89}}, {17425, {0x03, 0x89}}, {17526, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x00, 0x64}}, {17224, {0x00, 0x64}}, {17324, {0x00, 0x64}}, {17425, {0x00, 0x64}}, {17526, {0x00, 0x64}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x01, 0x13}}, {17224, {0x01, 0x13}}, {17324, {0x01, 0x13}}, {17425, {0x01, 0x13}}, {17526, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x02, 0xD0}}, {17224, {0x02, 0xD0}}, {17324, {0x02, 0xD0}}, {17425, {0x02, 0xD0}}, {17526, {0x02, 0xD0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{17124, {0x03, 0x89}}, {17224, {0x03, 0x89}}, {17324, {0x03, 0x89}}, {17425, {0x03, 0x89}}, {17526, {0x03, 0x89}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL ,MIPI_USID_INIT0, {{17124, {0x00, 0x00}}, {17224, {0x00, 0x00}}, {17324, {0x00, 0x00}}, {17425, {0x00, 0x00}}, {17526, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL ,MIPI_USID_INIT0, {{17124, {0x00, 0x00}}, {17224, {0x00, 0x00}}, {17324, {0x00, 0x00}}, {17425, {0x00, 0x00}}, {17526, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL ,MIPI_USID_INIT0, {{17124, {0x00, 0x00}}, {17224, {0x00, 0x00}}, {17324, {0x00, 0x00}}, {17425, {0x00, 0x00}}, {17526, {0x00, 0x00}} }},                           
@@ -2046,38 +2272,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand5 =
    /* Data */
    {                                                                                                                                                                               
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L7, TPC IDX 0*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},                      
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L6, TPC IDX 2*/           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L5, TPC IDX 4*/          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBF}}, {8314, {0x02, 0xBF}}, {8365, {0x02, 0xBF}}, {8415, {0x02, 0xBF}}, {8466, {0x02, 0xBF}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L4, TPC IDX 6*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xFB}}, {8314, {0x02, 0xFB}}, {8365, {0x02, 0xFB}}, {8415, {0x02, 0xFB}}, {8466, {0x02, 0xFB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                            
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L3, TPC IDX 9*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBC}}, {8314, {0x02, 0xBC}}, {8365, {0x02, 0xBC}}, {8415, {0x02, 0xBC}}, {8466, {0x02, 0xBC}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},    
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L2, TPC IDX 15, Hyst1*/  
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x7A}}, {8314, {0x02, 0x7A}}, {8365, {0x02, 0x7A}}, {8415, {0x02, 0x7A}}, {8466, {0x02, 0x7A}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},    
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L1, TPC IDX 18*/     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB9}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                                              
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB8}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                   
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x58}}, {8314, {0x01, 0x58}}, {8365, {0x01, 0x58}}, {8415, {0x01, 0x58}}, {8466, {0x01, 0x58}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L6, TPC IDX 2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x48}}, {8314, {0x01, 0x48}}, {8365, {0x01, 0x48}}, {8415, {0x01, 0x48}}, {8466, {0x01, 0x48}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L5, TPC IDX 4*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x36}}, {8314, {0x01, 0x36}}, {8365, {0x01, 0x36}}, {8415, {0x01, 0x36}}, {8466, {0x01, 0x36}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L4, TPC IDX 6*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x25}}, {8314, {0x01, 0x25}}, {8365, {0x01, 0x25}}, {8415, {0x01, 0x25}}, {8466, {0x01, 0x25}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L3, TPC IDX 9*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x15}}, {8314, {0x01, 0x15}}, {8365, {0x01, 0x15}}, {8415, {0x01, 0x15}}, {8466, {0x01, 0x15}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x14}}, {8314, {0x01, 0x14}}, {8365, {0x01, 0x14}}, {8415, {0x01, 0x14}}, {8466, {0x01, 0x14}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L1, TPC IDX 18*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x13}}, {8314, {0x01, 0x13}}, {8365, {0x01, 0x13}}, {8415, {0x01, 0x13}}, {8466, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x13}}, {8314, {0x01, 0x13}}, {8365, {0x01, 0x13}}, {8415, {0x01, 0x13}}, {8466, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
@@ -2108,38 +2334,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand5_set0 =
    /* Data */
    {
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L7, TPC IDX 0*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L6, TPC IDX 2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L5, TPC IDX 4*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBF}}, {8314, {0x02, 0xBF}}, {8365, {0x02, 0xBF}}, {8415, {0x02, 0xBF}}, {8466, {0x02, 0xBF}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L4, TPC IDX 6*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xFB}}, {8314, {0x02, 0xFB}}, {8365, {0x02, 0xFB}}, {8415, {0x02, 0xFB}}, {8466, {0x02, 0xFB}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L3, TPC IDX 9*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBC}}, {8314, {0x02, 0xBC}}, {8365, {0x02, 0xBC}}, {8415, {0x02, 0xBC}}, {8466, {0x02, 0xBC}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x7A}}, {8314, {0x02, 0x7A}}, {8365, {0x02, 0x7A}}, {8415, {0x02, 0x7A}}, {8466, {0x02, 0x7A}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L1, TPC IDX 18*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB9}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB8}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L6, TPC IDX 2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L5, TPC IDX 4*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L4, TPC IDX 6*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L3, TPC IDX 9*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x24}}, {8314, {0x01, 0x24}}, {8365, {0x01, 0x24}}, {8415, {0x01, 0x24}}, {8466, {0x01, 0x24}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L1, TPC IDX 18*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x24}}, {8314, {0x01, 0x24}}, {8365, {0x01, 0x24}}, {8415, {0x01, 0x24}}, {8466, {0x01, 0x24}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x13}}, {8314, {0x01, 0x13}}, {8365, {0x01, 0x13}}, {8415, {0x01, 0x13}}, {8466, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
@@ -2170,38 +2396,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand5_set1 =
    /* Data */
    {                                                                                                                                                                               
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L7, TPC IDX 0*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},                      
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L6, TPC IDX 2*/           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L5, TPC IDX 4*/          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBF}}, {8314, {0x02, 0xBF}}, {8365, {0x02, 0xBF}}, {8415, {0x02, 0xBF}}, {8466, {0x02, 0xBF}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L4, TPC IDX 6*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xFB}}, {8314, {0x02, 0xFB}}, {8365, {0x02, 0xFB}}, {8415, {0x02, 0xFB}}, {8466, {0x02, 0xFB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                            
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L3, TPC IDX 9*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBC}}, {8314, {0x02, 0xBC}}, {8365, {0x02, 0xBC}}, {8415, {0x02, 0xBC}}, {8466, {0x02, 0xBC}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},    
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L2, TPC IDX 15, Hyst1*/  
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x7A}}, {8314, {0x02, 0x7A}}, {8365, {0x02, 0x7A}}, {8415, {0x02, 0x7A}}, {8466, {0x02, 0x7A}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},    
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L1, TPC IDX 18*/     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB9}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                                              
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB8}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                   
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L6, TPC IDX 2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L5, TPC IDX 4*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L4, TPC IDX 6*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L3, TPC IDX 9*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x69}}, {8314, {0x01, 0x69}}, {8365, {0x01, 0x69}}, {8415, {0x01, 0x69}}, {8466, {0x01, 0x69}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x8B}}, {8314, {0x03, 0x8B}}, {8365, {0x03, 0x8B}}, {8415, {0x03, 0x8B}}, {8466, {0x03, 0x8B}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x24}}, {8314, {0x01, 0x24}}, {8365, {0x01, 0x24}}, {8415, {0x01, 0x24}}, {8466, {0x01, 0x24}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L1, TPC IDX 18*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x24}}, {8314, {0x01, 0x24}}, {8365, {0x01, 0x24}}, {8415, {0x01, 0x24}}, {8466, {0x01, 0x24}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x13}}, {8314, {0x01, 0x13}}, {8365, {0x01, 0x13}}, {8415, {0x01, 0x13}}, {8466, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
@@ -2232,38 +2458,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand8 =
    /* Data */
    {                                                                                                                                                                               
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L7, TPC IDX 0*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0xCE}}, {8899, {0x02, 0xCE}}, {8975, {0x02, 0xCE}}, {9050, {0x02, 0xCE}}, {9126, {0x02, 0xCE}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x11}}, {8899, {0x03, 0x11}}, {8975, {0x03, 0x11}}, {9050, {0x03, 0x11}}, {9126, {0x03, 0x11}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L6, TPC IDX 2*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0xCE}}, {8899, {0x02, 0xCE}}, {8975, {0x02, 0xCE}}, {9050, {0x02, 0xCE}}, {9126, {0x02, 0xCE}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x11}}, {8899, {0x03, 0x11}}, {8975, {0x03, 0x11}}, {9050, {0x03, 0x11}}, {9126, {0x03, 0x11}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L5, TPC IDX 4*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x7C}}, {8899, {0x02, 0x7C}}, {8975, {0x02, 0x7C}}, {9050, {0x02, 0x7C}}, {9126, {0x02, 0x7C}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x15}}, {8899, {0x03, 0x15}}, {8975, {0x03, 0x15}}, {9050, {0x03, 0x15}}, {9126, {0x03, 0x15}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L4, TPC IDX 6*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0xBF}}, {8899, {0x02, 0xBF}}, {8975, {0x02, 0xBF}}, {9050, {0x02, 0xBF}}, {9126, {0x02, 0xBF}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x10}}, {8899, {0x03, 0x10}}, {8975, {0x03, 0x10}}, {9050, {0x03, 0x10}}, {9126, {0x03, 0x10}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L3, TPC IDX 9*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x7C}}, {8899, {0x02, 0x7C}}, {8975, {0x02, 0x7C}}, {9050, {0x02, 0x7C}}, {9126, {0x02, 0x7C}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x14}}, {8899, {0x03, 0x14}}, {8975, {0x03, 0x14}}, {9050, {0x03, 0x14}}, {9126, {0x03, 0x14}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x97}}, {8899, {0x02, 0x97}}, {8975, {0x02, 0x97}}, {9050, {0x02, 0x97}}, {9126, {0x02, 0x97}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x11}}, {8899, {0x03, 0x11}}, {8975, {0x03, 0x11}}, {9050, {0x03, 0x11}}, {9126, {0x03, 0x11}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L1, TPC IDX 18*/       
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x99}}, {8899, {0x02, 0x99}}, {8975, {0x02, 0x99}}, {9050, {0x02, 0x99}}, {9126, {0x02, 0x99}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x10}}, {8899, {0x03, 0x10}}, {8975, {0x03, 0x10}}, {9050, {0x03, 0x10}}, {9126, {0x03, 0x10}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x99}}, {8899, {0x02, 0x99}}, {8975, {0x02, 0x99}}, {9050, {0x02, 0x99}}, {9126, {0x02, 0x99}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x10}}, {8899, {0x03, 0x10}}, {8975, {0x03, 0x10}}, {9050, {0x03, 0x10}}, {9126, {0x03, 0x10}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x24}}, {8899, {0x00, 0x24}}, {8975, {0x00, 0x24}}, {9050, {0x00, 0x24}}, {9126, {0x00, 0x24}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x59}}, {8899, {0x01, 0x59}}, {8975, {0x01, 0x59}}, {9050, {0x01, 0x59}}, {9126, {0x01, 0x59}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x20}}, {8899, {0x02, 0x20}}, {8975, {0x02, 0x20}}, {9050, {0x02, 0x20}}, {9126, {0x02, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x89}}, {8899, {0x03, 0x89}}, {8975, {0x03, 0x89}}, {9050, {0x03, 0x89}}, {9126, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x24}}, {8899, {0x00, 0x24}}, {8975, {0x00, 0x24}}, {9050, {0x00, 0x24}}, {9126, {0x00, 0x24}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x37}}, {8899, {0x01, 0x37}}, {8975, {0x01, 0x37}}, {9050, {0x01, 0x37}}, {9126, {0x01, 0x37}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x20}}, {8899, {0x02, 0x20}}, {8975, {0x02, 0x20}}, {9050, {0x02, 0x20}}, {9126, {0x02, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x89}}, {8899, {0x03, 0x89}}, {8975, {0x03, 0x89}}, {9050, {0x03, 0x89}}, {9126, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x24}}, {8899, {0x00, 0x24}}, {8975, {0x00, 0x24}}, {9050, {0x00, 0x24}}, {9126, {0x00, 0x24}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x36}}, {8899, {0x01, 0x36}}, {8975, {0x01, 0x36}}, {9050, {0x01, 0x36}}, {9126, {0x01, 0x36}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x20}}, {8899, {0x02, 0x20}}, {8975, {0x02, 0x20}}, {9050, {0x02, 0x20}}, {9126, {0x02, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x89}}, {8899, {0x03, 0x89}}, {8975, {0x03, 0x89}}, {9050, {0x03, 0x89}}, {9126, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x24}}, {8899, {0x00, 0x24}}, {8975, {0x00, 0x24}}, {9050, {0x00, 0x24}}, {9126, {0x00, 0x24}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x35}}, {8899, {0x01, 0x35}}, {8975, {0x01, 0x35}}, {9050, {0x01, 0x35}}, {9126, {0x01, 0x35}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x20}}, {8899, {0x02, 0x20}}, {8975, {0x02, 0x20}}, {9050, {0x02, 0x20}}, {9126, {0x02, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x89}}, {8899, {0x03, 0x89}}, {8975, {0x03, 0x89}}, {9050, {0x03, 0x89}}, {9126, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x24}}, {8899, {0x00, 0x24}}, {8975, {0x00, 0x24}}, {9050, {0x00, 0x24}}, {9126, {0x00, 0x24}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x25}}, {8899, {0x01, 0x25}}, {8975, {0x01, 0x25}}, {9050, {0x01, 0x25}}, {9126, {0x01, 0x25}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x20}}, {8899, {0x02, 0x20}}, {8975, {0x02, 0x20}}, {9050, {0x02, 0x20}}, {9126, {0x02, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x89}}, {8899, {0x03, 0x89}}, {8975, {0x03, 0x89}}, {9050, {0x03, 0x89}}, {9126, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x24}}, {8899, {0x00, 0x24}}, {8975, {0x00, 0x24}}, {9050, {0x00, 0x24}}, {9126, {0x00, 0x24}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x15}}, {8899, {0x01, 0x15}}, {8975, {0x01, 0x15}}, {9050, {0x01, 0x15}}, {9126, {0x01, 0x15}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x20}}, {8899, {0x02, 0x20}}, {8975, {0x02, 0x20}}, {9050, {0x02, 0x20}}, {9126, {0x02, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x89}}, {8899, {0x03, 0x89}}, {8975, {0x03, 0x89}}, {9050, {0x03, 0x89}}, {9126, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x24}}, {8899, {0x00, 0x24}}, {8975, {0x00, 0x24}}, {9050, {0x00, 0x24}}, {9126, {0x00, 0x24}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x14}}, {8899, {0x01, 0x14}}, {8975, {0x01, 0x14}}, {9050, {0x01, 0x14}}, {9126, {0x01, 0x14}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x20}}, {8899, {0x02, 0x20}}, {8975, {0x02, 0x20}}, {9050, {0x02, 0x20}}, {9126, {0x02, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x89}}, {8899, {0x03, 0x89}}, {8975, {0x03, 0x89}}, {9050, {0x03, 0x89}}, {9126, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x24}}, {8899, {0x00, 0x24}}, {8975, {0x00, 0x24}}, {9050, {0x00, 0x24}}, {9126, {0x00, 0x24}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x13}}, {8899, {0x01, 0x13}}, {8975, {0x01, 0x13}}, {9050, {0x01, 0x13}}, {9126, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x20}}, {8899, {0x02, 0x20}}, {8975, {0x02, 0x20}}, {9050, {0x02, 0x20}}, {9126, {0x02, 0x20}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x89}}, {8899, {0x03, 0x89}}, {8975, {0x03, 0x89}}, {9050, {0x03, 0x89}}, {9126, {0x03, 0x89}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8824, {0x00, 0x00}}, {8899, {0x00, 0x00}}, {8975, {0x00, 0x00}}, {9050, {0x00, 0x00}}, {9126, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8824, {0x00, 0x00}}, {8899, {0x00, 0x00}}, {8975, {0x00, 0x00}}, {9050, {0x00, 0x00}}, {9126, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8824, {0x00, 0x00}}, {8899, {0x00, 0x00}}, {8975, {0x00, 0x00}}, {9050, {0x00, 0x00}}, {9126, {0x00, 0x00}} }},                           
diff --git a/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h b/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h
index 72dd587..b6a1b5e 100644
--- a/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h
+++ b/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h
@@ -103,8 +103,8 @@
 /*---------------------------------------------------------------------*/
 
  //* --------------------- PDATA_BAND1 Start ---------------------------*/
-#define    PDATA_BAND1_PR1      0x00000005     
-#define    PDATA_BAND1_PR2      0x00000005     
+#define    PDATA_BAND1_PR1      0x00000200     
+#define    PDATA_BAND1_PR2      0x00000200     
 #define    PDATA_BAND1_PR2B     PDATA_BAND1_PR2
 #define    PDATA_BAND1_PR3      0x00000000     
 #define    PDATA_BAND1_PT1      PDATA_BAND1_PR1
@@ -119,18 +119,18 @@
 #define    PDATA2_BAND1_PR3     0x00000000      
  /* --------------------- PDATA_BAND1 RXD End --------------------------*/
  /* --------------------- PDATA_BAND2 Start ----------------------------*/
-#define    PDATA_BAND2_PR1      0x00000001     
-#define    PDATA_BAND2_PR2      0x00000001     
+#define    PDATA_BAND2_PR1      0x00000000     
+#define    PDATA_BAND2_PR2      0x00000000     
 #define    PDATA_BAND2_PR2B     PDATA_BAND2_PR2
 #define    PDATA_BAND2_PR3      0x00000000     
 #define    PDATA_BAND2_PT1      PDATA_BAND2_PR1
-#define    PDATA_BAND2_PT2      0x00000001     
+#define    PDATA_BAND2_PT2      0x00000000     
 #define    PDATA_BAND2_PT2B     PDATA_BAND2_PT2
 #define    PDATA_BAND2_PT3      0x00000000     
  /* --------------------- PDATA_BAND2 End ------------------------------*/
  /* --------------------- PDATA_BAND2 RXD Start ------------------------*/
-#define    PDATA2_BAND2_PR1     0x00000000      
-#define    PDATA2_BAND2_PR2     0x00000000      
+#define    PDATA2_BAND2_PR1     0x00000008      
+#define    PDATA2_BAND2_PR2     0x00000008      
 #define    PDATA2_BAND2_PR2B    PDATA2_BAND2_PR2
 #define    PDATA2_BAND2_PR3     0x00000000      
  /* --------------------- PDATA_BAND2 RXD End --------------------------*/
@@ -150,8 +150,24 @@
 #define    PDATA2_BAND3_PR2B    PDATA2_BAND3_PR2
 #define    PDATA2_BAND3_PR3     0x00000000      
 /* --------------------- PDATA_BAND3 RXD End --------------------------*/
+/* --------------------- PDATA_BAND4 Start ---------------------------*/
+#define    PDATA_BAND4_PR1      0x00000000     
+#define    PDATA_BAND4_PR2      0x00000000     
+#define    PDATA_BAND4_PR2B     PDATA_BAND4_PR2
+#define    PDATA_BAND4_PR3      0x00000000     
+#define    PDATA_BAND4_PT1      PDATA_BAND4_PR1
+#define    PDATA_BAND4_PT2      0x00000000     
+#define    PDATA_BAND4_PT2B     PDATA_BAND4_PT2
+#define    PDATA_BAND4_PT3      0x00000000     
+/* --------------------- PDATA_BAND4 End ------------------------------*/
+/* --------------------- PDATA_BAND4 RXD Start ------------------------*/
+#define    PDATA2_BAND4_PR1     0x00000000      
+#define    PDATA2_BAND4_PR2     0x00000000      
+#define    PDATA2_BAND4_PR2B    PDATA2_BAND4_PR2
+#define    PDATA2_BAND4_PR3     0x00000000      
+/* --------------------- PDATA_BAND4 RXD End --------------------------*/
  /* --------------------- PDATA_BAND5 Start ----------------------------*/
-#define    PDATA_BAND5_PR1      0x00000000     
+#define    PDATA_BAND5_PR1      0x00000000    
 #define    PDATA_BAND5_PR2      0x00000000     
 #define    PDATA_BAND5_PR2B     PDATA_BAND5_PR2
 #define    PDATA_BAND5_PR3      0x00000000     
@@ -161,8 +177,8 @@
 #define    PDATA_BAND5_PT3      0x00000000
  /* --------------------- PDATA_BAND5 End ------------------------------*/
  /* --------------------- PDATA_BAND5 RXD Start ------------------------*/
-#define    PDATA2_BAND5_PR1     0x00000000      
-#define    PDATA2_BAND5_PR2     0x00000000      
+#define    PDATA2_BAND5_PR1     0x00000010      
+#define    PDATA2_BAND5_PR2     0x00000010      
 #define    PDATA2_BAND5_PR2B    PDATA2_BAND5_PR2
 #define    PDATA2_BAND5_PR3     0x00000000      
  /* --------------------- PDATA_BAND5 RXD End --------------------------*/
@@ -183,8 +199,8 @@
 #define    PDATA2_BAND6_PR3     PDATA2_BAND5_PR3
 /* --------------------- PDATA_BAND6 RXD End --------------------------*/
  /* --------------------- PDATA_BAND8 Start ----------------------------*/
-#define    PDATA_BAND8_PR1      0x00000000     
-#define    PDATA_BAND8_PR2      0x00000000     
+#define    PDATA_BAND8_PR1      0x00000010     
+#define    PDATA_BAND8_PR2      0x00000010     
 #define    PDATA_BAND8_PR2B     PDATA_BAND8_PR2
 #define    PDATA_BAND8_PR3      0x00000000     
 #define    PDATA_BAND8_PT1      PDATA_BAND8_PR1
@@ -193,8 +209,8 @@
 #define    PDATA_BAND8_PT3      0x00000000
  /* --------------------- PDATA_BAND8 End ------------------------------*/
  /* --------------------- PDATA_BAND8 RXD Start ------------------------*/
-#define    PDATA2_BAND8_PR1     0x00004000      
-#define    PDATA2_BAND8_PR2     0x00004000      
+#define    PDATA2_BAND8_PR1     0x00000000      
+#define    PDATA2_BAND8_PR2     0x00000000      
 #define    PDATA2_BAND8_PR2B    PDATA2_BAND8_PR2
 #define    PDATA2_BAND8_PR3     0x00000000      
  /* --------------------- PDATA_BAND8 RXD End --------------------------*/ 
@@ -205,12 +221,12 @@
 /*MT6169*/ /* TBD: Complete the description later.                                     */
 /*MT6169*/ /****************************************************************************/
 /*MT6169*/ #define    BAND1_CHANNEL_SEL    LNA_HB_3
-/*MT6169*/ #define    BAND2_CHANNEL_SEL    LNA_MB_1
+/*MT6169*/ #define    BAND2_CHANNEL_SEL    LNA_MB_2
 /*MT6169*/ #define    BAND3_CHANNEL_SEL    NON_USED_BAND
-/*MT6169*/ #define    BAND4_CHANNEL_SEL    NON_USED_BAND
+/*MT6169*/ #define    BAND4_CHANNEL_SEL    LNA_HB_2
 /*MT6169*/ #define    BAND5_CHANNEL_SEL    LNA_LB_2
 /*MT6169*/ #define    BAND6_CHANNEL_SEL    NON_USED_BAND
-/*MT6169*/ #define    BAND8_CHANNEL_SEL    LNA_LB_1
+/*MT6169*/ #define    BAND8_CHANNEL_SEL    LNA_LB_3
 /*MT6169*/ #define    BAND9_CHANNEL_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND10_CHANNEL_SEL   NON_USED_BAND
 /*MT6169*/ #define    BAND11_CHANNEL_SEL   NON_USED_BAND
@@ -219,13 +235,13 @@
 /*MT6169*/  /****************************************************************************/
 /*MT6169*/  /* RXD. Descript it later.                                                   */
 /*MT6169*/  /****************************************************************************/
-/*MT6169*/ #define    BAND1_CHANNEL2_SEL    LNA_RXD_HB_1 
-/*MT6169*/ #define    BAND2_CHANNEL2_SEL    NON_USED_BAND 
+/*MT6169*/ #define    BAND1_CHANNEL2_SEL    NON_USED_BAND 
+/*MT6169*/ #define    BAND2_CHANNEL2_SEL    LNA_RXD_MB_2
 /*MT6169*/ #define    BAND3_CHANNEL2_SEL    NON_USED_BAND
-/*MT6169*/ #define    BAND4_CHANNEL2_SEL    NON_USED_BAND
-/*MT6169*/ #define    BAND5_CHANNEL2_SEL    LNA_RXD_LB_1 
+/*MT6169*/ #define    BAND4_CHANNEL2_SEL    LNA_RXD_MB_1
+/*MT6169*/ #define    BAND5_CHANNEL2_SEL    LNA_RXD_LB_3 
 /*MT6169*/ #define    BAND6_CHANNEL2_SEL    NON_USED_BAND
-/*MT6169*/ #define    BAND8_CHANNEL2_SEL    LNA_RXD_LB_3 
+/*MT6169*/ #define    BAND8_CHANNEL2_SEL    NON_USED_BAND 
 /*MT6169*/ #define    BAND9_CHANNEL2_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND10_CHANNEL2_SEL   NON_USED_BAND
 /*MT6169*/ #define    BAND11_CHANNEL2_SEL   NON_USED_BAND
@@ -236,10 +252,10 @@
 /*MT6169*/ /* All options are listed below:                            */
 /*MT6169*/ /* TX_HIGH_BAND3/TX_HIGH_BAND2/TX_LOW_BAND1/TX_NULL_BAND    */
 /*MT6169*/ /************************************************************/
-/*MT6169*/ #define    BAND1_OUTPUT_SEL     TX_MB_2
-/*MT6169*/ #define    BAND2_OUTPUT_SEL     TX_MB_2
-/*MT6169*/ #define    BAND3_OUTPUT_SEL     TX_NULL_BAND
-/*MT6169*/ #define    BAND4_OUTPUT_SEL     TX_NULL_BAND
+/*MT6169*/ #define    BAND1_OUTPUT_SEL     TX_MB_1
+/*MT6169*/ #define    BAND2_OUTPUT_SEL     TX_MB_1
+/*MT6169*/ #define    BAND3_OUTPUT_SEL     TX_MB_1
+/*MT6169*/ #define    BAND4_OUTPUT_SEL     TX_MB_1
 /*MT6169*/ #define    BAND5_OUTPUT_SEL     TX_LB_2
 /*MT6169*/ #define    BAND6_OUTPUT_SEL     TX_NULL_BAND
 /*MT6169*/ #define    BAND8_OUTPUT_SEL     TX_LB_2
@@ -253,6 +269,7 @@
 /*MT6169*/ /* Let the NVRAN BPI setting overwrite the GPIO BPI setting,*/
 /*MT6169*/ /* If they are not the same (wrong config. by customer)     */
 /*MT6169*/ /************************************************************/
+/*MT6169*/ #define    RF_SETTING_BY_NVRAM   KAL_TRUE
 /*MT6169*/ /************************************************************/
 /*MT6169*/ /* For using the V-battery as instead setting               */
 /*MT6169*/ /************************************************************/
@@ -402,11 +419,11 @@
 /*MT6169*/ #define    TPO_3G_META_ENABLE           0
 /*MT6169*/ #define    TPO_3G_TABLE_ON_MASK         0x0
 /*MT6169*/
-/*MT6169*/ #define    RX_HIGHBAND1_INDICATOR UMTSBand1
+/*MT6169*/ #define    RX_HIGHBAND1_INDICATOR UMTSBandNone
 /*MT6169*/ #define    RX_HIGHBAND2_INDICATOR UMTSBand2
-/*MT6169*/ #define    RX_HIGHBAND3_INDICATOR UMTSBandNone
+/*MT6169*/ #define    RX_HIGHBAND3_INDICATOR UMTSBand4
 /*MT6169*/ #define    RX_LOWBAND1_INDICATOR UMTSBand5
-/*MT6169*/ #define    RX_LOWBAND2_INDICATOR UMTSBand8
+/*MT6169*/ #define    RX_LOWBAND2_INDICATOR UMTSBandNone
 
 
 /*============================================================================== */
