set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/data-ssd/home/zihanxu/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/data-ssd/home/zihanxu/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/CRC_checker"
set ::env(//) "Technology-Specific Configs"
set ::env(DESIGN_NAME) "BCHSCCS"
set ::env(VERILOG_FILES) "/openlane/designs/CRC_checker/src/AutoFIFOPopControl.v /openlane/designs/CRC_checker/src/BCHDecoderInputControl.v /openlane/designs/CRC_checker/src/d_BCH_encoder_top.v /openlane/designs/CRC_checker/src/DecWidthConverter16to32.v /openlane/designs/CRC_checker/src/CRC_generator.v /openlane/designs/CRC_checker/src/d_BCH_SC_X.v /openlane/designs/CRC_checker/src/d_SC_evaluation_matrices.v /openlane/designs/CRC_checker/src/BCHEncoderDataChannel.v /openlane/designs/CRC_checker/src/FIFO_sync.v /openlane/designs/CRC_checker/src/CRC_serial_m_lfs_XOR.v /openlane/designs/CRC_checker/src/DecWidthConverter32to16.v /openlane/designs/CRC_checker/src/d_BCH_SC_top.v /openlane/designs/CRC_checker/src/d_serial_m_lfs_XOR.v /openlane/designs/CRC_checker/src/d_CS_top.v /openlane/designs/CRC_checker/src/CRC_checker.v /openlane/designs/CRC_checker/src/BCHEncoderX.v /openlane/designs/CRC_checker/src/d_CS_evaluation_matrices.v /openlane/designs/CRC_checker/src/d_r_message_buffer_X.v /openlane/designs/CRC_checker/src/BCHDecoderX.v /openlane/designs/CRC_checker/src/CRC_parallel_m_lfs_XOR.v /openlane/designs/CRC_checker/src/EncWidthConverter16to32.v /openlane/designs/CRC_checker/src/BCHDecoderCommandReception.v /openlane/designs/CRC_checker/src/SCFIFO_128x64_withCount.v /openlane/designs/CRC_checker/src/BCHSCCS.v /openlane/designs/CRC_checker/src/d_BCH_CS_X.v /openlane/designs/CRC_checker/src/BCHEncoderCommandChannel.v /openlane/designs/CRC_checker/src/d_SC_deviders_p_lfs_XOR.v /openlane/designs/CRC_checker/src/BCHDecoderControl.v /openlane/designs/CRC_checker/src/d_SC_deviders_s_lfs_XOR.v /openlane/designs/CRC_checker/src/PageDecoderTop.v /openlane/designs/CRC_checker/src/d_parallel_m_lfs_XOR.v /openlane/designs/CRC_checker/src/BCHEncoderControl.v /openlane/designs/CRC_checker/src/BCHDecoderOutputControl.v /openlane/designs/CRC_checker/src/EncWidthConverter32to16.v /openlane/designs/CRC_checker/src/SCFIFO_64x64_withCount.v"
set ::env(CLOCK_PERIOD) "10"
set ::env(CLOCK_PORT) "iClock"
set ::env(PNR_SDC_FILE) "/openlane/designs/CRC_checker/src/CRC_checker.sdc"
set ::env(SIGNOFF_SDC_FILE) "/openlane/designs/CRC_checker/src/CRC_checker.sdc"
set ::env(SYNTH_STRATEGY) "AREA 2"
set ::env(RUN_LINTER) "0"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(FP_PDN_VWIDTH) "2"
set ::env(FP_PDN_HWIDTH) "2"
set ::env(FP_PDN_VPITCH) "30"
set ::env(FP_PDN_HPITCH) "30"
set ::env(FP_PDN_SKIPTRIM) "1"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/CRC_checker/pin_order.cfg"
set ::env(VERILATOR_OPTIONS) "-y \$(OR_DESIGNS)/\$(DESIGN_NAME)/src,--timescale 1ns/1ps"
set ::env(FP_CORE_UTIL) "45"
