-XVSILangChk=/home/trainee1/riscv-formal/cores/scrv32i/vcf/make_folder/vcst_rtdb/.internal/design/.read_log/readlog_1.log  -Xmonet  -scm /home/trainee1/riscv-formal/cores/scrv32i/vcf/make_folder/vcst_rtdb/.internal/design/rvfi_testbench.xml -Xpartialdesign  -Xmx_esc_hier=wa rvfi_testbench -Xvcstatic_extns=0x40000  -o /home/trainee1/riscv-formal/cores/scrv32i/vcf/make_folder/vcst_rtdb/.internal/design/rvfi_testbench.exe -Mdir=/home/trainee1/riscv-formal/cores/scrv32i/vcf/make_folder/vcst_rtdb/.internal/design/csrc -cm assert  -Xvcstatic_extns=0x4000  -error=noMPD  +warn=noELW_UNBOUND  -Xverdi_elab_opts=-Xprefer_tech_lib  -Xvcstatic_extns=1  -Xsampada=0x100 -Xmarkh=0x400  -libfile_opt 