#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_28__   TYPE_9__ ;
typedef  struct TYPE_27__   TYPE_8__ ;
typedef  struct TYPE_26__   TYPE_7__ ;
typedef  struct TYPE_25__   TYPE_6__ ;
typedef  struct TYPE_24__   TYPE_5__ ;
typedef  struct TYPE_23__   TYPE_4__ ;
typedef  struct TYPE_22__   TYPE_3__ ;
typedef  struct TYPE_21__   TYPE_2__ ;
typedef  struct TYPE_20__   TYPE_1__ ;

/* Type definitions */
typedef  int /*<<< orphan*/  uint32_t ;
struct TYPE_24__ {scalar_t__ lro_flushed; scalar_t__ lro_queued; scalar_t__ lro_bad_csum; } ;
struct TYPE_23__ {scalar_t__ cnt; } ;
struct TYPE_22__ {scalar_t__ cnt; } ;
struct TYPE_21__ {scalar_t__ stall; scalar_t__ defrag; scalar_t__ wake; scalar_t__ deactivate; scalar_t__ activate; scalar_t__ queue_active; scalar_t__ pkt_done; scalar_t__ done; scalar_t__ req; } ;
struct TYPE_20__ {int /*<<< orphan*/  bus_addr; } ;
struct TYPE_27__ {scalar_t__ cnt; scalar_t__ idx; TYPE_1__ dma; TYPE_9__* entry; } ;
struct mxge_slice_state {int /*<<< orphan*/ * fw_stats; TYPE_5__ lc; TYPE_4__ rx_small; TYPE_3__ rx_big; TYPE_2__ tx; TYPE_8__ rx_done; int /*<<< orphan*/  volatile* irq_claim; } ;
struct TYPE_26__ {int rx_ring_size; int num_slices; int rdma_tags_available; int throttle; int /*<<< orphan*/  dev; int /*<<< orphan*/  pause; TYPE_6__* ifp; struct mxge_slice_state* ss; int /*<<< orphan*/  intr_coal_delay; int /*<<< orphan*/  volatile* intr_coal_delay_ptr; scalar_t__ sram; int /*<<< orphan*/  volatile* irq_deassert; } ;
typedef  TYPE_7__ mxge_softc_t ;
typedef  TYPE_8__ mxge_rx_done_t ;
struct TYPE_28__ {int data0; int data2; int /*<<< orphan*/  data1; } ;
typedef  TYPE_9__ mxge_cmd_t ;
typedef  int /*<<< orphan*/  cmd ;
struct TYPE_25__ {int if_flags; } ;

/* Variables and functions */
 int ENXIO ; 
 int IFF_PROMISC ; 
 int /*<<< orphan*/  MXGEFW_CMD_ENABLE_RSS_QUEUES ; 
 int /*<<< orphan*/  MXGEFW_CMD_GET_INTR_COAL_DELAY_OFFSET ; 
 int /*<<< orphan*/  MXGEFW_CMD_GET_IRQ_ACK_OFFSET ; 
 int /*<<< orphan*/  MXGEFW_CMD_GET_IRQ_DEASSERT_OFFSET ; 
 int /*<<< orphan*/  MXGEFW_CMD_GET_MAX_RSS_QUEUES ; 
 int /*<<< orphan*/  MXGEFW_CMD_RESET ; 
 int /*<<< orphan*/  MXGEFW_CMD_SET_INTRQ_DMA ; 
 int /*<<< orphan*/  MXGEFW_CMD_SET_INTRQ_SIZE ; 
 int /*<<< orphan*/  MXGEFW_CMD_SET_THROTTLE_FACTOR ; 
 int /*<<< orphan*/  MXGEFW_DMA_TEST ; 
 int /*<<< orphan*/  MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES ; 
 int /*<<< orphan*/  MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE ; 
 int /*<<< orphan*/  FUNC0 (int /*<<< orphan*/ ) ; 
 int FUNC1 (int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC2 (int /*<<< orphan*/ *,int) ; 
 int /*<<< orphan*/  FUNC3 (int /*<<< orphan*/ ,char*) ; 
 int /*<<< orphan*/  volatile FUNC4 (int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC5 (TYPE_9__*,int /*<<< orphan*/ ,int) ; 
 int /*<<< orphan*/  FUNC6 (TYPE_7__*,int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC7 (TYPE_7__*,int) ; 
 int /*<<< orphan*/  FUNC8 (TYPE_7__*,int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC9 (TYPE_7__*,int) ; 
 int FUNC10 (TYPE_7__*,int /*<<< orphan*/ ,TYPE_9__*) ; 
 int /*<<< orphan*/  FUNC11 (TYPE_7__*) ; 
 int FUNC12 (TYPE_7__*) ; 

__attribute__((used)) static int
FUNC13(mxge_softc_t *sc, int interrupts_setup)
{
	struct mxge_slice_state *ss;
	mxge_rx_done_t *rx_done;
	volatile uint32_t *irq_claim;
	mxge_cmd_t cmd;
	int slice, status;

	/* try to send a reset command to the card to see if it
	   is alive */
	FUNC5(&cmd, 0, sizeof (cmd));
	status = FUNC10(sc, MXGEFW_CMD_RESET, &cmd);
	if (status != 0) {
		FUNC3(sc->dev, "failed reset\n");
		return ENXIO;
	}

	FUNC9(sc, 1);


	/* set the intrq size */
	cmd.data0 = sc->rx_ring_size;
	status = FUNC10(sc, MXGEFW_CMD_SET_INTRQ_SIZE, &cmd);

	/*
	 * Even though we already know how many slices are supported
	 * via mxge_slice_probe(), MXGEFW_CMD_GET_MAX_RSS_QUEUES
	 * has magic side effects, and must be called after a reset.
	 * It must be called prior to calling any RSS related cmds,
	 * including assigning an interrupt queue for anything but
	 * slice 0.  It must also be called *after*
	 * MXGEFW_CMD_SET_INTRQ_SIZE, since the intrq size is used by
	 * the firmware to compute offsets.
	 */
	
	if (sc->num_slices > 1) {
		/* ask the maximum number of slices it supports */
		status = FUNC10(sc, MXGEFW_CMD_GET_MAX_RSS_QUEUES,
					   &cmd);
		if (status != 0) {
			FUNC3(sc->dev,
				      "failed to get number of slices\n");
			return status;
		}
		/*
		 * MXGEFW_CMD_ENABLE_RSS_QUEUES must be called prior
		 * to setting up the interrupt queue DMA
		 */
		cmd.data0 = sc->num_slices;
		cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
#ifdef IFNET_BUF_RING
		cmd.data1 |= MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES;
#endif
		status = FUNC10(sc, MXGEFW_CMD_ENABLE_RSS_QUEUES,
					   &cmd);
		if (status != 0) {
			FUNC3(sc->dev,
				      "failed to set number of slices\n");
			return status;
		}
	}


	if (interrupts_setup) {
		/* Now exchange information about interrupts  */
		for (slice = 0; slice < sc->num_slices; slice++) {
			rx_done = &sc->ss[slice].rx_done;
			FUNC5(rx_done->entry, 0, sc->rx_ring_size);
			cmd.data0 = FUNC1(rx_done->dma.bus_addr);
			cmd.data1 = FUNC0(rx_done->dma.bus_addr);
			cmd.data2 = slice;
			status |= FUNC10(sc,
						MXGEFW_CMD_SET_INTRQ_DMA,
						&cmd);
		}
	}

	status |= FUNC10(sc,
				MXGEFW_CMD_GET_INTR_COAL_DELAY_OFFSET, &cmd);
	

	sc->intr_coal_delay_ptr = (volatile uint32_t *)(sc->sram + cmd.data0);

	status |= FUNC10(sc, MXGEFW_CMD_GET_IRQ_ACK_OFFSET, &cmd);
	irq_claim = (volatile uint32_t *)(sc->sram + cmd.data0);


	status |= FUNC10(sc,  MXGEFW_CMD_GET_IRQ_DEASSERT_OFFSET,
				&cmd);
	sc->irq_deassert = (volatile uint32_t *)(sc->sram + cmd.data0);
	if (status != 0) {
		FUNC3(sc->dev, "failed set interrupt parameters\n");
		return status;
	}
	

	*sc->intr_coal_delay_ptr = FUNC4(sc->intr_coal_delay);

	
	/* run a DMA benchmark */
	(void) FUNC8(sc, MXGEFW_DMA_TEST);

	for (slice = 0; slice < sc->num_slices; slice++) {
		ss = &sc->ss[slice];

		ss->irq_claim = irq_claim + (2 * slice);
		/* reset mcp/driver shared state back to 0 */
		ss->rx_done.idx = 0;
		ss->rx_done.cnt = 0;
		ss->tx.req = 0;
		ss->tx.done = 0;
		ss->tx.pkt_done = 0;
		ss->tx.queue_active = 0;
		ss->tx.activate = 0;
		ss->tx.deactivate = 0;
		ss->tx.wake = 0;
		ss->tx.defrag = 0;
		ss->tx.stall = 0;
		ss->rx_big.cnt = 0;
		ss->rx_small.cnt = 0;
		ss->lc.lro_bad_csum = 0;
		ss->lc.lro_queued = 0;
		ss->lc.lro_flushed = 0;
		if (ss->fw_stats != NULL) {
			FUNC2(ss->fw_stats, sizeof *ss->fw_stats);
		}
	}
	sc->rdma_tags_available = 15;
	status = FUNC12(sc);
	FUNC7(sc, sc->ifp->if_flags & IFF_PROMISC);
	FUNC6(sc, sc->pause);
	FUNC11(sc);
	if (sc->throttle) {
		cmd.data0 = sc->throttle;
		if (FUNC10(sc, MXGEFW_CMD_SET_THROTTLE_FACTOR,
				  &cmd)) {
			FUNC3(sc->dev,
				      "can't enable throttle\n");
		}
	}
	return status;
}