/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* hdlname = "\\top" *)
(* top =  1  *)
(* src = "processor.sv:7.1-235.10" *)
module top(clk, RGB_R, RGB_G, RGB_B, LED);
  (* src = "processor.sv:12.18-12.21" *)
  output LED;
  wire LED;
  (* src = "processor.sv:40.10-40.15" *)
  wire LED_n;
  (* src = "processor.sv:14.14-14.16" *)
  wire [31:0] PC;
  (* src = "processor.sv:15.14-15.21" *)
  wire [31:0] PC_next;
  (* src = "processor.sv:115.1-233.4" *)
  wire [31:0] PC_next_SB_DFFE_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_10_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_11_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_12_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_13_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_14_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_15_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_16_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_17_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_18_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_19_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_20_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_21_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_22_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_23_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_25_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_27_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_28_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_29_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_8_I2;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 29" *)
  wire [29:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I2;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [29:0] PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3;
  wire PC_next_SB_DFFE_Q_E;
  (* src = "processor.sv:11.18-11.23" *)
  output RGB_B;
  wire RGB_B;
  (* src = "processor.sv:43.11-43.18" *)
  wire RGB_B_n;
  (* src = "processor.sv:10.18-10.23" *)
  output RGB_G;
  wire RGB_G;
  (* src = "processor.sv:42.12-42.19" *)
  wire RGB_G_n;
  (* src = "processor.sv:9.18-9.23" *)
  output RGB_R;
  wire RGB_R;
  (* src = "processor.sv:41.10-41.17" *)
  wire RGB_R_n;
  (* src = "processor.sv:24.13-24.17" *)
  wire [4:0] addr;
  (* hdlname = "alu A" *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:2.25-2.26" *)
  wire [31:0] \alu.A ;
  (* hdlname = "alu B" *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:3.25-3.26" *)
  wire [31:0] \alu.B ;
  (* hdlname = "alu clk" *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:7.17-7.20" *)
  wire \alu.clk ;
  (* hdlname = "alu funct3" *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:4.24-4.30" *)
  wire [2:0] \alu.funct3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \alu.funct3_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.funct3_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \alu.funct3_SB_LUT4_I1_O ;
  (* src = "processor.sv:8.17-8.20" *)
  input clk;
  wire clk;
  (* hdlname = "cmp A" *)
  (* src = "processor.sv:93.9-98.2|compare.sv:2.24-2.25" *)
  wire [31:0] \cmp.A ;
  (* hdlname = "cmp B" *)
  (* src = "processor.sv:93.9-98.2|compare.sv:3.24-3.25" *)
  wire [31:0] \cmp.B ;
  (* hdlname = "cmp funct3" *)
  (* src = "processor.sv:93.9-98.2|compare.sv:4.23-4.29" *)
  wire [2:0] \cmp.funct3 ;
  (* src = "processor.sv:91.14-91.21" *)
  wire [31:0] cmp_op1;
  (* src = "processor.sv:92.14-92.21" *)
  wire [31:0] cmp_op2;
  (* hdlname = "d clk" *)
  (* src = "processor.sv:78.9-88.2|decoder.sv:10.17-10.20" *)
  wire \d.clk ;
  (* hdlname = "d funct3" *)
  (* src = "processor.sv:78.9-88.2|decoder.sv:3.24-3.30" *)
  wire [2:0] \d.funct3 ;
  (* hdlname = "d imm" *)
  (* src = "processor.sv:78.9-88.2|decoder.sv:5.25-5.28" *)
  wire [31:0] \d.imm ;
  (* hdlname = "d instruction" *)
  (* src = "processor.sv:78.9-88.2|decoder.sv:2.18-2.29" *)
  wire [31:0] \d.instruction ;
  (* hdlname = "d opcode" *)
  (* src = "processor.sv:78.9-88.2|decoder.sv:9.24-9.30" *)
  wire [6:0] \d.opcode ;
  (* src = "processor.sv:54.14-54.18" *)
  wire [31:0] data;
  wire data_SB_DFFE_Q_E;
  (* src = "processor.sv:89.7-89.11" *)
  wire flag;
  (* src = "processor.sv:16.13-16.19" *)
  wire [2:0] funct3;
  (* src = "processor.sv:18.14-18.17" *)
  wire [31:0] imm;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] imm_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] imm_SB_LUT4_O_30_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_31_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] imm_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_I1_SB_LUT4_I2_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_I3;
  (* src = "processor.sv:77.14-77.28" *)
  wire [31:0] instruction_in;
  (* hdlname = "mem blue" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:35.21-35.25" *)
  wire \mem.blue ;
  wire \mem.blue_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [7:0] \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [7:0] \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [7:0] \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 ;
  (* hdlname = "mem clk" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:25.21-25.24" *)
  wire \mem.clk ;
  (* hdlname = "mem funct3" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:27.27-27.33" *)
  wire [2:0] \mem.funct3 ;
  (* hdlname = "mem green" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:34.21-34.26" *)
  wire \mem.green ;
  wire \mem.green_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [7:0] \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [7:0] \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [7:0] \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 ;
  (* hdlname = "mem led" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:32.21-32.24" *)
  wire \mem.led ;
  wire \mem.led_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [7:0] \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [7:0] \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [7:0] \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 ;
  (* hdlname = "mem leds" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:42.18-42.22" *)
  wire [31:0] \mem.leds ;
  wire \mem.leds_SB_DFFE_Q_10_D ;
  wire \mem.leds_SB_DFFE_Q_11_D ;
  wire \mem.leds_SB_DFFE_Q_12_D ;
  wire \mem.leds_SB_DFFE_Q_13_D ;
  wire \mem.leds_SB_DFFE_Q_14_D ;
  wire \mem.leds_SB_DFFE_Q_15_D ;
  wire \mem.leds_SB_DFFE_Q_16_D ;
  wire \mem.leds_SB_DFFE_Q_17_D ;
  wire \mem.leds_SB_DFFE_Q_18_D ;
  wire \mem.leds_SB_DFFE_Q_19_D ;
  wire \mem.leds_SB_DFFE_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.leds_SB_DFFE_Q_1_D_SB_LUT4_O_I3 ;
  wire \mem.leds_SB_DFFE_Q_20_D ;
  wire \mem.leds_SB_DFFE_Q_21_D ;
  wire \mem.leds_SB_DFFE_Q_22_D ;
  wire \mem.leds_SB_DFFE_Q_23_D ;
  wire \mem.leds_SB_DFFE_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.leds_SB_DFFE_Q_2_D_SB_LUT4_O_I3 ;
  wire \mem.leds_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.leds_SB_DFFE_Q_3_D_SB_LUT4_O_I3 ;
  wire \mem.leds_SB_DFFE_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.leds_SB_DFFE_Q_4_D_SB_LUT4_O_I3 ;
  wire \mem.leds_SB_DFFE_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.leds_SB_DFFE_Q_5_D_SB_LUT4_O_I3 ;
  wire \mem.leds_SB_DFFE_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.leds_SB_DFFE_Q_6_D_SB_LUT4_O_I3 ;
  wire \mem.leds_SB_DFFE_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.leds_SB_DFFE_Q_7_D_SB_LUT4_O_I3 ;
  wire \mem.leds_SB_DFFE_Q_8_D ;
  wire \mem.leds_SB_DFFE_Q_9_D ;
  wire \mem.leds_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.leds_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "mem mem_busy" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:36.18-36.26" *)
  wire \mem.mem_busy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.0_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.0_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.0_WCLKE ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.10_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.10_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.10_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.10_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.10_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  wire \mem.memory.0.10_WDATA ;
  wire \mem.memory.0.10_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.11_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.11_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.11_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.11_RDATA_2 ;
  wire \mem.memory.0.11_RDATA_SB_DFF_Q_D ;
  wire \mem.memory.0.11_WDATA ;
  wire \mem.memory.0.11_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.12_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.12_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.12_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.12_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.12_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.12_WCLKE ;
  wire \mem.memory.0.12_WDATA ;
  wire \mem.memory.0.12_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.12_WDATA_1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.12_WDATA_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.13_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.13_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.13_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.13_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.13_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  wire \mem.memory.0.13_WDATA ;
  wire \mem.memory.0.13_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.13_WDATA_1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.13_WDATA_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.14_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.14_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.14_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.14_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.14_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  wire \mem.memory.0.14_WDATA ;
  wire \mem.memory.0.14_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.14_WDATA_1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.14_WDATA_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.15_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.15_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.15_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.15_RDATA_2 ;
  wire \mem.memory.0.15_RDATA_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.15_RDATA_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2 ;
  wire \mem.memory.0.15_WDATA ;
  wire \mem.memory.0.15_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.15_WDATA_1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.15_WDATA_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.1_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.1_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.1_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.1_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.1_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.2_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.2_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.2_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.2_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.2_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.3_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.3_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.3_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.3_RDATA_2 ;
  wire \mem.memory.0.3_RDATA_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.4_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.4_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.4_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.4_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.4_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.4_WCLKE ;
  wire \mem.memory.0.4_WDATA ;
  wire \mem.memory.0.4_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.5_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.5_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.5_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.5_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.5_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  wire \mem.memory.0.5_WDATA ;
  wire \mem.memory.0.5_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.6_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.6_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.6_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.6_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.6_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  wire \mem.memory.0.6_WDATA ;
  wire \mem.memory.0.6_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.7_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.7_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.7_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.7_RDATA_2 ;
  wire \mem.memory.0.7_RDATA_SB_DFF_Q_D ;
  wire \mem.memory.0.7_WDATA ;
  wire \mem.memory.0.7_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.8_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.8_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.8_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.8_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.8_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.8_WCLKE ;
  wire \mem.memory.0.8_WDATA ;
  wire \mem.memory.0.8_WDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.memory.0.8_WDATA_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.9_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.9_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.9_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "0 1 2 4 5 6 7 8 9 10 12 13 14 15" *)
  wire [15:0] \mem.memory.0.9_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.memory.0.9_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.memory.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  wire \mem.memory.0.9_WDATA ;
  wire \mem.memory.0.9_WDATA_1 ;
  (* hdlname = "mem micros" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:44.18-44.24" *)
  wire [31:0] \mem.micros ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] \mem.micros_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "mem micros_counter" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:48.17-48.31" *)
  wire [3:0] \mem.micros_counter ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:244.31-244.49|/usr/bin/../share/yosys/ice40/arith_map.v:33.23-33.24" *)
  wire [3:0] \mem.micros_counter_SB_DFFSR_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:244.31-244.49|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [3:0] \mem.micros_counter_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:244.31-244.49|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 ;
  wire \mem.micros_counter_SB_LUT4_I0_O ;
  (* hdlname = "mem millis" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:43.18-43.24" *)
  wire [31:0] \mem.millis ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] \mem.millis_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  wire \mem.millis_SB_DFFE_Q_E ;
  (* hdlname = "mem millis_counter" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:47.18-47.32" *)
  wire [13:0] \mem.millis_counter ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:33.23-33.24" *)
  wire [13:0] \mem.millis_counter_SB_DFFSR_Q_13_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [13:0] \mem.millis_counter_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [13:0] \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.millis_counter_SB_LUT4_I0_2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.millis_counter_SB_LUT4_I2_O ;
  (* hdlname = "mem pwm_counter" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:46.17-46.28" *)
  wire [7:0] \mem.pwm_counter ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [7:0] \mem.pwm_counter_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [7:0] \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "mem read_address" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:30.28-30.40" *)
  wire [31:0] \mem.read_address ;
  (* hdlname = "mem read_address0" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:54.11-54.24" *)
  wire \mem.read_address0 ;
  (* hdlname = "mem read_address1" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:55.11-55.24" *)
  wire \mem.read_address1 ;
  (* hdlname = "mem read_data" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:31.28-31.37" *)
  wire [31:0] \mem.read_data ;
  (* hdlname = "mem read_half" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:57.11-57.20" *)
  wire \mem.read_half ;
  (* hdlname = "mem read_unsigned" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:58.11-58.24" *)
  wire \mem.read_unsigned ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.read_unsigned_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.read_unsigned_SB_LUT4_I2_O ;
  (* hdlname = "mem read_value" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:39.18-39.28" *)
  wire [31:0] \mem.read_value ;
  (* hdlname = "mem read_value0" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:63.17-63.28" *)
  wire [7:0] \mem.read_value0 ;
  (* hdlname = "mem read_value1" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:64.17-64.28" *)
  wire [7:0] \mem.read_value1 ;
  (* hdlname = "mem read_value10" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:61.18-61.30" *)
  wire [15:0] \mem.read_value10 ;
  (* hdlname = "mem read_value2" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:65.17-65.28" *)
  wire [7:0] \mem.read_value2 ;
  (* hdlname = "mem read_value3" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:66.17-66.28" *)
  wire [7:0] \mem.read_value3 ;
  (* hdlname = "mem read_value32" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:62.18-62.30" *)
  wire [15:0] \mem.read_value32 ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_10_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_11_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_12_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_13_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_14_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_15_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_16_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_17_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_18_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_19_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_1_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_20_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_21_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_22_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_23_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_24_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_25_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_26_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_27_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_2_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_3_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_4_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_5_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_6_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_7_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_8_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_9_D ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.read_value_SB_DFFN_Q_D ;
  (* hdlname = "mem read_word" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:56.11-56.20" *)
  wire \mem.read_word ;
  (* hdlname = "mem red" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:33.21-33.24" *)
  wire \mem.red ;
  wire \mem.red_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [7:0] \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [7:0] \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [7:0] \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 ;
  (* hdlname = "mem sign_bit0" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:67.11-67.20" *)
  wire \mem.sign_bit0 ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.sign_bit0_SB_DFFN_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.sign_bit0_SB_LUT4_I1_O ;
  (* hdlname = "mem sign_bit1" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:68.11-68.20" *)
  wire \mem.sign_bit1 ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.sign_bit1_SB_DFFN_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.sign_bit1_SB_LUT4_I1_O ;
  (* hdlname = "mem sign_bit2" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:69.11-69.20" *)
  wire \mem.sign_bit2 ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.sign_bit2_SB_DFFN_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \mem.sign_bit2_SB_LUT4_I0_I2 ;
  (* hdlname = "mem sign_bit3" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:70.11-70.20" *)
  wire \mem.sign_bit3 ;
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8" *)
  wire \mem.sign_bit3_SB_DFFN_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \mem.sign_bit3_SB_DFFN_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "mem write_address" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:28.28-28.41" *)
  wire [31:0] \mem.write_address ;
  (* hdlname = "mem write_data" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:29.28-29.38" *)
  wire [31:0] \mem.write_data ;
  (* hdlname = "mem write_mem" *)
  (* src = "processor.sv:32.40-45.2|memory.sv:26.21-26.30" *)
  wire \mem.write_mem ;
  (* src = "processor.sv:31.7-31.15" *)
  wire mem_busy;
  (* src = "processor.sv:26.13-26.23" *)
  wire [2:0] mem_funct3;
  wire mem_funct3_SB_DFFESS_Q_E;
  (* src = "processor.sv:29.14-29.30" *)
  wire [31:0] mem_read_address;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_19_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_21_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_22_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_23_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_24_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_25_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_26_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_27_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_28_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_DFFE_Q_29_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O;
  (* src = "processor.sv:115.1-233.4" *)
  wire [31:0] mem_read_address_SB_DFFE_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_LUT4_I0_5_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_address_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_address_SB_LUT4_I2_O;
  (* src = "processor.sv:30.14-30.27" *)
  wire [31:0] mem_read_data;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_data_SB_LUT4_O_18_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_data_SB_LUT4_O_19_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_data_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_21_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_22_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_23_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_24_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_26_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] mem_read_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_27_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] mem_read_data_SB_LUT4_O_27_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_28_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_29_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_30_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_31_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_read_data_SB_LUT4_O_31_I3;
  (* src = "processor.sv:27.14-27.31" *)
  wire [31:0] mem_write_address;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] mem_write_address_SB_DFFESR_Q_D;
  (* src = "processor.sv:28.14-28.28" *)
  wire [31:0] mem_write_data;
  (* src = "processor.sv:25.7-25.23" *)
  wire mem_write_enable;
  wire mem_write_enable_SB_DFFE_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_write_enable_SB_LUT4_I3_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_write_enable_SB_LUT4_I3_1_O;
  wire mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O;
  wire mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_write_enable_SB_LUT4_I3_2_O;
  wire mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2;
  wire mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] mem_write_enable_SB_LUT4_I3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_write_enable_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* src = "processor.sv:65.14-65.21" *)
  wire [31:0] op1_alu;
  wire op1_alu_SB_DFFE_Q_E;
  (* src = "processor.sv:66.14-66.21" *)
  wire [31:0] op2_alu;
  wire op2_alu_SB_DFFE_Q_10_D;
  wire op2_alu_SB_DFFE_Q_11_D;
  wire op2_alu_SB_DFFE_Q_12_D;
  wire op2_alu_SB_DFFE_Q_13_D;
  wire op2_alu_SB_DFFE_Q_14_D;
  wire op2_alu_SB_DFFE_Q_15_D;
  wire op2_alu_SB_DFFE_Q_16_D;
  wire op2_alu_SB_DFFE_Q_17_D;
  wire op2_alu_SB_DFFE_Q_18_D;
  wire op2_alu_SB_DFFE_Q_19_D;
  wire op2_alu_SB_DFFE_Q_1_D;
  wire op2_alu_SB_DFFE_Q_20_D;
  wire op2_alu_SB_DFFE_Q_21_D;
  wire op2_alu_SB_DFFE_Q_22_D;
  wire op2_alu_SB_DFFE_Q_23_D;
  wire op2_alu_SB_DFFE_Q_24_D;
  wire op2_alu_SB_DFFE_Q_25_D;
  wire op2_alu_SB_DFFE_Q_26_D;
  wire op2_alu_SB_DFFE_Q_27_D;
  wire op2_alu_SB_DFFE_Q_28_D;
  wire op2_alu_SB_DFFE_Q_29_D;
  wire op2_alu_SB_DFFE_Q_2_D;
  wire op2_alu_SB_DFFE_Q_30_D;
  wire op2_alu_SB_DFFE_Q_31_D;
  wire op2_alu_SB_DFFE_Q_3_D;
  wire op2_alu_SB_DFFE_Q_4_D;
  wire op2_alu_SB_DFFE_Q_5_D;
  wire op2_alu_SB_DFFE_Q_6_D;
  wire op2_alu_SB_DFFE_Q_7_D;
  wire op2_alu_SB_DFFE_Q_8_D;
  wire op2_alu_SB_DFFE_Q_9_D;
  wire op2_alu_SB_DFFE_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3;
  (* src = "processor.sv:22.13-22.19" *)
  wire [6:0] opcode;
  (* src = "processor.sv:52.14-52.17" *)
  wire [31:0] rd1;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] rd1_SB_CARRY_I1_CO;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_29_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* src = "processor.sv:53.14-53.17" *)
  wire [31:0] rd2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_10_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_11_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_12_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_13_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_14_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_15_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_16_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_17_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_18_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_19_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_20_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_21_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_22_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_23_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_24_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_25_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_26_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_27_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_28_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_29_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_30_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_31_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_7_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_8_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd2_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* hdlname = "registers clk" *)
  (* src = "processor.sv:55.11-64.2|registers.sv:6.11-6.14" *)
  wire \registers.clk ;
  (* hdlname = "registers read_data1" *)
  (* src = "processor.sv:55.11-64.2|registers.sv:8.25-8.35" *)
  wire [31:0] \registers.read_data1 ;
  (* hdlname = "registers read_data2" *)
  (* src = "processor.sv:55.11-64.2|registers.sv:9.25-9.35" *)
  wire [31:0] \registers.read_data2 ;
  wire [31:0] \registers.registers[0] ;
  wire [31:0] \registers.registers[10] ;
  wire [31:0] \registers.registers[11] ;
  wire [31:0] \registers.registers[12] ;
  wire [31:0] \registers.registers[13] ;
  wire [31:0] \registers.registers[14] ;
  wire [31:0] \registers.registers[15] ;
  wire [31:0] \registers.registers[16] ;
  wire [31:0] \registers.registers[17] ;
  wire [31:0] \registers.registers[18] ;
  wire [31:0] \registers.registers[19] ;
  wire [31:0] \registers.registers[1] ;
  wire [31:0] \registers.registers[20] ;
  wire [31:0] \registers.registers[21] ;
  wire [31:0] \registers.registers[22] ;
  wire [31:0] \registers.registers[23] ;
  wire [31:0] \registers.registers[24] ;
  wire [31:0] \registers.registers[25] ;
  wire [31:0] \registers.registers[26] ;
  wire [31:0] \registers.registers[27] ;
  wire [31:0] \registers.registers[28] ;
  wire [31:0] \registers.registers[29] ;
  wire [31:0] \registers.registers[2] ;
  wire [31:0] \registers.registers[30] ;
  wire [31:0] \registers.registers[31] ;
  wire [31:0] \registers.registers[3] ;
  wire [31:0] \registers.registers[4] ;
  wire [31:0] \registers.registers[5] ;
  wire [31:0] \registers.registers[6] ;
  wire [31:0] \registers.registers[7] ;
  wire [31:0] \registers.registers[8] ;
  wire [31:0] \registers.registers[9] ;
  (* hdlname = "registers write_data" *)
  (* src = "processor.sv:55.11-64.2|registers.sv:7.24-7.34" *)
  wire [31:0] \registers.write_data ;
  (* hdlname = "registers write_enable" *)
  (* src = "processor.sv:55.11-64.2|registers.sv:5.17-5.29" *)
  wire \registers.write_enable ;
  (* src = "processor.sv:99.13-99.18" *)
  wire [2:0] stage;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:228.22-228.31|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "1" *)
  wire [2:0] stage_SB_DFFSR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:228.22-228.31|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] stage_SB_DFFSR_Q_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:230.13-230.22|/usr/bin/../share/yosys/cmp2lut.v:24.22-24.23" *)
  wire stage_SB_DFFSR_Q_R;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:228.22-228.31|/usr/bin/../share/yosys/ice40/arith_map.v:33.23-33.24" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O;
  wire stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O;
  wire stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_14_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* src = "processor.sv:115.1-233.4" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  (* unused_bits = "31" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  wire stage_SB_DFFSR_Q_R_SB_DFFSS_S_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O;
  (* src = "processor.sv:23.7-23.19" *)
  wire write_enable;
  (* src = "processor.sv:115.1-233.4" *)
  wire write_enable_SB_DFFE_Q_D;
  wire write_enable_SB_DFFE_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I1_O;
  wire write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O;
  wire write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O;
  wire write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O;
  wire write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I2_2_I3;
  wire write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O;
  wire write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_enable_SB_LUT4_I2_2_O;
  wire write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O;
  wire write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_enable_SB_LUT4_I2_O;
  wire write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O;
  wire write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O;
  wire write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I3_1_O;
  wire write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_enable_SB_LUT4_I3_O;
  wire write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O;
  wire write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O;
  wire write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O;
  wire write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O;
  wire write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) LED_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.led ),
    .O(LED)
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[10]),
    .I0(imm[9]),
    .I1(PC[9])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_1 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]),
    .I0(imm[8]),
    .I1(PC[8])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_10 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[28]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[29]),
    .I0(imm[28]),
    .I1(PC[28])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_11 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[27]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[28]),
    .I0(imm[27]),
    .I1(PC[27])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_12 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[26]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[27]),
    .I0(imm[26]),
    .I1(PC[26])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_13 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[25]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[26]),
    .I0(imm[25]),
    .I1(PC[25])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_14 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[24]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[25]),
    .I0(imm[24]),
    .I1(PC[24])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_15 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[23]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[24]),
    .I0(imm[23]),
    .I1(PC[23])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_16 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[22]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[23]),
    .I0(imm[22]),
    .I1(PC[22])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_17 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[21]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[22]),
    .I0(imm[21]),
    .I1(PC[21])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_18 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[20]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[21]),
    .I0(imm[20]),
    .I1(PC[20])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_19 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .I0(imm[1]),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2[0])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_2 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]),
    .I0(imm[7]),
    .I1(PC[7])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_20 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[19]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[20]),
    .I0(imm[19]),
    .I1(PC[19])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_21 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[18]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[19]),
    .I0(imm[18]),
    .I1(PC[18])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_22 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[17]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[18]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I1(PC[17])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_23 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[16]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[17]),
    .I0(imm[16]),
    .I1(PC[16])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_24 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[15]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[16]),
    .I0(imm[15]),
    .I1(PC[15])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_25 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[14]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[15]),
    .I0(imm[14]),
    .I1(PC[14])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_26 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[13]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[14]),
    .I0(imm[13]),
    .I1(PC[13])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_27 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[12]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[13]),
    .I0(imm[12]),
    .I1(PC[12])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_28 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[11]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[12]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(PC[11])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_29 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[10]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[11]),
    .I0(imm[10]),
    .I1(PC[10])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_3 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]),
    .I0(imm[6]),
    .I1(PC[6])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_30 (
    .CI(1'h0),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I0(imm[0]),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2[0])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_4 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]),
    .I0(imm[5]),
    .I1(PC[5])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_5 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]),
    .I0(imm[4]),
    .I1(PC[4])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_6 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]),
    .I0(imm[3]),
    .I1(PC[3])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_7 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[30]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[31]),
    .I0(imm[30]),
    .I1(PC[30])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_8 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I0(imm[2]),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[1])
  );
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_SB_CARRY_I1_9 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[29]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[30]),
    .I0(imm[29]),
    .I1(PC[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q (
    .C(clk),
    .D(PC_next[31]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_1 (
    .C(clk),
    .D(PC_next[30]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_10 (
    .C(clk),
    .D(PC_next[21]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_11 (
    .C(clk),
    .D(PC_next[20]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_12 (
    .C(clk),
    .D(PC_next[19]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_13 (
    .C(clk),
    .D(PC_next[18]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_14 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[17])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_15 (
    .C(clk),
    .D(PC_next[16]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_16 (
    .C(clk),
    .D(PC_next[15]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_17 (
    .C(clk),
    .D(PC_next[14]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_18 (
    .C(clk),
    .D(PC_next[13]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_19 (
    .C(clk),
    .D(PC_next[12]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_2 (
    .C(clk),
    .D(PC_next[29]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_20 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[11])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_21 (
    .C(clk),
    .D(PC_next[10]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[10])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_22 (
    .C(clk),
    .D(PC_next[9]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_23 (
    .C(clk),
    .D(PC_next[8]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_24 (
    .C(clk),
    .D(PC_next[7]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_25 (
    .C(clk),
    .D(PC_next[6]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_26 (
    .C(clk),
    .D(PC_next[5]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_27 (
    .C(clk),
    .D(PC_next[4]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_28 (
    .C(clk),
    .D(PC_next[3]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_29 (
    .C(clk),
    .D(PC_next[2]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_3 (
    .C(clk),
    .D(PC_next[28]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_30 (
    .C(clk),
    .D(PC_next[1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_31 (
    .C(clk),
    .D(PC_next[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_4 (
    .C(clk),
    .D(PC_next[27]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_5 (
    .C(clk),
    .D(PC_next[26]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[26])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_6 (
    .C(clk),
    .D(PC_next[25]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_7 (
    .C(clk),
    .D(PC_next[24]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_8 (
    .C(clk),
    .D(PC_next[23]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_SB_DFFE_Q_9 (
    .C(clk),
    .D(PC_next[22]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .Q(PC[22])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[31]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_1 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[30]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_10 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[21]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_11 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[20]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_12 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[19]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_13 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[18]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_14 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[17]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_15 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[16]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_16 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[15]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_17 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[14]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_18 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[13]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_19 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[12]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_2 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[29]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_20 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[11]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_21 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[10]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[10])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_22 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[9]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_23 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[8]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_24 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[7]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_25 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[6]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_26 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[5]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_27 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[4]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_28 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[3]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_29 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[2]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_3 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[28]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_30 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[1]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_31 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[0]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_4 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[27]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_5 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[26]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[26])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_6 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[25]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_7 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[24]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_8 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[23]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE PC_next_SB_DFFE_Q_9 (
    .C(clk),
    .D(PC_next_SB_DFFE_Q_D[22]),
    .E(PC_next_SB_DFFE_Q_E),
    .Q(PC_next[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4774)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O (
    .I0(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0[2]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[29]),
    .O(PC_next_SB_DFFE_Q_D[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[28]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[19]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_10_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[18]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_11_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[17]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_12_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[16]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_13_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[15]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_14_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[14]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_15_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[13]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_16_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[12]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_17_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[11]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_18_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[10]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_19_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[27]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_2_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[9]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_20_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[8]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_21_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[7]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_22_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[6]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_23_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[5]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_24_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[4]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_25_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[3]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_26_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[2]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_27_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[1]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_28_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_29_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[26]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_3_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2[0]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2[0]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[25]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_4_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[24]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_5_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[23]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_6_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[22]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_7_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[21]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_8_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I2[0]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(PC_next_SB_DFFE_Q_D[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[11]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[9]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[10]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[8]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[28]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[26]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[27]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[25]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[26]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[24]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[25]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[23]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[24]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[22]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[23]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[21]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[22]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[20]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[3]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[21]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[19]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[20]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[18]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[9]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[7]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[19]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[17]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[18]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[16]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[17]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[15]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[16]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[14]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[15]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[13]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[14]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[12]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[13]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[11]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[12]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[10]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[8]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[6]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[7]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[5]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[6]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[4]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[5]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[3]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[4]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[30]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[28]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(PC[29]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[27]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[9]),
    .I2(PC[9]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(imm[8]),
    .I2(PC[8]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(imm[29]),
    .I2(PC[29]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(imm[28]),
    .I2(PC[28]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(imm[27]),
    .I2(PC[27]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(imm[26]),
    .I2(PC[26]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[26]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(imm[25]),
    .I2(PC[25]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(imm[24]),
    .I2(PC[24]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(imm[23]),
    .I2(PC[23]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(imm[22]),
    .I2(PC[22]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(imm[21]),
    .I2(PC[21]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(imm[20]),
    .I2(PC[20]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(imm[7]),
    .I2(PC[7]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(imm[1]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2[0]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(imm[19]),
    .I2(PC[19]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(imm[18]),
    .I2(PC[18]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I2(PC[17]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[17]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(imm[16]),
    .I2(PC[16]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(imm[15]),
    .I2(PC[15]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[15]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(imm[14]),
    .I2(PC[14]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[14]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(imm[13]),
    .I2(PC[13]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[13]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(imm[12]),
    .I2(PC[12]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[12]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(PC[11]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[11]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(imm[6]),
    .I2(PC[6]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(imm[10]),
    .I2(PC[10]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[10]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(imm[0]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2[0]),
    .I3(1'h0),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(imm[5]),
    .I2(PC[5]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(imm[4]),
    .I2(PC[4]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(imm[3]),
    .I2(PC[3]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(imm[31]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0[2]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(imm[30]),
    .I2(PC[30]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:166.29-166.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(imm[2]),
    .I2(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .I3(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O[0])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[9]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[10]),
    .I0(1'h0),
    .I1(PC[11])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[8]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[9]),
    .I0(1'h0),
    .I1(PC[10])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[26]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[27]),
    .I0(1'h0),
    .I1(PC[28])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[25]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[26]),
    .I0(1'h0),
    .I1(PC[27])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[24]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[25]),
    .I0(1'h0),
    .I1(PC[26])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[23]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[24]),
    .I0(1'h0),
    .I1(PC[25])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_14 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[22]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[23]),
    .I0(1'h0),
    .I1(PC[24])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_15 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[21]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[22]),
    .I0(1'h0),
    .I1(PC[23])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_16 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[20]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[21]),
    .I0(1'h0),
    .I1(PC[22])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_17 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[2]),
    .I0(1'h0),
    .I1(PC[3])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_18 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[19]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[20]),
    .I0(1'h0),
    .I1(PC[21])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_19 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[18]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[19]),
    .I0(1'h0),
    .I1(PC[20])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[7]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[8]),
    .I0(1'h0),
    .I1(PC[9])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_20 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[17]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[18]),
    .I0(1'h0),
    .I1(PC[19])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_21 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[16]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[17]),
    .I0(1'h0),
    .I1(PC[18])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_22 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[15]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[16]),
    .I0(1'h0),
    .I1(PC[17])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_23 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[14]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[15]),
    .I0(1'h0),
    .I1(PC[16])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_24 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[13]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[14]),
    .I0(1'h0),
    .I1(PC[15])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_25 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[12]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[13]),
    .I0(1'h0),
    .I1(PC[14])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_26 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[11]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[12]),
    .I0(1'h0),
    .I1(PC[13])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_27 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[10]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[11]),
    .I0(1'h0),
    .I1(PC[12])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[6]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[7]),
    .I0(1'h0),
    .I1(PC[8])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[5]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[6]),
    .I0(1'h0),
    .I1(PC[7])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[4]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[5]),
    .I0(1'h0),
    .I1(PC[6])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[3]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[4]),
    .I0(1'h0),
    .I1(PC[5])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[2]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[3]),
    .I0(1'h0),
    .I1(PC[4])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[28]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[29]),
    .I0(1'h0),
    .I1(PC[30])
  );
  (* src = "processor.sv:120.24-120.30|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9 (
    .CI(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[27]),
    .CO(PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[28]),
    .I0(1'h0),
    .I1(PC[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) RGB_B_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.blue ),
    .O(RGB_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) RGB_G_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.green ),
    .O(RGB_G)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) RGB_R_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.red ),
    .O(RGB_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \alu.funct3_SB_LUT4_I0  (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(\alu.funct3_SB_LUT4_I0_I3 [3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \alu.funct3_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\alu.funct3_SB_LUT4_I0_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \alu.funct3_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \alu.funct3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \alu.funct3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \alu.funct3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I3(instruction_in[14]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \alu.funct3_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I3(instruction_in[13]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q (
    .C(clk),
    .D(\registers.read_data1 [31]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_1 (
    .C(clk),
    .D(\registers.read_data1 [30]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_10 (
    .C(clk),
    .D(\registers.read_data1 [21]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_11 (
    .C(clk),
    .D(\registers.read_data1 [20]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_12 (
    .C(clk),
    .D(\registers.read_data1 [19]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_13 (
    .C(clk),
    .D(\registers.read_data1 [18]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_14 (
    .C(clk),
    .D(\registers.read_data1 [17]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_15 (
    .C(clk),
    .D(\registers.read_data1 [16]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_16 (
    .C(clk),
    .D(\registers.read_data1 [15]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_17 (
    .C(clk),
    .D(\registers.read_data1 [14]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_18 (
    .C(clk),
    .D(\registers.read_data1 [13]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_19 (
    .C(clk),
    .D(\registers.read_data1 [12]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_2 (
    .C(clk),
    .D(\registers.read_data1 [29]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_20 (
    .C(clk),
    .D(\registers.read_data1 [11]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[11])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_21 (
    .C(clk),
    .D(\registers.read_data1 [10]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_22 (
    .C(clk),
    .D(\registers.read_data1 [9]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_23 (
    .C(clk),
    .D(\registers.read_data1 [8]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_24 (
    .C(clk),
    .D(\registers.read_data1 [7]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_25 (
    .C(clk),
    .D(\registers.read_data1 [6]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_26 (
    .C(clk),
    .D(\registers.read_data1 [5]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_27 (
    .C(clk),
    .D(\registers.read_data1 [4]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_28 (
    .C(clk),
    .D(\registers.read_data1 [3]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_29 (
    .C(clk),
    .D(\registers.read_data1 [2]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_3 (
    .C(clk),
    .D(\registers.read_data1 [28]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_30 (
    .C(clk),
    .D(\registers.read_data1 [1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_31 (
    .C(clk),
    .D(\registers.read_data1 [0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_4 (
    .C(clk),
    .D(\registers.read_data1 [27]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_5 (
    .C(clk),
    .D(\registers.read_data1 [26]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_6 (
    .C(clk),
    .D(\registers.read_data1 [25]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_7 (
    .C(clk),
    .D(\registers.read_data1 [24]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_8 (
    .C(clk),
    .D(\registers.read_data1 [23]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op1_SB_DFFE_Q_9 (
    .C(clk),
    .D(\registers.read_data1 [22]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op1[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[15]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[14]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[13]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[12]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[11]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[9]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[8]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[7]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[5]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[4]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_28 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_29 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_30 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) cmp_op1_SB_LUT4_I3_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(cmp_op1[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[22])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q (
    .C(clk),
    .D(\registers.read_data2 [31]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_1 (
    .C(clk),
    .D(\registers.read_data2 [30]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_10 (
    .C(clk),
    .D(\registers.read_data2 [21]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_11 (
    .C(clk),
    .D(\registers.read_data2 [20]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_12 (
    .C(clk),
    .D(\registers.read_data2 [19]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_13 (
    .C(clk),
    .D(\registers.read_data2 [18]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_14 (
    .C(clk),
    .D(\registers.read_data2 [17]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_15 (
    .C(clk),
    .D(\registers.read_data2 [16]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_16 (
    .C(clk),
    .D(\registers.read_data2 [15]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_17 (
    .C(clk),
    .D(\registers.read_data2 [14]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_18 (
    .C(clk),
    .D(\registers.read_data2 [13]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_19 (
    .C(clk),
    .D(\registers.read_data2 [12]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_2 (
    .C(clk),
    .D(\registers.read_data2 [29]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_20 (
    .C(clk),
    .D(\registers.read_data2 [11]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[11])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_21 (
    .C(clk),
    .D(\registers.read_data2 [10]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_22 (
    .C(clk),
    .D(\registers.read_data2 [9]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_23 (
    .C(clk),
    .D(\registers.read_data2 [8]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_24 (
    .C(clk),
    .D(\registers.read_data2 [7]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_25 (
    .C(clk),
    .D(\registers.read_data2 [6]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_26 (
    .C(clk),
    .D(\registers.read_data2 [5]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_27 (
    .C(clk),
    .D(\registers.read_data2 [4]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_28 (
    .C(clk),
    .D(\registers.read_data2 [3]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_29 (
    .C(clk),
    .D(\registers.read_data2 [2]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_3 (
    .C(clk),
    .D(\registers.read_data2 [28]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_30 (
    .C(clk),
    .D(\registers.read_data2 [1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_31 (
    .C(clk),
    .D(\registers.read_data2 [0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_4 (
    .C(clk),
    .D(\registers.read_data2 [27]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_5 (
    .C(clk),
    .D(\registers.read_data2 [26]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_6 (
    .C(clk),
    .D(\registers.read_data2 [25]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_7 (
    .C(clk),
    .D(\registers.read_data2 [24]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_8 (
    .C(clk),
    .D(\registers.read_data2 [23]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE cmp_op2_SB_DFFE_Q_9 (
    .C(clk),
    .D(\registers.read_data2 [22]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(cmp_op2[22])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[31]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_1 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[30]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_10 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[21]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_11 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[20]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_12 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[19]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_13 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[18]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_14 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[17]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [17])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_15 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[16]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_16 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[15]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_17 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[14]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_18 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[13]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_19 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[12]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_2 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[29]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_20 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[11]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [11])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_21 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[10]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [10])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_22 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[9]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_23 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[8]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_24 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[7]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_25 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[6]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_26 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[5]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_27 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[4]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_28 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_29 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_3 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[28]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_30 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_31 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_4 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[27]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_5 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[26]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [26])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_6 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[25]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_7 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[24]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_8 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[23]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE data_SB_DFFE_Q_9 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[22]),
    .E(data_SB_DFFE_Q_E),
    .Q(\registers.write_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(imm[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(instruction_in[20]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(instruction_in[19]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(imm[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(instruction_in[18]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(imm[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(instruction_in[17]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(instruction_in[16]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(imm[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(instruction_in[15]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(imm[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(instruction_in[14]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(imm[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(instruction_in[13]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(imm[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) imm_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]),
    .I3(imm_SB_LUT4_O_I3[2]),
    .O(imm[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) imm_SB_LUT4_O_20 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]),
    .I1(imm_SB_LUT4_O_31_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .I3(imm_SB_LUT4_O_31_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_26_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]),
    .O(imm[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_26_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]),
    .O(imm[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_26_I2[0]),
    .I3(instruction_in[28]),
    .O(imm[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_26_I2[0]),
    .I3(instruction_in[27]),
    .O(imm[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_26_I2[0]),
    .I3(instruction_in[26]),
    .O(imm[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_26_I2[0]),
    .I3(instruction_in[25]),
    .O(imm[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_26_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_30_I2[0]),
    .I3(write_enable_SB_LUT4_I2_O[1]),
    .O(imm_SB_LUT4_O_26_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) imm_SB_LUT4_O_27 (
    .I0(write_enable_SB_LUT4_I2_O[1]),
    .I1(instruction_in[11]),
    .I2(imm_SB_LUT4_O_30_I2[0]),
    .I3(instruction_in[24]),
    .O(imm[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) imm_SB_LUT4_O_28 (
    .I0(write_enable_SB_LUT4_I2_O[1]),
    .I1(instruction_in[10]),
    .I2(imm_SB_LUT4_O_30_I2[0]),
    .I3(instruction_in[23]),
    .O(imm[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) imm_SB_LUT4_O_29 (
    .I0(write_enable_SB_LUT4_I2_O[1]),
    .I1(instruction_in[9]),
    .I2(imm_SB_LUT4_O_30_I2[0]),
    .I3(instruction_in[22]),
    .O(imm[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(instruction_in[28]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) imm_SB_LUT4_O_30 (
    .I0(write_enable_SB_LUT4_I2_O[1]),
    .I1(write_enable_SB_LUT4_I2_O[0]),
    .I2(imm_SB_LUT4_O_30_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .O(imm[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_30_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I3(imm_SB_LUT4_O_31_I2[1]),
    .O(imm_SB_LUT4_O_30_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) imm_SB_LUT4_O_31 (
    .I0(write_enable_SB_LUT4_I2_O[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]),
    .I2(imm_SB_LUT4_O_31_I2[1]),
    .I3(instruction_in[20]),
    .O(imm[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) imm_SB_LUT4_O_31_I2_SB_LUT4_O (
    .I0(write_enable_SB_LUT4_I2_O[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I3(instruction_in[20]),
    .O(imm_SB_LUT4_O_31_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_31_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]),
    .O(imm_SB_LUT4_O_31_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(instruction_in[27]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(instruction_in[26]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(instruction_in[25]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(instruction_in[24]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(instruction_in[23]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) imm_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(instruction_in[22]),
    .I3(imm_SB_LUT4_O_9_I3[2]),
    .O(imm[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_26_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(imm_SB_LUT4_O_9_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_I3[0]),
    .I3(instruction_in[19]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_I3[0]),
    .I3(instruction_in[18]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_I3[0]),
    .I3(instruction_in[17]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O (
    .I0(\registers.registers[12] [2]),
    .I1(\registers.registers[14] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_I3[3]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [2]),
    .I1(\registers.registers[11] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [2]),
    .I1(\registers.registers[9] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [2]),
    .I1(\registers.registers[15] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_I3[0]),
    .I3(instruction_in[16]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_I3[0]),
    .I3(instruction_in[15]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O[0]),
    .I1(imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O[1]),
    .I2(imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [2]),
    .I1(\registers.registers[26] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [2]),
    .I1(\registers.registers[31] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [2]),
    .I1(\registers.registers[29] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [2]),
    .I1(\registers.registers[27] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .O(imm_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) imm_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(write_enable_SB_LUT4_I2_O[1]),
    .I2(imm_SB_LUT4_O_31_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(imm_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_1 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_10 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_11 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_12 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_13 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_14 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[17])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_15 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_16 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_17 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_18 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_19 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_2 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_20 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[11])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_21 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[10])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_22 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_23 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(write_enable_SB_LUT4_I2_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_24 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(write_enable_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_25 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_26 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_27 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_28 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(opcode[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_29 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(opcode[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_3 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_30 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(opcode[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_31 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(opcode[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_4 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_5 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[26])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_6 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_7 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_8 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE instruction_in_SB_DFFE_Q_9 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .Q(instruction_in[22])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.blue_SB_DFF_Q  (
    .C(clk),
    .D(\mem.blue_SB_DFF_Q_D ),
    .Q(\mem.blue )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mem.blue_SB_DFF_Q_D )
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .CO(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\mem.pwm_counter [7]),
    .I1(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .CO(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .I0(\mem.pwm_counter [6]),
    .I1(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .CO(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .I0(\mem.pwm_counter [5]),
    .I1(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .CO(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .I0(\mem.pwm_counter [4]),
    .I1(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .CO(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .I0(\mem.pwm_counter [3]),
    .I1(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .CO(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .I0(\mem.pwm_counter [2]),
    .I1(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1]),
    .CO(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .I0(\mem.pwm_counter [1]),
    .I1(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:222.18-222.41|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(1'h1),
    .CO(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1]),
    .I0(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [7]),
    .O(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [6]),
    .O(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [5]),
    .O(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [4]),
    .O(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [3]),
    .O(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [2]),
    .O(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [1]),
    .O(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [0]),
    .O(\mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.green_SB_DFF_Q  (
    .C(clk),
    .D(\mem.green_SB_DFF_Q_D ),
    .Q(\mem.green )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mem.green_SB_DFF_Q_D )
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .CO(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\mem.pwm_counter [7]),
    .I1(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .CO(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .I0(\mem.pwm_counter [6]),
    .I1(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .CO(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .I0(\mem.pwm_counter [5]),
    .I1(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .CO(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .I0(\mem.pwm_counter [4]),
    .I1(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .CO(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .I0(\mem.pwm_counter [3]),
    .I1(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .CO(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .I0(\mem.pwm_counter [2]),
    .I1(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1]),
    .CO(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .I0(\mem.pwm_counter [1]),
    .I1(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:221.19-221.43|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(1'h1),
    .CO(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1]),
    .I0(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [15]),
    .O(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [14]),
    .O(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [13]),
    .O(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [12]),
    .O(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [11]),
    .O(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [10]),
    .O(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [9]),
    .O(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [8]),
    .O(\mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.led_SB_DFF_Q  (
    .C(clk),
    .D(\mem.led_SB_DFF_Q_D ),
    .Q(\mem.led )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mem.led_SB_DFF_Q_D )
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .CO(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\mem.pwm_counter [7]),
    .I1(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .CO(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .I0(\mem.pwm_counter [6]),
    .I1(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .CO(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .I0(\mem.pwm_counter [5]),
    .I1(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .CO(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .I0(\mem.pwm_counter [4]),
    .I1(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .CO(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .I0(\mem.pwm_counter [3]),
    .I1(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .CO(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .I0(\mem.pwm_counter [2]),
    .I1(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1]),
    .CO(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .I0(\mem.pwm_counter [1]),
    .I1(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:219.17-219.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(1'h1),
    .CO(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1]),
    .I0(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .O(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [30]),
    .O(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [29]),
    .O(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [28]),
    .O(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [27]),
    .O(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [26]),
    .O(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [25]),
    .O(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [24]),
    .O(\mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_D ),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_1  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_1_D ),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_10  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_10_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O),
    .Q(\mem.leds [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[29]),
    .I3(\mem.leds_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_10_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_11  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_11_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O),
    .Q(\mem.leds [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[28]),
    .I3(\mem.leds_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_11_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_12  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_12_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O),
    .Q(\mem.leds [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[27]),
    .I3(\mem.leds_SB_DFFE_Q_4_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_12_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_13  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_13_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O),
    .Q(\mem.leds [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[26]),
    .I3(\mem.leds_SB_DFFE_Q_5_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_13_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_14  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_14_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O),
    .Q(\mem.leds [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[25]),
    .I3(\mem.leds_SB_DFFE_Q_6_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_14_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_15  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_15_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O),
    .Q(\mem.leds [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[24]),
    .I3(\mem.leds_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_15_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_16  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_16_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.leds_SB_DFFE_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[7]),
    .I2(mem_write_data[23]),
    .I3(mem_funct3[1]),
    .O(\mem.leds_SB_DFFE_Q_16_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_17  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_17_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.leds_SB_DFFE_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[6]),
    .I2(mem_write_data[22]),
    .I3(mem_funct3[1]),
    .O(\mem.leds_SB_DFFE_Q_17_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_18  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_18_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.leds_SB_DFFE_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[5]),
    .I2(mem_write_data[21]),
    .I3(mem_funct3[1]),
    .O(\mem.leds_SB_DFFE_Q_18_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_19  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_19_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.leds_SB_DFFE_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[4]),
    .I2(mem_write_data[20]),
    .I3(mem_funct3[1]),
    .O(\mem.leds_SB_DFFE_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[14]),
    .I3(\mem.leds_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \mem.leds_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_data[6]),
    .I1(mem_write_data[14]),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(\mem.leds_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_2  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_2_D ),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_20  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_20_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.leds_SB_DFFE_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[3]),
    .I2(mem_write_data[19]),
    .I3(mem_funct3[1]),
    .O(\mem.leds_SB_DFFE_Q_20_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_21  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_21_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.leds_SB_DFFE_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[2]),
    .I2(mem_write_data[18]),
    .I3(mem_funct3[1]),
    .O(\mem.leds_SB_DFFE_Q_21_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_22  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_22_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.leds_SB_DFFE_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[1]),
    .I2(mem_write_data[17]),
    .I3(mem_funct3[1]),
    .O(\mem.leds_SB_DFFE_Q_22_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_23  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_23_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.leds_SB_DFFE_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[0]),
    .I2(mem_write_data[16]),
    .I3(mem_funct3[1]),
    .O(\mem.leds_SB_DFFE_Q_23_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_24  (
    .C(clk),
    .D(mem_write_data[7]),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(\mem.leds [7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_25  (
    .C(clk),
    .D(mem_write_data[6]),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(\mem.leds [6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_26  (
    .C(clk),
    .D(mem_write_data[5]),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(\mem.leds [5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_27  (
    .C(clk),
    .D(mem_write_data[4]),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(\mem.leds [4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_28  (
    .C(clk),
    .D(mem_write_data[3]),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(\mem.leds [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_29  (
    .C(clk),
    .D(mem_write_data[2]),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(\mem.leds [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[13]),
    .I3(\mem.leds_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \mem.leds_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_data[5]),
    .I1(mem_write_data[13]),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(\mem.leds_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_3  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_3_D ),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_30  (
    .C(clk),
    .D(mem_write_data[1]),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(\mem.leds [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_31  (
    .C(clk),
    .D(mem_write_data[0]),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(\mem.leds [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[12]),
    .I3(\mem.leds_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \mem.leds_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_data[4]),
    .I1(mem_write_data[12]),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(\mem.leds_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_4  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_4_D ),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[11]),
    .I3(\mem.leds_SB_DFFE_Q_4_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \mem.leds_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_data[3]),
    .I1(mem_write_data[11]),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(\mem.leds_SB_DFFE_Q_4_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_5  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_5_D ),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[10]),
    .I3(\mem.leds_SB_DFFE_Q_5_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \mem.leds_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_data[2]),
    .I1(mem_write_data[10]),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(\mem.leds_SB_DFFE_Q_5_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_6  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_6_D ),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[9]),
    .I3(\mem.leds_SB_DFFE_Q_6_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \mem.leds_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_data[1]),
    .I1(mem_write_data[9]),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(\mem.leds_SB_DFFE_Q_6_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_7  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_7_D ),
    .E(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O),
    .Q(\mem.leds [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[8]),
    .I3(\mem.leds_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \mem.leds_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_data[0]),
    .I1(mem_write_data[8]),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(\mem.leds_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_8  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_8_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O),
    .Q(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[31]),
    .I3(\mem.leds_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_8_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:165.5-214.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.leds_SB_DFFE_Q_9  (
    .C(clk),
    .D(\mem.leds_SB_DFFE_Q_9_D ),
    .E(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O),
    .Q(\mem.leds [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[30]),
    .I3(\mem.leds_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \mem.leds_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_data[15]),
    .I3(\mem.leds_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\mem.leds_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \mem.leds_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_data[7]),
    .I1(mem_write_data[15]),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(\mem.leds_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.leds_SB_LUT4_I0  (
    .I0(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [31]),
    .O(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h000000000000000000000000000000000000000000000101ffffffffffffffff),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.0_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.0_WCLKE [1]),
    .WDATA({ 4'hx, mem_write_data[1], 7'hxx, mem_write_data[0], 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.0_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(mem_write_data[0]),
    .Q(\mem.memory.0.0_RDATA_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \mem.memory.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.0_RDATA_1 [0]),
    .I1(\mem.memory.0.0_RDATA_2 [3]),
    .I2(\mem.memory.0.3_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.0_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\mem.memory.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.0_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I1(\mem.leds [0]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.memory.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(mem_write_data[1]),
    .Q(\mem.memory.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.0_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.0_RDATA_2 [11]),
    .I1(\mem.memory.0.0_RDATA [1]),
    .I2(\mem.memory.0.3_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.0_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.0_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_read_address_SB_LUT4_I0_5_O[0]),
    .I2(mem_read_address_SB_LUT4_I0_5_O[1]),
    .I3(mem_read_address_SB_LUT4_I0_5_O[2]),
    .O(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [1]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [1]),
    .O(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \mem.memory.0.0_WCLKE_SB_LUT4_O  (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I2(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .O(\mem.memory.0.0_WCLKE [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000001010000000000000000),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.1  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.1_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.0_WCLKE [1]),
    .WDATA({ 4'hx, mem_write_data[3], 7'hxx, mem_write_data[2], 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000000013202120285850808),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.10  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.10_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.8_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.10_WDATA , 7'hxx, \mem.memory.0.10_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.10_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.10_WDATA_1 ),
    .Q(\mem.memory.0.10_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.10_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.10_RDATA_2 [3]),
    .I1(\mem.memory.0.10_RDATA_1 [1]),
    .I2(\mem.memory.0.9_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.10_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [20]),
    .I2(\mem.memory.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.10_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [20]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [20]),
    .O(\mem.memory.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.10_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.10_WDATA ),
    .Q(\mem.memory.0.10_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.10_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.10_RDATA_2 [11]),
    .I1(\mem.memory.0.10_RDATA [1]),
    .I2(\mem.memory.0.9_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.10_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [21]),
    .I2(\mem.memory.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.10_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [21]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [21]),
    .O(\mem.memory.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.10_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[4]),
    .I2(mem_write_data[20]),
    .I3(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.10_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.10_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[5]),
    .I2(mem_write_data[21]),
    .I3(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.10_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000000003f32b2969d8ff938),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.11  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.11_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.8_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.11_WDATA , 7'hxx, \mem.memory.0.11_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.11_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.11_WDATA_1 ),
    .Q(\mem.memory.0.11_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.11_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.11_RDATA_2 [3]),
    .I1(\mem.memory.0.11_RDATA_1 [1]),
    .I2(\mem.memory.0.9_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.11_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [22]),
    .I2(\mem.memory.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.11_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [22]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [22]),
    .O(\mem.memory.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.11_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.11_RDATA_SB_DFF_Q_D ),
    .Q(\mem.memory.0.9_RDATA_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.11_RDATA_SB_DFF_Q_1  (
    .C(clk),
    .D(\mem.memory.0.11_WDATA ),
    .Q(\mem.memory.0.11_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.memory.0.11_RDATA_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.8_WCLKE [0]),
    .I3(\mem.memory.0.8_WCLKE [1]),
    .O(\mem.memory.0.11_RDATA_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.11_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[6]),
    .I2(mem_write_data[22]),
    .I3(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.11_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.11_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[7]),
    .I2(mem_write_data[23]),
    .I3(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.11_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000001012f02b7804f00bfb1),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.12  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.12_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.12_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.12_WDATA , 7'hxx, \mem.memory.0.12_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.12_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.12_WDATA_1 ),
    .Q(\mem.memory.0.12_RDATA_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \mem.memory.0.12_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.12_RDATA_1 [0]),
    .I1(\mem.memory.0.12_RDATA_2 [3]),
    .I2(\mem.memory.0.15_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.12_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [24]),
    .I2(\mem.memory.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.12_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [24]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [24]),
    .O(\mem.memory.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.12_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.12_WDATA ),
    .Q(\mem.memory.0.12_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.12_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.12_RDATA_2 [11]),
    .I1(\mem.memory.0.12_RDATA [1]),
    .I2(\mem.memory.0.15_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.12_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [25]),
    .I2(\mem.memory.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.12_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [25]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [25]),
    .O(\mem.memory.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \mem.memory.0.12_WCLKE_SB_LUT4_O  (
    .I0(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0]),
    .I1(mem_write_address[6]),
    .I2(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[2]),
    .I3(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[3]),
    .O(\mem.memory.0.8_WCLKE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \mem.memory.0.12_WCLKE_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .O(\mem.memory.0.12_WCLKE [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \mem.memory.0.12_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.memory.0.12_WDATA_1_SB_LUT4_O_I1 [0]),
    .I2(mem_write_data[0]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.12_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.memory.0.12_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[24]),
    .I2(mem_write_data[8]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.12_WDATA_1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \mem.memory.0.12_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.memory.0.12_WDATA_SB_LUT4_O_I1 [0]),
    .I2(mem_write_data[1]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.12_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[25]),
    .I2(mem_write_data[9]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.12_WDATA_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000001002f0f37375f5fbdbd),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.13  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.13_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.12_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.13_WDATA , 7'hxx, \mem.memory.0.13_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.13_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.13_WDATA_1 ),
    .Q(\mem.memory.0.13_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.13_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.13_RDATA_2 [3]),
    .I1(\mem.memory.0.13_RDATA_1 [1]),
    .I2(\mem.memory.0.15_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.13_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [26]),
    .I2(\mem.memory.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.13_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [26]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [26]),
    .O(\mem.memory.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.13_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.13_WDATA ),
    .Q(\mem.memory.0.13_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.13_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.13_RDATA_2 [11]),
    .I1(\mem.memory.0.13_RDATA [1]),
    .I2(\mem.memory.0.15_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.13_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [27]),
    .I2(\mem.memory.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.13_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [27]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [27]),
    .O(\mem.memory.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \mem.memory.0.13_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.memory.0.13_WDATA_1_SB_LUT4_O_I1 [0]),
    .I2(mem_write_data[2]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.13_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.memory.0.13_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[26]),
    .I2(mem_write_data[10]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.13_WDATA_1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \mem.memory.0.13_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.memory.0.13_WDATA_SB_LUT4_O_I1 [0]),
    .I2(mem_write_data[3]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.13_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.memory.0.13_WDATA_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[27]),
    .I2(mem_write_data[11]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.13_WDATA_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000001012d2d37374f4fbdbd),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.14  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.14_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.12_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.14_WDATA , 7'hxx, \mem.memory.0.14_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.14_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.14_WDATA_1 ),
    .Q(\mem.memory.0.14_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.14_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.14_RDATA_2 [3]),
    .I1(\mem.memory.0.14_RDATA_1 [1]),
    .I2(\mem.memory.0.15_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.14_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [28]),
    .I2(\mem.memory.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.14_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [28]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [28]),
    .O(\mem.memory.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.14_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.14_WDATA ),
    .Q(\mem.memory.0.14_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.14_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.14_RDATA_2 [11]),
    .I1(\mem.memory.0.14_RDATA [1]),
    .I2(\mem.memory.0.15_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.14_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [29]),
    .I2(\mem.memory.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.14_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [29]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [29]),
    .O(\mem.memory.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \mem.memory.0.14_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.memory.0.14_WDATA_1_SB_LUT4_O_I1 [0]),
    .I2(mem_write_data[4]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.14_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.memory.0.14_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[28]),
    .I2(mem_write_data[12]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.14_WDATA_1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \mem.memory.0.14_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.memory.0.14_WDATA_SB_LUT4_O_I1 [0]),
    .I2(mem_write_data[5]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.14_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.memory.0.14_WDATA_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[29]),
    .I2(mem_write_data[13]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.14_WDATA_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000001012d2d37374fcfacbd),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.15  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.15_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.12_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.15_WDATA , 7'hxx, \mem.memory.0.15_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.15_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.15_WDATA_1 ),
    .Q(\mem.memory.0.15_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.15_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.15_RDATA_2 [3]),
    .I1(\mem.memory.0.15_RDATA_1 [1]),
    .I2(\mem.memory.0.15_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.15_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [30]),
    .I2(\mem.memory.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.15_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [30]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [30]),
    .O(\mem.memory.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.15_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.15_RDATA_SB_DFF_Q_D ),
    .Q(\mem.memory.0.15_RDATA_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.15_RDATA_SB_DFF_Q_1  (
    .C(clk),
    .D(\mem.memory.0.15_WDATA ),
    .Q(\mem.memory.0.15_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.memory.0.15_RDATA_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.8_WCLKE [0]),
    .I3(\mem.memory.0.12_WCLKE [1]),
    .O(\mem.memory.0.15_RDATA_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \mem.memory.0.15_RDATA_SB_LUT4_O  (
    .I0(\mem.memory.0.15_RDATA_SB_LUT4_O_I0 [0]),
    .I1(\mem.memory.0.15_RDATA_SB_LUT4_O_I0 [1]),
    .I2(\mem.memory.0.15_RDATA_SB_LUT4_O_I0 [2]),
    .I3(\mem.memory.0.15_RDATA_SB_LUT4_O_I0 [3]),
    .O(\mem.memory.0.9_RDATA_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(mem_read_address[18]),
    .I1(mem_read_address[19]),
    .I2(mem_read_address[20]),
    .I3(mem_read_address[21]),
    .O(\mem.memory.0.15_RDATA_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(mem_read_address[22]),
    .I1(mem_read_address[23]),
    .I2(mem_read_address[24]),
    .I3(mem_read_address[25]),
    .O(\mem.memory.0.15_RDATA_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(mem_read_address[26]),
    .I2(mem_read_address[27]),
    .I3(mem_read_address[28]),
    .O(\mem.memory.0.15_RDATA_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(mem_read_address[14]),
    .I1(mem_read_address[15]),
    .I2(\mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [2]),
    .I3(\mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [3]),
    .O(\mem.memory.0.15_RDATA_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(mem_read_address[31]),
    .I1(mem_read_address[29]),
    .I2(mem_read_address[30]),
    .I3(mem_read_address[13]),
    .O(\mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_read_address[16]),
    .I3(mem_read_address[17]),
    .O(\mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \mem.memory.0.15_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.memory.0.15_WDATA_1_SB_LUT4_O_I1 [0]),
    .I2(mem_write_data[6]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.15_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.memory.0.15_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[30]),
    .I2(mem_write_data[14]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.15_WDATA_1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \mem.memory.0.15_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.memory.0.15_WDATA_SB_LUT4_O_I1 [0]),
    .I2(mem_write_data[7]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.15_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \mem.memory.0.15_WDATA_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[31]),
    .I2(mem_write_data[15]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.15_WDATA_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.1_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(mem_write_data[2]),
    .Q(\mem.memory.0.1_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.1_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.1_RDATA_2 [3]),
    .I1(\mem.memory.0.1_RDATA_1 [1]),
    .I2(\mem.memory.0.3_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.1_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [2]),
    .I2(\mem.memory.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.1_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [2]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [2]),
    .O(\mem.memory.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.1_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(mem_write_data[3]),
    .Q(\mem.memory.0.1_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.1_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.1_RDATA_2 [11]),
    .I1(\mem.memory.0.1_RDATA [1]),
    .I2(\mem.memory.0.3_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.1_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [3]),
    .I2(\mem.memory.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.1_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [3]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [3]),
    .O(\mem.memory.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h000000000000000000000000000000000000000000000100b0021280c59048b7),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.2  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.2_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.0_WCLKE [1]),
    .WDATA({ 4'hx, mem_write_data[5], 7'hxx, mem_write_data[4], 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.2_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(mem_write_data[4]),
    .Q(\mem.memory.0.2_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.2_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.2_RDATA_2 [3]),
    .I1(\mem.memory.0.2_RDATA_1 [1]),
    .I2(\mem.memory.0.3_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.2_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [4]),
    .I2(\mem.memory.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.2_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [4]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [4]),
    .O(\mem.memory.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.2_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(mem_write_data[5]),
    .Q(\mem.memory.0.2_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.2_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.2_RDATA_2 [11]),
    .I1(\mem.memory.0.2_RDATA [1]),
    .I2(\mem.memory.0.3_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.2_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [5]),
    .I2(\mem.memory.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.2_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [5]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [5]),
    .O(\mem.memory.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000000012f207d101a00b000),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.3  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.3_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.0_WCLKE [1]),
    .WDATA({ 4'hx, mem_write_data[7], 7'hxx, mem_write_data[6], 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.3_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(mem_write_data[6]),
    .Q(\mem.memory.0.3_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.3_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.3_RDATA_2 [3]),
    .I1(\mem.memory.0.3_RDATA_1 [1]),
    .I2(\mem.memory.0.3_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.3_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [6]),
    .I2(\mem.memory.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.3_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [6]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [6]),
    .O(\mem.memory.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.3_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.3_RDATA_SB_DFF_Q_D ),
    .Q(\mem.memory.0.3_RDATA_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.3_RDATA_SB_DFF_Q_1  (
    .C(clk),
    .D(mem_write_data[7]),
    .Q(\mem.memory.0.3_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.memory.0.3_RDATA_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.8_WCLKE [0]),
    .I3(\mem.memory.0.0_WCLKE [1]),
    .O(\mem.memory.0.3_RDATA_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0000000000000000000000000000000000000000000000006f4fffedfbbae0a5),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.4  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.4_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.4_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.4_WDATA , 7'hxx, \mem.memory.0.4_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.4_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.4_WDATA_1 ),
    .Q(\mem.memory.0.4_RDATA_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \mem.memory.0.4_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.4_RDATA_1 [0]),
    .I1(\mem.memory.0.4_RDATA_2 [3]),
    .I2(\mem.memory.0.7_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.4_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [8]),
    .I2(\mem.memory.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.4_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [8]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [8]),
    .O(\mem.memory.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.4_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.4_WDATA ),
    .Q(\mem.memory.0.4_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.4_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.4_RDATA_2 [11]),
    .I1(\mem.memory.0.4_RDATA [1]),
    .I2(\mem.memory.0.7_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.4_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [9]),
    .I2(\mem.memory.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.4_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [9]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [9]),
    .O(\mem.memory.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \mem.memory.0.4_WCLKE_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .O(\mem.memory.0.4_WCLKE [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.4_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[8]),
    .I2(mem_write_data[0]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .O(\mem.memory.0.4_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.4_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[9]),
    .I2(mem_write_data[1]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .O(\mem.memory.0.4_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h000000000000000000000000000000000000000000000000206f00ff00fa40ea),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.5  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.5_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.4_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.5_WDATA , 7'hxx, \mem.memory.0.5_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.5_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.5_WDATA_1 ),
    .Q(\mem.memory.0.5_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.5_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.5_RDATA_2 [3]),
    .I1(\mem.memory.0.5_RDATA_1 [1]),
    .I2(\mem.memory.0.7_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.5_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [10]),
    .I2(\mem.memory.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.5_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [10]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [10]),
    .O(\mem.memory.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.5_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.5_WDATA ),
    .Q(\mem.memory.0.5_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.5_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.5_RDATA_2 [11]),
    .I1(\mem.memory.0.5_RDATA [1]),
    .I2(\mem.memory.0.7_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.5_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [11]),
    .I2(\mem.memory.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.5_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [11]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [11]),
    .O(\mem.memory.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.5_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[10]),
    .I2(mem_write_data[2]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .O(\mem.memory.0.5_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.5_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[11]),
    .I2(mem_write_data[3]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .O(\mem.memory.0.5_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h000000000000000000000000000000000000000000000101fd207f106f004800),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.6  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.6_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.4_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.6_WDATA , 7'hxx, \mem.memory.0.6_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.6_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.6_WDATA_1 ),
    .Q(\mem.memory.0.6_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.6_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.6_RDATA_2 [3]),
    .I1(\mem.memory.0.6_RDATA_1 [1]),
    .I2(\mem.memory.0.7_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.6_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [12]),
    .I2(\mem.memory.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.6_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [12]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [12]),
    .O(\mem.memory.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.6_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.6_WDATA ),
    .Q(\mem.memory.0.6_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.6_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.6_RDATA_2 [11]),
    .I1(\mem.memory.0.6_RDATA [1]),
    .I2(\mem.memory.0.7_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.6_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [13]),
    .I2(\mem.memory.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.6_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [13]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [13]),
    .O(\mem.memory.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.6_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[12]),
    .I2(mem_write_data[4]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .O(\mem.memory.0.6_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.6_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[13]),
    .I2(mem_write_data[5]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .O(\mem.memory.0.6_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h000000000000000000000000000000000000000000000101f020d81020000000),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.7  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.7_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.4_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.7_WDATA , 7'hxx, \mem.memory.0.7_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.7_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.7_WDATA_1 ),
    .Q(\mem.memory.0.7_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.7_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.7_RDATA_2 [3]),
    .I1(\mem.memory.0.7_RDATA_1 [1]),
    .I2(\mem.memory.0.7_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.7_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [14]),
    .I2(\mem.memory.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.7_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [14]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [14]),
    .O(\mem.memory.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.7_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.7_RDATA_SB_DFF_Q_D ),
    .Q(\mem.memory.0.7_RDATA_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.7_RDATA_SB_DFF_Q_1  (
    .C(clk),
    .D(\mem.memory.0.7_WDATA ),
    .Q(\mem.memory.0.7_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.memory.0.7_RDATA_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.8_WCLKE [0]),
    .I3(\mem.memory.0.4_WCLKE [1]),
    .O(\mem.memory.0.7_RDATA_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.7_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[14]),
    .I2(mem_write_data[6]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .O(\mem.memory.0.7_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.7_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[15]),
    .I2(mem_write_data[7]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .O(\mem.memory.0.7_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h000000000000000000000000000000000000000000000101f0f0d8d8a0a00046),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.8  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.8_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.8_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.8_WDATA , 7'hxx, \mem.memory.0.8_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.8_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.8_WDATA_1 ),
    .Q(\mem.memory.0.8_RDATA_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \mem.memory.0.8_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.8_RDATA_1 [0]),
    .I1(\mem.memory.0.8_RDATA_2 [3]),
    .I2(\mem.memory.0.9_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.8_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [16]),
    .I2(\mem.memory.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.8_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [16]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [16]),
    .O(\mem.memory.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.8_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.8_WDATA ),
    .Q(\mem.memory.0.8_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.8_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.8_RDATA_2 [11]),
    .I1(\mem.memory.0.8_RDATA [1]),
    .I2(\mem.memory.0.9_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.8_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [17]),
    .I2(\mem.memory.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.8_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [17]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [17]),
    .O(\mem.memory.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40ff)
  ) \mem.memory.0.8_WCLKE_SB_LUT4_O  (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]),
    .I2(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .O(\mem.memory.0.8_WCLKE [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.8_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[0]),
    .I2(mem_write_data[16]),
    .I3(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.8_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.8_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[1]),
    .I2(mem_write_data[17]),
    .I3(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.8_WDATA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \mem.memory.0.8_WDATA_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]),
    .I2(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'h00000000000000000000000000000000000000000000010100fd00ff00ef0008),
    .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .READ_MODE(2'h3),
    .WRITE_MODE(2'h3)
  ) \mem.memory.0.9  (
    .MASK(16'hxxxx),
    .RADDR({ mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2], mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0], mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA(\mem.memory.0.9_RDATA_2 ),
    .RE(1'h1),
    .WADDR({ mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1], mem_write_address[4], mem_write_address[12:5] }),
    .WCLK(clk),
    .WCLKE(\mem.memory.0.8_WCLKE [1]),
    .WDATA({ 4'hx, \mem.memory.0.9_WDATA , 7'hxx, \mem.memory.0.9_WDATA_1 , 3'hx }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.9_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.9_WDATA_1 ),
    .Q(\mem.memory.0.9_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.9_RDATA_1_SB_LUT4_I0  (
    .I0(\mem.memory.0.9_RDATA_2 [3]),
    .I1(\mem.memory.0.9_RDATA_1 [1]),
    .I2(\mem.memory.0.9_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.9_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [18]),
    .I2(\mem.memory.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.9_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [18]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [18]),
    .O(\mem.memory.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.memory.0.9_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\mem.memory.0.9_WDATA ),
    .Q(\mem.memory.0.9_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.memory.0.9_RDATA_SB_LUT4_I0  (
    .I0(\mem.memory.0.9_RDATA_2 [11]),
    .I1(\mem.memory.0.9_RDATA [1]),
    .I2(\mem.memory.0.9_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.memory.0.9_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.memory.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [19]),
    .I2(\mem.memory.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.memory.0.9_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.memory.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [19]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [19]),
    .O(\mem.memory.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.9_WDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[2]),
    .I2(mem_write_data[18]),
    .I3(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.9_WDATA_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.memory.0.9_WDATA_SB_LUT4_O  (
    .I0(1'h0),
    .I1(mem_write_data[3]),
    .I2(mem_write_data[19]),
    .I3(\mem.memory.0.8_WDATA_SB_LUT4_O_I3 [2]),
    .O(\mem.memory.0.9_WDATA )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [31]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_1  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [30]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_10  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [21]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_11  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [20]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_12  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [19]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_13  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [18]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_14  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [17]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [17])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_15  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [16]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_16  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [15]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_17  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [14]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_18  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [13]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_19  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [12]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_2  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [29]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_20  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [11]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [11])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_21  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [10]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [10])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_22  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [9]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_23  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [8]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_24  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [7]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_25  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [6]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_26  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [5]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_27  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [4]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_28  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [3]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_29  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [2]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_3  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [28]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_30  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [1]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_31  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [0]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_4  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [27]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_5  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [26]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [26])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_6  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [25]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_7  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [24]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_8  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [23]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.micros_SB_DFFE_Q_9  (
    .C(clk),
    .D(\mem.micros_SB_DFFE_Q_D [22]),
    .E(\mem.micros_counter_SB_LUT4_I0_O ),
    .Q(\mem.micros [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [9]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [9]),
    .O(\mem.micros_SB_DFFE_Q_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [8]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [8]),
    .O(\mem.micros_SB_DFFE_Q_D [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [29]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [29]),
    .O(\mem.micros_SB_DFFE_Q_D [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [28]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [28]),
    .O(\mem.micros_SB_DFFE_Q_D [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [27]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [27]),
    .O(\mem.micros_SB_DFFE_Q_D [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [26]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [26]),
    .O(\mem.micros_SB_DFFE_Q_D [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [25]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [25]),
    .O(\mem.micros_SB_DFFE_Q_D [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [24]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [24]),
    .O(\mem.micros_SB_DFFE_Q_D [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [23]),
    .O(\mem.micros_SB_DFFE_Q_D [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [22]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [22]),
    .O(\mem.micros_SB_DFFE_Q_D [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [21]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [21]),
    .O(\mem.micros_SB_DFFE_Q_D [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [20]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [20]),
    .O(\mem.micros_SB_DFFE_Q_D [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mem.micros_SB_DFFE_Q_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [1]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.micros_SB_DFFE_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [19]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [19]),
    .O(\mem.micros_SB_DFFE_Q_D [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [18]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [18]),
    .O(\mem.micros_SB_DFFE_Q_D [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [17]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [17]),
    .O(\mem.micros_SB_DFFE_Q_D [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [16]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [16]),
    .O(\mem.micros_SB_DFFE_Q_D [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [15]),
    .O(\mem.micros_SB_DFFE_Q_D [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [14]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [14]),
    .O(\mem.micros_SB_DFFE_Q_D [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [13]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [13]),
    .O(\mem.micros_SB_DFFE_Q_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [12]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [12]),
    .O(\mem.micros_SB_DFFE_Q_D [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [11]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [11]),
    .O(\mem.micros_SB_DFFE_Q_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [6]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [6]),
    .O(\mem.micros_SB_DFFE_Q_D [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [10]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [10]),
    .O(\mem.micros_SB_DFFE_Q_D [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.micros_SB_DFFE_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [5]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [5]),
    .O(\mem.micros_SB_DFFE_Q_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [4]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [4]),
    .O(\mem.micros_SB_DFFE_Q_D [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [3]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .O(\mem.micros_SB_DFFE_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [31]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [31]),
    .O(\mem.micros_SB_DFFE_Q_D [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [30]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [30]),
    .O(\mem.micros_SB_DFFE_Q_D [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros [2]),
    .I3(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\mem.micros_SB_DFFE_Q_D [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\mem.micros [9])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\mem.micros [8])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [28]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [29]),
    .I0(1'h0),
    .I1(\mem.micros [28])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [27]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [28]),
    .I0(1'h0),
    .I1(\mem.micros [27])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [26]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [27]),
    .I0(1'h0),
    .I1(\mem.micros [26])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [25]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [26]),
    .I0(1'h0),
    .I1(\mem.micros [25])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [24]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [25]),
    .I0(1'h0),
    .I1(\mem.micros [24])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [23]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [24]),
    .I0(1'h0),
    .I1(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [22]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [23]),
    .I0(1'h0),
    .I1(\mem.micros [22])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [21]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [22]),
    .I0(1'h0),
    .I1(\mem.micros [21])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [20]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [21]),
    .I0(1'h0),
    .I1(\mem.micros [20])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\mem.micros [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [19]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [20]),
    .I0(1'h0),
    .I1(\mem.micros [19])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_21  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [19]),
    .I0(1'h0),
    .I1(\mem.micros [18])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_22  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [18]),
    .I0(1'h0),
    .I1(\mem.micros [17])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_23  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [17]),
    .I0(1'h0),
    .I1(\mem.micros [16])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_24  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [16]),
    .I0(1'h0),
    .I1(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_25  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [15]),
    .I0(1'h0),
    .I1(\mem.micros [14])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_26  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [14]),
    .I0(1'h0),
    .I1(\mem.micros [13])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_27  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\mem.micros [12])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_28  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\mem.micros [11])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_29  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\mem.micros [10])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\mem.micros [6])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\mem.micros [5])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\mem.micros [4])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\mem.micros [3])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [30]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [31]),
    .I0(1'h0),
    .I1(\mem.micros [30])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\mem.micros [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:241.23-241.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [29]),
    .CO(\mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [30]),
    .I0(1'h0),
    .I1(\mem.micros [29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.micros_counter_SB_DFFSR_Q  (
    .C(clk),
    .D(\mem.micros_counter_SB_DFFSR_Q_D [3]),
    .Q(\mem.micros_counter_SB_DFFSR_Q_3_D [3]),
    .R(\mem.micros_counter_SB_LUT4_I0_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.micros_counter_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\mem.micros_counter_SB_DFFSR_Q_D [2]),
    .Q(\mem.micros_counter_SB_DFFSR_Q_3_D [2]),
    .R(\mem.micros_counter_SB_LUT4_I0_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.micros_counter_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\mem.micros_counter_SB_DFFSR_Q_D [1]),
    .Q(\mem.micros_counter_SB_DFFSR_Q_3_D [1]),
    .R(\mem.micros_counter_SB_LUT4_I0_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:238.5-246.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.micros_counter_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\mem.micros_counter_SB_DFFSR_Q_D [0]),
    .Q(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .R(\mem.micros_counter_SB_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.micros_counter_SB_DFFSR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.micros_counter_SB_DFFSR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:244.31-244.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros_counter_SB_DFFSR_Q_3_D [3]),
    .I3(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\mem.micros_counter_SB_DFFSR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:244.31-244.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros_counter_SB_DFFSR_Q_3_D [2]),
    .I3(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\mem.micros_counter_SB_DFFSR_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:244.31-244.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.micros_counter_SB_DFFSR_Q_3_D [1]),
    .I3(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.micros_counter_SB_DFFSR_Q_D [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:244.31-244.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\mem.micros_counter_SB_DFFSR_Q_3_D [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:244.31-244.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\mem.micros_counter_SB_DFFSR_Q_3_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \mem.micros_counter_SB_LUT4_I0  (
    .I0(\mem.micros_counter_SB_DFFSR_Q_3_D [2]),
    .I1(\mem.micros_counter_SB_DFFSR_Q_3_D [1]),
    .I2(\mem.micros_counter_SB_DFFSR_Q_3_D [3]),
    .I3(\mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.micros_counter_SB_LUT4_I0_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [31]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_1  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [30]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_10  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [21]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_11  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [20]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_12  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [19]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_13  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [18]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_14  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [17]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [17])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_15  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [16]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_16  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [15]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_17  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [14]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_18  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [13]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_19  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [12]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_2  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [29]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_20  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [11]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [11])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_21  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [10]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [10])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_22  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [9]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_23  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [8]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_24  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [7]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_25  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [6]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_26  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [5]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_27  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [4]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_28  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [3]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_29  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [2]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_3  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [28]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_30  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [1]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_31  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [0]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_4  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [27]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_5  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [26]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [26])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_6  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [25]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_7  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [24]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_8  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [23]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \mem.millis_SB_DFFE_Q_9  (
    .C(clk),
    .D(\mem.millis_SB_DFFE_Q_D [22]),
    .E(\mem.millis_SB_DFFE_Q_E ),
    .Q(\mem.millis [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [9]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [9]),
    .O(\mem.millis_SB_DFFE_Q_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [8]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [8]),
    .O(\mem.millis_SB_DFFE_Q_D [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [29]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [29]),
    .O(\mem.millis_SB_DFFE_Q_D [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [28]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [28]),
    .O(\mem.millis_SB_DFFE_Q_D [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [27]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [27]),
    .O(\mem.millis_SB_DFFE_Q_D [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [26]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [26]),
    .O(\mem.millis_SB_DFFE_Q_D [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [25]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [25]),
    .O(\mem.millis_SB_DFFE_Q_D [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [24]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [24]),
    .O(\mem.millis_SB_DFFE_Q_D [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [23]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [23]),
    .O(\mem.millis_SB_DFFE_Q_D [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [22]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [22]),
    .O(\mem.millis_SB_DFFE_Q_D [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [21]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [21]),
    .O(\mem.millis_SB_DFFE_Q_D [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [20]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [20]),
    .O(\mem.millis_SB_DFFE_Q_D [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [7]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mem.millis_SB_DFFE_Q_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [1]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.millis_SB_DFFE_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [19]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [19]),
    .O(\mem.millis_SB_DFFE_Q_D [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [18]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [18]),
    .O(\mem.millis_SB_DFFE_Q_D [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [17]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [17]),
    .O(\mem.millis_SB_DFFE_Q_D [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [16]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [16]),
    .O(\mem.millis_SB_DFFE_Q_D [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [15]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [15]),
    .O(\mem.millis_SB_DFFE_Q_D [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [14]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [14]),
    .O(\mem.millis_SB_DFFE_Q_D [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [13]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [13]),
    .O(\mem.millis_SB_DFFE_Q_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [12]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [12]),
    .O(\mem.millis_SB_DFFE_Q_D [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [11]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [11]),
    .O(\mem.millis_SB_DFFE_Q_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [6]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [6]),
    .O(\mem.millis_SB_DFFE_Q_D [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [10]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [10]),
    .O(\mem.millis_SB_DFFE_Q_D [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.millis_SB_DFFE_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [5]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [5]),
    .O(\mem.millis_SB_DFFE_Q_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [4]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [4]),
    .O(\mem.millis_SB_DFFE_Q_D [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [3]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .O(\mem.millis_SB_DFFE_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [31]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [31]),
    .O(\mem.millis_SB_DFFE_Q_D [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [30]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [30]),
    .O(\mem.millis_SB_DFFE_Q_D [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis [2]),
    .I3(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\mem.millis_SB_DFFE_Q_D [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\mem.millis [9])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\mem.millis [8])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [28]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [29]),
    .I0(1'h0),
    .I1(\mem.millis [28])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [27]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [28]),
    .I0(1'h0),
    .I1(\mem.millis [27])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [26]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [27]),
    .I0(1'h0),
    .I1(\mem.millis [26])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [25]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [26]),
    .I0(1'h0),
    .I1(\mem.millis [25])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [24]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [25]),
    .I0(1'h0),
    .I1(\mem.millis [24])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [23]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [24]),
    .I0(1'h0),
    .I1(\mem.millis [23])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [22]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [23]),
    .I0(1'h0),
    .I1(\mem.millis [22])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [21]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [22]),
    .I0(1'h0),
    .I1(\mem.millis [21])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [20]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [21]),
    .I0(1'h0),
    .I1(\mem.millis [20])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\mem.millis [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\mem.millis [7])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [19]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [20]),
    .I0(1'h0),
    .I1(\mem.millis [19])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_21  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [19]),
    .I0(1'h0),
    .I1(\mem.millis [18])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_22  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [18]),
    .I0(1'h0),
    .I1(\mem.millis [17])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_23  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [17]),
    .I0(1'h0),
    .I1(\mem.millis [16])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_24  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [16]),
    .I0(1'h0),
    .I1(\mem.millis [15])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_25  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [15]),
    .I0(1'h0),
    .I1(\mem.millis [14])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_26  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [14]),
    .I0(1'h0),
    .I1(\mem.millis [13])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_27  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\mem.millis [12])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_28  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\mem.millis [11])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_29  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\mem.millis [10])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\mem.millis [6])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\mem.millis [5])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\mem.millis [4])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\mem.millis [3])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [30]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [31]),
    .I0(1'h0),
    .I1(\mem.millis [30])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\mem.millis [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:230.23-230.33|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [29]),
    .CO(\mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [30]),
    .I0(1'h0),
    .I1(\mem.millis [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mem.millis_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_LUT4_I2_O [0]),
    .I2(\mem.millis_counter_SB_LUT4_I2_O [1]),
    .I3(\mem.millis_counter_SB_LUT4_I2_O [2]),
    .O(\mem.millis_SB_DFFE_Q_E )
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_CI  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [9])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_1  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [8])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_10  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [10])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_2  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [7])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_3  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [6])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_4  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [5])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_5  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [4])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_6  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [3])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_7  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_8  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [12])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.millis_counter_SB_CARRY_I1_9  (
    .CI(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_LUT4_I0_2_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [13]),
    .Q(\mem.millis_counter_SB_LUT4_I0_2_O [2]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [12]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [12]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_10  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [3]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [3]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_11  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [2]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [2]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_12  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [1]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [1]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_13  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [0]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.millis_counter_SB_DFFSR_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [11]),
    .Q(\mem.millis_counter_SB_LUT4_I0_2_O [1]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [10]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [10]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [9]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [9]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [8]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [8]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [7]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [7]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [6]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [6]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [5]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [5]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:227.5-235.8|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \mem.millis_counter_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\mem.millis_counter_SB_DFFSR_Q_D [4]),
    .Q(\mem.millis_counter_SB_DFFSR_Q_13_D [4]),
    .R(\mem.millis_SB_DFFE_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [9]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [8]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [12]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_LUT4_I0_2_O [1]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [10]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [7]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [6]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [5]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [4]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [3]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [2]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [1]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:233.31-233.49|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.millis_counter_SB_LUT4_I0_2_O [2]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\mem.millis_counter_SB_DFFSR_Q_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \mem.millis_counter_SB_LUT4_I0  (
    .I0(\mem.millis_counter_SB_DFFSR_Q_13_D [1]),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [2]),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [3]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_13_D [4]),
    .O(\mem.millis_counter_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \mem.millis_counter_SB_LUT4_I0_1  (
    .I0(\mem.millis_counter_SB_DFFSR_Q_13_D [6]),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [7]),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [9]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_13_D [10]),
    .O(\mem.millis_counter_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \mem.millis_counter_SB_LUT4_I0_2  (
    .I0(\mem.millis_counter_SB_DFFSR_Q_13_D [5]),
    .I1(\mem.millis_counter_SB_DFFSR_Q_13_D [8]),
    .I2(\mem.millis_counter_SB_DFFSR_Q_13_D [12]),
    .I3(\mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.millis_counter_SB_LUT4_I0_2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \mem.millis_counter_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\mem.millis_counter_SB_LUT4_I0_2_O [0]),
    .I2(\mem.millis_counter_SB_LUT4_I0_2_O [1]),
    .I3(\mem.millis_counter_SB_LUT4_I0_2_O [2]),
    .O(\mem.millis_counter_SB_LUT4_I2_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.pwm_counter_SB_DFF_Q  (
    .C(clk),
    .D(\mem.pwm_counter_SB_DFF_Q_D [7]),
    .Q(\mem.pwm_counter [7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.pwm_counter_SB_DFF_Q_1  (
    .C(clk),
    .D(\mem.pwm_counter_SB_DFF_Q_D [6]),
    .Q(\mem.pwm_counter [6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.pwm_counter_SB_DFF_Q_2  (
    .C(clk),
    .D(\mem.pwm_counter_SB_DFF_Q_D [5]),
    .Q(\mem.pwm_counter [5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.pwm_counter_SB_DFF_Q_3  (
    .C(clk),
    .D(\mem.pwm_counter_SB_DFF_Q_D [4]),
    .Q(\mem.pwm_counter [4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.pwm_counter_SB_DFF_Q_4  (
    .C(clk),
    .D(\mem.pwm_counter_SB_DFF_Q_D [3]),
    .Q(\mem.pwm_counter [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.pwm_counter_SB_DFF_Q_5  (
    .C(clk),
    .D(\mem.pwm_counter_SB_DFF_Q_D [2]),
    .Q(\mem.pwm_counter [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.pwm_counter_SB_DFF_Q_6  (
    .C(clk),
    .D(\mem.pwm_counter_SB_DFF_Q_D [1]),
    .Q(\mem.pwm_counter [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.pwm_counter_SB_DFF_Q_7  (
    .C(clk),
    .D(\mem.pwm_counter_SB_DFF_Q_D [0]),
    .Q(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.pwm_counter [7]),
    .I3(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mem.pwm_counter_SB_DFF_Q_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.pwm_counter [6]),
    .I3(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [6]),
    .O(\mem.pwm_counter_SB_DFF_Q_D [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.pwm_counter [5]),
    .I3(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [5]),
    .O(\mem.pwm_counter_SB_DFF_Q_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.pwm_counter [4]),
    .I3(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [4]),
    .O(\mem.pwm_counter_SB_DFF_Q_D [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.pwm_counter [3]),
    .I3(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [3]),
    .O(\mem.pwm_counter_SB_DFF_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.pwm_counter [2]),
    .I3(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\mem.pwm_counter_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.pwm_counter [1]),
    .I3(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.pwm_counter_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1]),
    .O(\mem.pwm_counter_SB_DFF_Q_D [0])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\mem.pwm_counter [6])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\mem.pwm_counter [5])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\mem.pwm_counter [4])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\mem.pwm_counter [3])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\mem.pwm_counter [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:218.24-218.39|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\mem.pwm_counter [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_address0_SB_DFFN_Q  (
    .C(clk),
    .D(mem_read_address[0]),
    .Q(\mem.sign_bit0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \mem.read_address0_SB_LUT4_I3  (
    .I0(mem_read_data_SB_LUT4_O_24_I3[1]),
    .I1(\mem.read_value32 [14]),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I3(\mem.sign_bit0_SB_LUT4_I1_O [2]),
    .O(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \mem.read_address0_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I3(\mem.sign_bit0_SB_LUT4_I1_O [2]),
    .O(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_address1_SB_DFFN_Q  (
    .C(clk),
    .D(mem_read_address[1]),
    .Q(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_half_SB_DFFN_Q  (
    .C(clk),
    .D(mem_funct3[0]),
    .Q(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_unsigned_SB_DFFN_Q  (
    .C(clk),
    .D(mem_funct3[2]),
    .Q(\mem.sign_bit2_SB_LUT4_I0_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \mem.read_unsigned_SB_LUT4_I0  (
    .I0(\mem.sign_bit2_SB_LUT4_I0_I2 [1]),
    .I1(\mem.read_unsigned_SB_LUT4_I2_O [1]),
    .I2(mem_read_data_SB_LUT4_O_20_I0[1]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[3]),
    .O(\mem.read_unsigned_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \mem.read_unsigned_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I2(\mem.sign_bit2_SB_LUT4_I0_I2 [1]),
    .I3(\mem.sign_bit2_SB_LUT4_I0_I2 [2]),
    .O(mem_read_data_SB_LUT4_O_20_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \mem.read_unsigned_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.sign_bit1_SB_LUT4_I1_O [0]),
    .I3(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .O(\mem.read_unsigned_SB_LUT4_I2_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_D ),
    .Q(\mem.read_value32 [14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_1  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_1_D ),
    .Q(\mem.read_value32 [13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_10  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_10_D ),
    .Q(\mem.read_value32 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.9_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.9_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_10_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_11  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_11_D ),
    .Q(mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.9_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.9_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_11_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_12  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_12_D ),
    .Q(mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.8_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.8_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_12_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_13  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_13_D ),
    .Q(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.8_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.8_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_13_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_14  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_14_D ),
    .Q(mem_read_data_SB_LUT4_O_24_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.7_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.7_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_14_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_15  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_15_D ),
    .Q(mem_read_data_SB_LUT4_O_18_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.6_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.6_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_15_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_16  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_16_D ),
    .Q(mem_read_data_SB_LUT4_O_19_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.6_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.6_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_16_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_17  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_17_D ),
    .Q(mem_read_data_SB_LUT4_O_20_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.5_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.5_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_17_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_18  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_18_D ),
    .Q(mem_read_data_SB_LUT4_O_21_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.5_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.5_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_18_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_19  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_19_D ),
    .Q(mem_read_data_SB_LUT4_O_22_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.4_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.4_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.14_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.14_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_1_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_2  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_2_D ),
    .Q(\mem.read_value32 [12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_20  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_20_D ),
    .Q(mem_read_data_SB_LUT4_O_23_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.4_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.4_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_20_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_21  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_21_D ),
    .Q(mem_read_data_SB_LUT4_O_31_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.3_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.3_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_21_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_22  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_22_D ),
    .Q(mem_read_data_SB_LUT4_O_26_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.2_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.2_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_22_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_23  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_23_D ),
    .Q(mem_read_data_SB_LUT4_O_27_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.2_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.2_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_23_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_24  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_24_D ),
    .Q(mem_read_data_SB_LUT4_O_28_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.1_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.1_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_24_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_25  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_25_D ),
    .Q(mem_read_data_SB_LUT4_O_29_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.1_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.1_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_25_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_26  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_26_D ),
    .Q(mem_read_data_SB_LUT4_O_30_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.0_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_26_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_27  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_27_D ),
    .Q(mem_read_data_SB_LUT4_O_31_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.0_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.14_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.14_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_2_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_3  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_3_D ),
    .Q(\mem.read_value32 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.13_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.13_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_3_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_4  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_4_D ),
    .Q(\mem.read_value32 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.13_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.13_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_4_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_5  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_5_D ),
    .Q(\mem.read_value32 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.12_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.12_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_5_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_6  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_6_D ),
    .Q(\mem.read_value32 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.12_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.12_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_6_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_7  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_7_D ),
    .Q(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.11_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.11_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_7_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_8  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_8_D ),
    .Q(\mem.read_value32 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.10_RDATA_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.10_RDATA_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_8_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_value_SB_DFFN_Q_9  (
    .C(clk),
    .D(\mem.read_value_SB_DFFN_Q_9_D ),
    .Q(\mem.read_value32 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.10_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.10_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.read_value_SB_DFFN_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.memory.0.15_RDATA_1_SB_LUT4_I0_O [0]),
    .I3(\mem.memory.0.15_RDATA_1_SB_LUT4_I0_O [1]),
    .O(\mem.read_value_SB_DFFN_Q_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.read_word_SB_DFFN_Q  (
    .C(clk),
    .D(mem_funct3[1]),
    .Q(mem_read_data_SB_LUT4_O_20_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:217.5-223.8|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \mem.red_SB_DFF_Q  (
    .C(clk),
    .D(\mem.red_SB_DFF_Q_D ),
    .Q(\mem.red )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .O(\mem.red_SB_DFF_Q_D )
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .CO(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\mem.pwm_counter [7]),
    .I1(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .CO(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .I0(\mem.pwm_counter [6]),
    .I1(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .CO(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .I0(\mem.pwm_counter [5]),
    .I1(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .CO(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .I0(\mem.pwm_counter [4]),
    .I1(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .CO(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .I0(\mem.pwm_counter [3]),
    .I1(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .CO(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .I0(\mem.pwm_counter [2]),
    .I1(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1]),
    .CO(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .I0(\mem.pwm_counter [1]),
    .I1(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "processor.sv:32.40-45.2|memory.sv:220.17-220.42|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(1'h1),
    .CO(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1]),
    .I0(\mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [23]),
    .O(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [22]),
    .O(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [21]),
    .O(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [20]),
    .O(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [19]),
    .O(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [18]),
    .O(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [17]),
    .O(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\mem.leds [16]),
    .O(\mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.sign_bit0_SB_DFFN_Q  (
    .C(clk),
    .D(\mem.sign_bit0_SB_DFFN_Q_D ),
    .Q(mem_read_data_SB_LUT4_O_24_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2 [1]),
    .O(\mem.sign_bit0_SB_DFFN_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mem.memory.0.3_RDATA_2 [11]),
    .I1(\mem.memory.0.3_RDATA [1]),
    .I2(\mem.memory.0.3_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [7]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [7]),
    .O(\mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.sign_bit0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_24_I2[0]),
    .I2(\mem.sign_bit2 ),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .O(\mem.sign_bit0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \mem.sign_bit0_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\mem.sign_bit1_SB_LUT4_I1_O [0]),
    .I2(\mem.sign_bit0_SB_LUT4_I1_O [1]),
    .I3(\mem.sign_bit0_SB_LUT4_I1_O [2]),
    .O(\mem.sign_bit2_SB_LUT4_I0_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.sign_bit1_SB_DFFN_Q  (
    .C(clk),
    .D(\mem.sign_bit1_SB_DFFN_Q_D ),
    .Q(\mem.sign_bit1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2 [1]),
    .O(\mem.sign_bit1_SB_DFFN_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mem.memory.0.7_RDATA_2 [11]),
    .I1(\mem.memory.0.7_RDATA [1]),
    .I2(\mem.memory.0.7_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [15]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [15]),
    .O(\mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \mem.sign_bit1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\mem.sign_bit1 ),
    .I2(\mem.sign_bit3 ),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .O(\mem.sign_bit1_SB_LUT4_I1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.sign_bit2_SB_DFFN_Q  (
    .C(clk),
    .D(\mem.sign_bit2_SB_DFFN_Q_D ),
    .Q(\mem.sign_bit2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2 [1]),
    .O(\mem.sign_bit2_SB_DFFN_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mem.memory.0.11_RDATA_2 [11]),
    .I1(\mem.memory.0.11_RDATA [1]),
    .I2(\mem.memory.0.9_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.leds [23]),
    .I1(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\mem.millis [23]),
    .O(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) \mem.sign_bit2_SB_LUT4_I0  (
    .I0(\mem.sign_bit2 ),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(\mem.sign_bit2_SB_LUT4_I0_I2 [2]),
    .I3(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .O(mem_read_data_SB_LUT4_O_24_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:32.40-45.2|memory.sv:87.5-112.8|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \mem.sign_bit3_SB_DFFN_Q  (
    .C(clk),
    .D(\mem.sign_bit3_SB_DFFN_Q_D ),
    .Q(\mem.sign_bit3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \mem.sign_bit3_SB_DFFN_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\mem.sign_bit3_SB_DFFN_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\mem.sign_bit3_SB_DFFN_Q_D_SB_LUT4_O_I2 [1]),
    .O(\mem.sign_bit3_SB_DFFN_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \mem.sign_bit3_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\mem.micros [31]),
    .I2(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I0 [2]),
    .I3(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\mem.sign_bit3_SB_DFFN_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \mem.sign_bit3_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\mem.memory.0.15_RDATA_2 [11]),
    .I1(\mem.memory.0.15_RDATA [1]),
    .I2(\mem.memory.0.15_RDATA_1 [2]),
    .I3(\mem.memory.0.9_RDATA_1 [3]),
    .O(\mem.sign_bit3_SB_DFFN_Q_D_SB_LUT4_O_I2 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_funct3_SB_DFFESR_Q (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .E(mem_funct3_SB_DFFESS_Q_E),
    .Q(mem_funct3[2]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_funct3_SB_DFFESR_Q_1 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .E(mem_funct3_SB_DFFESS_Q_E),
    .Q(mem_funct3[0]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS mem_funct3_SB_DFFESS_Q (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .E(mem_funct3_SB_DFFESS_Q_E),
    .Q(mem_funct3[1]),
    .S(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) mem_funct3_SB_DFFESS_Q_E_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1]),
    .O(mem_funct3_SB_DFFESS_Q_E)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[31]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_1 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[30]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_10 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[21]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_11 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[20]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_12 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[19]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_13 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[18]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_14 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[17]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[17])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_15 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[16]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_16 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[15]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_17 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[14]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[14])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_18 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[13]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_19 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[12]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_19_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_19_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_19_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_19_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[12]),
    .I2(PC_next[12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[12])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_2 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[29]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_20 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_21 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[10]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_21_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_21_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_21_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_21_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[10]),
    .I2(PC_next[10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[10])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_22 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[9]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_22_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_22_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[9]),
    .I2(PC_next[9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_23 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[8]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_23_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_23_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_23_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_23_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[8]),
    .I2(PC_next[8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_24 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[7]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_24_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_24_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[7]),
    .I2(PC_next[7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_25 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[6]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_25_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_25_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0]),
    .I1(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]),
    .I2(mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2]),
    .I3(mem_write_address[4]),
    .O(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]),
    .I1(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]),
    .I2(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]),
    .I3(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0]),
    .I1(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]),
    .I2(mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[2]),
    .I3(mem_write_address[12]),
    .O(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[0]),
    .I1(mem_write_address[9]),
    .I2(mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[2]),
    .I3(mem_write_address[11]),
    .O(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0]),
    .I1(mem_write_address[5]),
    .I2(mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[2]),
    .I3(mem_write_address[10]),
    .O(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[0]),
    .I1(mem_write_address[7]),
    .I2(mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[2]),
    .I3(mem_write_address[8]),
    .O(mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[6]),
    .I2(PC_next[6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_26 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[5]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_26_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_26_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[5]),
    .I2(PC_next[5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_27 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[4]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_27_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_27_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_27_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_27_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[4]),
    .I2(PC_next[4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_28 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[3]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_DFFE_Q_28_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_DFFE_Q_28_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_D[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[3]),
    .I2(PC_next[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_29 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[2]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_read_address_SB_LUT4_I2_O[3]),
    .I2(mem_read_address_SB_DFFE_Q_D[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .O(mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[2]),
    .I2(PC_next[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_3 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[28]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_30 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_31 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_4 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[27]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_5 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[26]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[26])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_6 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[25]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_7 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[24]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_8 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[23]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_read_address_SB_DFFE_Q_9 (
    .C(clk),
    .D(mem_read_address_SB_DFFE_Q_D[22]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2]),
    .Q(mem_read_address[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[31]),
    .I2(PC_next[31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[30]),
    .I2(PC_next[30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[21]),
    .I2(PC_next[21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[20]),
    .I2(PC_next[20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[19]),
    .I2(PC_next[19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[18]),
    .I2(PC_next[18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[17]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[16]),
    .I2(PC_next[16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[15]),
    .I2(PC_next[15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[14]),
    .I2(PC_next[14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[13]),
    .I2(PC_next[13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[1]),
    .I2(PC_next[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[29]),
    .I2(PC_next[29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[0]),
    .I2(PC_next[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[28]),
    .I2(PC_next[28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[27]),
    .I2(PC_next[27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[26]),
    .I2(PC_next[26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[25]),
    .I2(PC_next[25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[24]),
    .I2(PC_next[24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[23]),
    .I2(PC_next[23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_address_SB_DFFE_Q_D_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(mem_write_address_SB_DFFESR_Q_D[22]),
    .I2(PC_next[22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(mem_read_address_SB_DFFE_Q_D[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) mem_read_address_SB_LUT4_I0 (
    .I0(mem_read_address_SB_DFFE_Q_28_D[0]),
    .I1(mem_read_address_SB_DFFE_Q_19_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_21_D[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[0]),
    .O(mem_read_address_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_LUT4_I0_1 (
    .I0(mem_read_address_SB_DFFE_Q_28_D[0]),
    .I1(mem_read_address_SB_DFFE_Q_19_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_21_D[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[0]),
    .O(mem_read_address_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_LUT4_I0_2 (
    .I0(mem_read_address_SB_DFFE_Q_25_D[0]),
    .I1(mem_read_address_SB_DFFE_Q_24_D[0]),
    .I2(mem_read_address_SB_DFFE_Q_23_D[0]),
    .I3(mem_read_address_SB_DFFE_Q_22_D[0]),
    .O(mem_read_address_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) mem_read_address_SB_LUT4_I0_3 (
    .I0(mem_read_address_SB_LUT4_I2_O[3]),
    .I1(mem_read_address_SB_LUT4_I2_O[1]),
    .I2(mem_read_address_SB_LUT4_I2_O[2]),
    .I3(mem_read_address_SB_LUT4_I2_O[0]),
    .O(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_LUT4_I0_4 (
    .I0(mem_read_address[31]),
    .I1(mem_read_address[29]),
    .I2(mem_read_address[30]),
    .I3(mem_read_address[13]),
    .O(mem_read_address_SB_LUT4_I0_5_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_LUT4_I0_5 (
    .I0(mem_read_address[14]),
    .I1(mem_read_address[15]),
    .I2(mem_read_address[16]),
    .I3(mem_read_address[17]),
    .O(mem_read_address_SB_LUT4_I0_5_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) mem_read_address_SB_LUT4_I0_5_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_read_address_SB_LUT4_I1_O[0]),
    .I2(mem_read_address_SB_LUT4_I1_O[1]),
    .I3(mem_read_address_SB_LUT4_I1_O[2]),
    .O(mem_read_address_SB_LUT4_I0_5_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_LUT4_I0_6 (
    .I0(mem_read_address[18]),
    .I1(mem_read_address[19]),
    .I2(mem_read_address[20]),
    .I3(mem_read_address[21]),
    .O(mem_read_address_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_LUT4_I0_7 (
    .I0(mem_read_address[22]),
    .I1(mem_read_address[23]),
    .I2(mem_read_address[24]),
    .I3(mem_read_address[25]),
    .O(mem_read_address_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) mem_read_address_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(mem_read_address[26]),
    .I2(mem_read_address[27]),
    .I3(mem_read_address[28]),
    .O(mem_read_address_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) mem_read_address_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_read_address_SB_DFFE_Q_27_D[0]),
    .I3(mem_read_address_SB_DFFE_Q_26_D[0]),
    .O(mem_read_address_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_LUT4_I3 (
    .I0(mem_read_address_SB_LUT4_I2_O[0]),
    .I1(mem_read_address_SB_LUT4_I2_O[1]),
    .I2(mem_read_address_SB_LUT4_I0_O[2]),
    .I3(mem_read_address_SB_LUT4_I2_O[3]),
    .O(\mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_read_address_SB_LUT4_I3_1 (
    .I0(mem_read_address_SB_LUT4_I2_O[0]),
    .I1(mem_read_address_SB_LUT4_I2_O[1]),
    .I2(mem_read_address_SB_LUT4_I2_O[2]),
    .I3(mem_read_address_SB_LUT4_I2_O[3]),
    .O(\mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.sign_bit3 ),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [14]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [5]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [4]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [3]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[3]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[3]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[3]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) mem_read_data_SB_LUT4_O_16 (
    .I0(\mem.read_unsigned_SB_LUT4_I2_O [1]),
    .I1(mem_read_data_SB_LUT4_O_20_I0[1]),
    .I2(\mem.sign_bit1 ),
    .I3(mem_read_data_SB_LUT4_O_20_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) mem_read_data_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_24_I3[0]),
    .I2(mem_read_data_SB_LUT4_O_24_I3[1]),
    .I3(mem_read_data_SB_LUT4_O_24_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) mem_read_data_SB_LUT4_O_18 (
    .I0(mem_read_data_SB_LUT4_O_18_I0[0]),
    .I1(mem_read_data_SB_LUT4_O_20_I0[1]),
    .I2(mem_read_data_SB_LUT4_O_18_I0[2]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) mem_read_data_SB_LUT4_O_18_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_read_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .O(mem_read_data_SB_LUT4_O_18_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) mem_read_data_SB_LUT4_O_19 (
    .I0(mem_read_data_SB_LUT4_O_19_I0[0]),
    .I1(mem_read_data_SB_LUT4_O_20_I0[1]),
    .I2(mem_read_data_SB_LUT4_O_19_I0[2]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) mem_read_data_SB_LUT4_O_19_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_read_data_SB_LUT4_O_27_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .O(mem_read_data_SB_LUT4_O_19_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [13]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) mem_read_data_SB_LUT4_O_20 (
    .I0(mem_read_data_SB_LUT4_O_20_I0[0]),
    .I1(mem_read_data_SB_LUT4_O_20_I0[1]),
    .I2(mem_read_data_SB_LUT4_O_20_I0[2]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) mem_read_data_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .O(mem_read_data_SB_LUT4_O_20_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) mem_read_data_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_21_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_21_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_24_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) mem_read_data_SB_LUT4_O_21_I1_SB_LUT4_O (
    .I0(\mem.read_value32 [10]),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[1]),
    .O(mem_read_data_SB_LUT4_O_21_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) mem_read_data_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_22_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_22_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_24_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) mem_read_data_SB_LUT4_O_22_I1_SB_LUT4_O (
    .I0(\mem.read_value32 [9]),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[1]),
    .O(mem_read_data_SB_LUT4_O_22_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) mem_read_data_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_23_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_23_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_24_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) mem_read_data_SB_LUT4_O_23_I1_SB_LUT4_O (
    .I0(\mem.read_value32 [8]),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[1]),
    .O(mem_read_data_SB_LUT4_O_23_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) mem_read_data_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_24_I2[0]),
    .I2(mem_read_data_SB_LUT4_O_24_I2[1]),
    .I3(mem_read_data_SB_LUT4_O_24_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) mem_read_data_SB_LUT4_O_24_I3_SB_LUT4_O (
    .I0(\mem.read_value32 [14]),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[1]),
    .O(mem_read_data_SB_LUT4_O_24_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) mem_read_data_SB_LUT4_O_24_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[3]),
    .O(mem_read_data_SB_LUT4_O_24_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) mem_read_data_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_31_I3[0]),
    .I2(mem_read_data_SB_LUT4_O_31_I3[1]),
    .I3(mem_read_data_SB_LUT4_O_31_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) mem_read_data_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_26_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_26_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_31_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) mem_read_data_SB_LUT4_O_26_I1_SB_LUT4_O (
    .I0(\mem.read_value32 [5]),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(mem_read_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]),
    .O(mem_read_data_SB_LUT4_O_26_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) mem_read_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_18_I0[2]),
    .I2(\mem.read_value32 [13]),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .O(mem_read_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) mem_read_data_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_27_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_27_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_31_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) mem_read_data_SB_LUT4_O_27_I1_SB_LUT4_O (
    .I0(\mem.read_value32 [4]),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(mem_read_data_SB_LUT4_O_27_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]),
    .O(mem_read_data_SB_LUT4_O_27_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) mem_read_data_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_19_I0[2]),
    .I2(\mem.read_value32 [12]),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .O(mem_read_data_SB_LUT4_O_27_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) mem_read_data_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_28_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_28_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_31_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O (
    .I0(\mem.read_value32 [3]),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I2[0]),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]),
    .O(mem_read_data_SB_LUT4_O_28_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[2]),
    .I2(\mem.read_value32 [11]),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .O(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) mem_read_data_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_29_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_29_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_31_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eee)
  ) mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O (
    .I0(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I1(mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[1]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[2]),
    .I3(mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[3]),
    .O(mem_read_data_SB_LUT4_O_29_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(mem_read_data_SB_LUT4_O_21_I1[1]),
    .I1(\mem.read_value32 [10]),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I3(\mem.sign_bit0_SB_LUT4_I1_O [2]),
    .O(mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [12]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) mem_read_data_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_30_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_30_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_31_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eee)
  ) mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O (
    .I0(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I1(mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[1]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[2]),
    .I3(mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[3]),
    .O(mem_read_data_SB_LUT4_O_30_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(mem_read_data_SB_LUT4_O_22_I1[1]),
    .I1(\mem.read_value32 [9]),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I3(\mem.sign_bit0_SB_LUT4_I1_O [2]),
    .O(mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) mem_read_data_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_31_I1[0]),
    .I2(mem_read_data_SB_LUT4_O_31_I1[1]),
    .I3(mem_read_data_SB_LUT4_O_31_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eee)
  ) mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O (
    .I0(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I1(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[1]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[2]),
    .I3(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[3]),
    .O(mem_read_data_SB_LUT4_O_31_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(mem_read_data_SB_LUT4_O_23_I1[1]),
    .I1(\mem.read_value32 [8]),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I3(\mem.sign_bit0_SB_LUT4_I1_O [2]),
    .O(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]),
    .I3(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .O(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eee)
  ) mem_read_data_SB_LUT4_O_31_I3_SB_LUT4_O (
    .I0(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0]),
    .I1(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[1]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[2]),
    .I3(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[3]),
    .O(mem_read_data_SB_LUT4_O_31_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) mem_read_data_SB_LUT4_O_31_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1]),
    .I2(mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[0]),
    .I3(mem_read_data_SB_LUT4_O_20_I0[3]),
    .O(mem_read_data_SB_LUT4_O_31_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [11]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [10]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [9]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.read_value32 [8]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(\mem.sign_bit2 ),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) mem_read_data_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(mem_read_data_SB_LUT4_O_20_I0[3]),
    .I2(mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[3]),
    .I3(\mem.read_unsigned_SB_LUT4_I0_O [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[31]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[31]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_1 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[30]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[30]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_10 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[21]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[21]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_11 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[20]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[20]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_12 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[19]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[19]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_13 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[18]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[18]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_14 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[17]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[17]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_15 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[16]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[16]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_16 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[15]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[15]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_17 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[14]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[14]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_18 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[13]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[13]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_19 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[12]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[12]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_2 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[29]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[29]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_20 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[11]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_21 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[10]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[10]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_22 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[9]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[9]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_23 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[8]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[8]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_24 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[7]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[7]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_25 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[6]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[6]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_26 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[5]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[5]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_27 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[4]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[4]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_28 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[3]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_29 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[2]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_3 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[28]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[28]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_30 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_31 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_4 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[27]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[27]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_5 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[26]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[26]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_6 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[25]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[25]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_7 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[24]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[24]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_8 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[23]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[23]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_address_SB_DFFESR_Q_9 (
    .C(clk),
    .D(mem_write_address_SB_DFFESR_Q_D[22]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_address[22]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q (
    .C(clk),
    .D(\registers.read_data2 [31]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[31]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_1 (
    .C(clk),
    .D(\registers.read_data2 [30]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[30]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_10 (
    .C(clk),
    .D(\registers.read_data2 [21]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[21]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_11 (
    .C(clk),
    .D(\registers.read_data2 [20]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[20]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_12 (
    .C(clk),
    .D(\registers.read_data2 [19]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[19]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_13 (
    .C(clk),
    .D(\registers.read_data2 [18]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[18]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_14 (
    .C(clk),
    .D(\registers.read_data2 [17]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[17]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_15 (
    .C(clk),
    .D(\registers.read_data2 [16]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[16]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_16 (
    .C(clk),
    .D(\registers.read_data2 [15]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[15]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_17 (
    .C(clk),
    .D(\registers.read_data2 [14]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[14]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_18 (
    .C(clk),
    .D(\registers.read_data2 [13]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[13]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_19 (
    .C(clk),
    .D(\registers.read_data2 [12]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[12]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_2 (
    .C(clk),
    .D(\registers.read_data2 [29]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[29]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_20 (
    .C(clk),
    .D(\registers.read_data2 [11]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[11]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_21 (
    .C(clk),
    .D(\registers.read_data2 [10]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[10]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_22 (
    .C(clk),
    .D(\registers.read_data2 [9]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[9]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_23 (
    .C(clk),
    .D(\registers.read_data2 [8]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[8]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_24 (
    .C(clk),
    .D(\registers.read_data2 [7]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[7]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_25 (
    .C(clk),
    .D(\registers.read_data2 [6]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[6]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_26 (
    .C(clk),
    .D(\registers.read_data2 [5]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[5]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_27 (
    .C(clk),
    .D(\registers.read_data2 [4]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[4]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_28 (
    .C(clk),
    .D(\registers.read_data2 [3]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[3]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_29 (
    .C(clk),
    .D(\registers.read_data2 [2]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[2]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_3 (
    .C(clk),
    .D(\registers.read_data2 [28]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[28]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_30 (
    .C(clk),
    .D(\registers.read_data2 [1]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[1]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_31 (
    .C(clk),
    .D(\registers.read_data2 [0]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[0]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_4 (
    .C(clk),
    .D(\registers.read_data2 [27]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[27]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_5 (
    .C(clk),
    .D(\registers.read_data2 [26]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[26]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_6 (
    .C(clk),
    .D(\registers.read_data2 [25]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[25]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_7 (
    .C(clk),
    .D(\registers.read_data2 [24]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[24]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_8 (
    .C(clk),
    .D(\registers.read_data2 [23]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[23]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR mem_write_data_SB_DFFESR_Q_9 (
    .C(clk),
    .D(\registers.read_data2 [22]),
    .E(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(mem_write_data[22]),
    .R(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE mem_write_enable_SB_DFFE_Q (
    .C(clk),
    .D(write_enable_SB_DFFE_Q_D),
    .E(mem_write_enable_SB_DFFE_Q_E),
    .Q(mem_write_enable_SB_LUT4_I3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) mem_write_enable_SB_DFFE_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(mem_write_enable_SB_DFFE_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3 (
    .I0(mem_write_enable_SB_LUT4_I3_I0[0]),
    .I1(mem_write_enable_SB_LUT4_I3_I0[1]),
    .I2(mem_write_enable_SB_LUT4_I3_I0[2]),
    .I3(mem_write_enable_SB_LUT4_I3_I0[3]),
    .O(mem_write_enable_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) mem_write_enable_SB_LUT4_I3_1 (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I1(mem_write_enable_SB_LUT4_I3_O[1]),
    .I2(mem_write_enable_SB_LUT4_I3_1_I2[2]),
    .I3(mem_write_enable_SB_LUT4_I3_I0[3]),
    .O(mem_write_enable_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O (
    .I0(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[0]),
    .I1(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[1]),
    .I2(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[2]),
    .I3(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[3]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(mem_write_address[8]),
    .I1(mem_write_address[9]),
    .I2(mem_write_address[10]),
    .I3(mem_write_address[11]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(mem_write_address[12]),
    .I1(mem_write_address[13]),
    .I2(mem_write_address[14]),
    .I3(mem_write_address[15]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]),
    .I2(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]),
    .I3(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(mem_write_address[5]),
    .I1(mem_write_address[4]),
    .I2(mem_write_address[7]),
    .I3(mem_write_address[6]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]),
    .I3(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(mem_write_address[24]),
    .I1(mem_write_address[25]),
    .I2(mem_write_address[30]),
    .I3(mem_write_address[31]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(mem_write_address[26]),
    .I1(mem_write_address[27]),
    .I2(mem_write_address[28]),
    .I3(mem_write_address[29]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(mem_write_address[16]),
    .I1(mem_write_address[17]),
    .I2(mem_write_address[18]),
    .I3(mem_write_address[19]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(mem_write_address[20]),
    .I1(mem_write_address[21]),
    .I2(mem_write_address[22]),
    .I3(mem_write_address[23]),
    .O(mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3 (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I2(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[1]),
    .I3(mem_write_enable_SB_LUT4_I3_1_O[3]),
    .O(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1 (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I2(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[1]),
    .I3(mem_write_enable_SB_LUT4_I3_1_O[3]),
    .O(mem_write_enable_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) mem_write_enable_SB_LUT4_I3_2 (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I1(mem_write_enable_SB_LUT4_I3_O[1]),
    .I2(mem_write_enable_SB_LUT4_I3_1_I2[2]),
    .I3(mem_write_enable_SB_LUT4_I3_I0[3]),
    .O(mem_write_enable_SB_LUT4_I3_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3 (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I2(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[1]),
    .I3(mem_write_enable_SB_LUT4_I3_2_O[3]),
    .O(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1 (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I2(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[1]),
    .I3(mem_write_enable_SB_LUT4_I3_2_O[3]),
    .O(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_funct3[0]),
    .I3(mem_funct3[1]),
    .O(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O (
    .I0(mem_write_address[13]),
    .I1(mem_write_address[14]),
    .I2(mem_write_address[15]),
    .I3(mem_write_address[16]),
    .O(mem_write_enable_SB_LUT4_I3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_1 (
    .I0(mem_write_address[17]),
    .I1(mem_write_address[18]),
    .I2(mem_write_address[19]),
    .I3(mem_write_address[20]),
    .O(mem_write_enable_SB_LUT4_I3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1[0]),
    .I2(mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1[1]),
    .I3(mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1[2]),
    .O(mem_write_enable_SB_LUT4_I3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(mem_write_address[21]),
    .I1(mem_write_address[22]),
    .I2(mem_write_address[23]),
    .I3(mem_write_address[24]),
    .O(mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(mem_write_address[25]),
    .I1(mem_write_address[30]),
    .I2(mem_write_address[31]),
    .I3(mem_write_address[26]),
    .O(mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(mem_write_address[27]),
    .I2(mem_write_address[28]),
    .I3(mem_write_address[29]),
    .O(mem_write_enable_SB_LUT4_I3_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(mem_write_enable_SB_LUT4_I3_O[0]),
    .I2(mem_write_enable_SB_LUT4_I3_O[1]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .O(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(mem_funct3[1]),
    .I2(mem_write_enable_SB_LUT4_I3_O[0]),
    .I3(\mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_write_enable_SB_LUT4_I3_O[0]),
    .I3(mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[1]),
    .O(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]),
    .I2(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .O(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I1(mem_funct3[0]),
    .I2(mem_funct3[1]),
    .I3(mem_write_enable_SB_LUT4_I3_O[0]),
    .O(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .I2(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I3(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]),
    .O(mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) mem_write_enable_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(mem_funct3[1]),
    .I3(mem_funct3[0]),
    .O(mem_write_enable_SB_LUT4_I3_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q (
    .C(clk),
    .D(\registers.read_data1 [31]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_1 (
    .C(clk),
    .D(\registers.read_data1 [30]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_10 (
    .C(clk),
    .D(\registers.read_data1 [21]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_11 (
    .C(clk),
    .D(\registers.read_data1 [20]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_12 (
    .C(clk),
    .D(\registers.read_data1 [19]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_13 (
    .C(clk),
    .D(\registers.read_data1 [18]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_14 (
    .C(clk),
    .D(\registers.read_data1 [17]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_15 (
    .C(clk),
    .D(\registers.read_data1 [16]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_16 (
    .C(clk),
    .D(\registers.read_data1 [15]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_17 (
    .C(clk),
    .D(\registers.read_data1 [14]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_18 (
    .C(clk),
    .D(\registers.read_data1 [13]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_19 (
    .C(clk),
    .D(\registers.read_data1 [12]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_2 (
    .C(clk),
    .D(\registers.read_data1 [29]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_20 (
    .C(clk),
    .D(\registers.read_data1 [11]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_21 (
    .C(clk),
    .D(\registers.read_data1 [10]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_22 (
    .C(clk),
    .D(\registers.read_data1 [9]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_23 (
    .C(clk),
    .D(\registers.read_data1 [8]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_24 (
    .C(clk),
    .D(\registers.read_data1 [7]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_25 (
    .C(clk),
    .D(\registers.read_data1 [6]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_26 (
    .C(clk),
    .D(\registers.read_data1 [5]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_27 (
    .C(clk),
    .D(\registers.read_data1 [4]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_28 (
    .C(clk),
    .D(\registers.read_data1 [3]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_29 (
    .C(clk),
    .D(\registers.read_data1 [2]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_3 (
    .C(clk),
    .D(\registers.read_data1 [28]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_30 (
    .C(clk),
    .D(\registers.read_data1 [1]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_31 (
    .C(clk),
    .D(\registers.read_data1 [0]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_4 (
    .C(clk),
    .D(\registers.read_data1 [27]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_5 (
    .C(clk),
    .D(\registers.read_data1 [26]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_6 (
    .C(clk),
    .D(\registers.read_data1 [25]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_7 (
    .C(clk),
    .D(\registers.read_data1 [24]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_8 (
    .C(clk),
    .D(\registers.read_data1 [23]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op1_alu_SB_DFFE_Q_9 (
    .C(clk),
    .D(\registers.read_data1 [22]),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op1_alu[22])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_1 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_1_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_10 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_10_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_10_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [21]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_10_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_11 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_11_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_11_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [20]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_11_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_12 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_12_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_12_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [19]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_12_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_13 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_13_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_13_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [18]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_13_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_14 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_14_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_14_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [17]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_14_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_15 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_15_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_15_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [16]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_15_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_16 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_16_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_16_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [15]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_16_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_17 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_17_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_17_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [14]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_17_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_18 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_18_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_18_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [13]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_18_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_19 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_19_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_19_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [12]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_19_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_1_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [30]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_1_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_2 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_2_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_20 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_20_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_20_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [11]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_20_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_21 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_21_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_21_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[10]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [10]),
    .O(op2_alu_SB_DFFE_Q_21_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_22 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_22_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_22_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[9]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [9]),
    .O(op2_alu_SB_DFFE_Q_22_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_23 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_23_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_23_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[8]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [8]),
    .O(op2_alu_SB_DFFE_Q_23_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_24 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_24_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_24_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[7]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [7]),
    .O(op2_alu_SB_DFFE_Q_24_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_25 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_25_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_25_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[6]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [6]),
    .O(op2_alu_SB_DFFE_Q_25_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_26 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_26_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_26_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[5]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [5]),
    .O(op2_alu_SB_DFFE_Q_26_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_27 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_27_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_27_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[4]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [4]),
    .O(op2_alu_SB_DFFE_Q_27_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_28 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_28_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_28_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [3]),
    .O(op2_alu_SB_DFFE_Q_28_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_29 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_29_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_29_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [2]),
    .O(op2_alu_SB_DFFE_Q_29_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_2_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [29]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_2_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_3 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_3_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_30 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_30_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_30_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [1]),
    .O(op2_alu_SB_DFFE_Q_30_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_31 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_31_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) op2_alu_SB_DFFE_Q_31_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\registers.read_data2 [0]),
    .O(op2_alu_SB_DFFE_Q_31_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_3_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [28]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_3_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_4 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_4_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_4_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [27]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_4_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_5 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_5_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_5_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [26]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_5_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_6 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_6_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_6_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [25]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_6_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_7 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_7_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_7_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [24]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_7_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_8 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_8_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_8_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [23]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_8_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE op2_alu_SB_DFFE_Q_9 (
    .C(clk),
    .D(op2_alu_SB_DFFE_Q_9_D),
    .E(op1_alu_SB_DFFE_Q_E),
    .Q(op2_alu[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_9_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [22]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_9_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) op2_alu_SB_DFFE_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\registers.read_data2 [31]),
    .I3(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]),
    .O(op2_alu_SB_DFFE_Q_D)
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1 (
    .CI(rd1_SB_CARRY_I1_CO[9]),
    .CO(rd1_SB_CARRY_I1_CO[10]),
    .I0(imm[9]),
    .I1(\registers.read_data1 [9])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_1 (
    .CI(rd1_SB_CARRY_I1_CO[8]),
    .CO(rd1_SB_CARRY_I1_CO[9]),
    .I0(imm[8]),
    .I1(\registers.read_data1 [8])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_10 (
    .CI(rd1_SB_CARRY_I1_CO[28]),
    .CO(rd1_SB_CARRY_I1_CO[29]),
    .I0(imm[28]),
    .I1(\registers.read_data1 [28])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_11 (
    .CI(rd1_SB_CARRY_I1_CO[27]),
    .CO(rd1_SB_CARRY_I1_CO[28]),
    .I0(imm[27]),
    .I1(\registers.read_data1 [27])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_12 (
    .CI(rd1_SB_CARRY_I1_CO[26]),
    .CO(rd1_SB_CARRY_I1_CO[27]),
    .I0(imm[26]),
    .I1(\registers.read_data1 [26])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_13 (
    .CI(rd1_SB_CARRY_I1_CO[25]),
    .CO(rd1_SB_CARRY_I1_CO[26]),
    .I0(imm[25]),
    .I1(\registers.read_data1 [25])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_14 (
    .CI(rd1_SB_CARRY_I1_CO[24]),
    .CO(rd1_SB_CARRY_I1_CO[25]),
    .I0(imm[24]),
    .I1(\registers.read_data1 [24])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_15 (
    .CI(rd1_SB_CARRY_I1_CO[23]),
    .CO(rd1_SB_CARRY_I1_CO[24]),
    .I0(imm[23]),
    .I1(\registers.read_data1 [23])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_16 (
    .CI(rd1_SB_CARRY_I1_CO[22]),
    .CO(rd1_SB_CARRY_I1_CO[23]),
    .I0(imm[22]),
    .I1(\registers.read_data1 [22])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_17 (
    .CI(rd1_SB_CARRY_I1_CO[21]),
    .CO(rd1_SB_CARRY_I1_CO[22]),
    .I0(imm[21]),
    .I1(\registers.read_data1 [21])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_18 (
    .CI(rd1_SB_CARRY_I1_CO[20]),
    .CO(rd1_SB_CARRY_I1_CO[21]),
    .I0(imm[20]),
    .I1(\registers.read_data1 [20])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_19 (
    .CI(rd1_SB_CARRY_I1_CO[1]),
    .CO(rd1_SB_CARRY_I1_CO[2]),
    .I0(imm[1]),
    .I1(\registers.read_data1 [1])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_2 (
    .CI(rd1_SB_CARRY_I1_CO[7]),
    .CO(rd1_SB_CARRY_I1_CO[8]),
    .I0(imm[7]),
    .I1(\registers.read_data1 [7])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_20 (
    .CI(rd1_SB_CARRY_I1_CO[19]),
    .CO(rd1_SB_CARRY_I1_CO[20]),
    .I0(imm[19]),
    .I1(\registers.read_data1 [19])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_21 (
    .CI(rd1_SB_CARRY_I1_CO[18]),
    .CO(rd1_SB_CARRY_I1_CO[19]),
    .I0(imm[18]),
    .I1(\registers.read_data1 [18])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_22 (
    .CI(rd1_SB_CARRY_I1_CO[17]),
    .CO(rd1_SB_CARRY_I1_CO[18]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I1(\registers.read_data1 [17])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_23 (
    .CI(rd1_SB_CARRY_I1_CO[16]),
    .CO(rd1_SB_CARRY_I1_CO[17]),
    .I0(imm[16]),
    .I1(\registers.read_data1 [16])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_24 (
    .CI(rd1_SB_CARRY_I1_CO[15]),
    .CO(rd1_SB_CARRY_I1_CO[16]),
    .I0(imm[15]),
    .I1(\registers.read_data1 [15])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_25 (
    .CI(rd1_SB_CARRY_I1_CO[14]),
    .CO(rd1_SB_CARRY_I1_CO[15]),
    .I0(imm[14]),
    .I1(\registers.read_data1 [14])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_26 (
    .CI(rd1_SB_CARRY_I1_CO[13]),
    .CO(rd1_SB_CARRY_I1_CO[14]),
    .I0(imm[13]),
    .I1(\registers.read_data1 [13])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_27 (
    .CI(rd1_SB_CARRY_I1_CO[12]),
    .CO(rd1_SB_CARRY_I1_CO[13]),
    .I0(imm[12]),
    .I1(\registers.read_data1 [12])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_28 (
    .CI(rd1_SB_CARRY_I1_CO[11]),
    .CO(rd1_SB_CARRY_I1_CO[12]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(\registers.read_data1 [11])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_29 (
    .CI(rd1_SB_CARRY_I1_CO[10]),
    .CO(rd1_SB_CARRY_I1_CO[11]),
    .I0(imm[10]),
    .I1(\registers.read_data1 [10])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_3 (
    .CI(rd1_SB_CARRY_I1_CO[6]),
    .CO(rd1_SB_CARRY_I1_CO[7]),
    .I0(imm[6]),
    .I1(\registers.read_data1 [6])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_30 (
    .CI(1'h0),
    .CO(rd1_SB_CARRY_I1_CO[1]),
    .I0(imm[0]),
    .I1(\registers.read_data1 [0])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_4 (
    .CI(rd1_SB_CARRY_I1_CO[5]),
    .CO(rd1_SB_CARRY_I1_CO[6]),
    .I0(imm[5]),
    .I1(\registers.read_data1 [5])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_5 (
    .CI(rd1_SB_CARRY_I1_CO[4]),
    .CO(rd1_SB_CARRY_I1_CO[5]),
    .I0(imm[4]),
    .I1(\registers.read_data1 [4])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_6 (
    .CI(rd1_SB_CARRY_I1_CO[3]),
    .CO(rd1_SB_CARRY_I1_CO[4]),
    .I0(imm[3]),
    .I1(\registers.read_data1 [3])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_7 (
    .CI(rd1_SB_CARRY_I1_CO[30]),
    .CO(rd1_SB_CARRY_I1_CO[31]),
    .I0(imm[30]),
    .I1(\registers.read_data1 [30])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_8 (
    .CI(rd1_SB_CARRY_I1_CO[2]),
    .CO(rd1_SB_CARRY_I1_CO[3]),
    .I0(imm[2]),
    .I1(\registers.read_data1 [2])
  );
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY rd1_SB_CARRY_I1_9 (
    .CI(rd1_SB_CARRY_I1_CO[29]),
    .CO(rd1_SB_CARRY_I1_CO[30]),
    .I0(imm[29]),
    .I1(\registers.read_data1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(imm[9]),
    .I2(\registers.read_data1 [9]),
    .I3(rd1_SB_CARRY_I1_CO[9]),
    .O(mem_write_address_SB_DFFESR_Q_D[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(imm[8]),
    .I2(\registers.read_data1 [8]),
    .I3(rd1_SB_CARRY_I1_CO[8]),
    .O(mem_write_address_SB_DFFESR_Q_D[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_10 (
    .I0(1'h0),
    .I1(imm[29]),
    .I2(\registers.read_data1 [29]),
    .I3(rd1_SB_CARRY_I1_CO[29]),
    .O(mem_write_address_SB_DFFESR_Q_D[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_11 (
    .I0(1'h0),
    .I1(imm[28]),
    .I2(\registers.read_data1 [28]),
    .I3(rd1_SB_CARRY_I1_CO[28]),
    .O(mem_write_address_SB_DFFESR_Q_D[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_12 (
    .I0(1'h0),
    .I1(imm[27]),
    .I2(\registers.read_data1 [27]),
    .I3(rd1_SB_CARRY_I1_CO[27]),
    .O(mem_write_address_SB_DFFESR_Q_D[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_13 (
    .I0(1'h0),
    .I1(imm[26]),
    .I2(\registers.read_data1 [26]),
    .I3(rd1_SB_CARRY_I1_CO[26]),
    .O(mem_write_address_SB_DFFESR_Q_D[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_14 (
    .I0(1'h0),
    .I1(imm[25]),
    .I2(\registers.read_data1 [25]),
    .I3(rd1_SB_CARRY_I1_CO[25]),
    .O(mem_write_address_SB_DFFESR_Q_D[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_15 (
    .I0(1'h0),
    .I1(imm[24]),
    .I2(\registers.read_data1 [24]),
    .I3(rd1_SB_CARRY_I1_CO[24]),
    .O(mem_write_address_SB_DFFESR_Q_D[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_16 (
    .I0(1'h0),
    .I1(imm[23]),
    .I2(\registers.read_data1 [23]),
    .I3(rd1_SB_CARRY_I1_CO[23]),
    .O(mem_write_address_SB_DFFESR_Q_D[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_17 (
    .I0(1'h0),
    .I1(imm[22]),
    .I2(\registers.read_data1 [22]),
    .I3(rd1_SB_CARRY_I1_CO[22]),
    .O(mem_write_address_SB_DFFESR_Q_D[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_18 (
    .I0(1'h0),
    .I1(imm[21]),
    .I2(\registers.read_data1 [21]),
    .I3(rd1_SB_CARRY_I1_CO[21]),
    .O(mem_write_address_SB_DFFESR_Q_D[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_19 (
    .I0(1'h0),
    .I1(imm[20]),
    .I2(\registers.read_data1 [20]),
    .I3(rd1_SB_CARRY_I1_CO[20]),
    .O(mem_write_address_SB_DFFESR_Q_D[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(imm[7]),
    .I2(\registers.read_data1 [7]),
    .I3(rd1_SB_CARRY_I1_CO[7]),
    .O(mem_write_address_SB_DFFESR_Q_D[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_20 (
    .I0(1'h0),
    .I1(imm[1]),
    .I2(\registers.read_data1 [1]),
    .I3(rd1_SB_CARRY_I1_CO[1]),
    .O(mem_write_address_SB_DFFESR_Q_D[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_21 (
    .I0(1'h0),
    .I1(imm[19]),
    .I2(\registers.read_data1 [19]),
    .I3(rd1_SB_CARRY_I1_CO[19]),
    .O(mem_write_address_SB_DFFESR_Q_D[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_22 (
    .I0(1'h0),
    .I1(imm[18]),
    .I2(\registers.read_data1 [18]),
    .I3(rd1_SB_CARRY_I1_CO[18]),
    .O(mem_write_address_SB_DFFESR_Q_D[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_23 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I2(\registers.read_data1 [17]),
    .I3(rd1_SB_CARRY_I1_CO[17]),
    .O(mem_write_address_SB_DFFESR_Q_D[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_24 (
    .I0(1'h0),
    .I1(imm[16]),
    .I2(\registers.read_data1 [16]),
    .I3(rd1_SB_CARRY_I1_CO[16]),
    .O(mem_write_address_SB_DFFESR_Q_D[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_25 (
    .I0(1'h0),
    .I1(imm[15]),
    .I2(\registers.read_data1 [15]),
    .I3(rd1_SB_CARRY_I1_CO[15]),
    .O(mem_write_address_SB_DFFESR_Q_D[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_26 (
    .I0(1'h0),
    .I1(imm[14]),
    .I2(\registers.read_data1 [14]),
    .I3(rd1_SB_CARRY_I1_CO[14]),
    .O(mem_write_address_SB_DFFESR_Q_D[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_27 (
    .I0(1'h0),
    .I1(imm[13]),
    .I2(\registers.read_data1 [13]),
    .I3(rd1_SB_CARRY_I1_CO[13]),
    .O(mem_write_address_SB_DFFESR_Q_D[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_28 (
    .I0(1'h0),
    .I1(imm[12]),
    .I2(\registers.read_data1 [12]),
    .I3(rd1_SB_CARRY_I1_CO[12]),
    .O(mem_write_address_SB_DFFESR_Q_D[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_29 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(\registers.read_data1 [11]),
    .I3(rd1_SB_CARRY_I1_CO[11]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_3 (
    .I0(1'h0),
    .I1(imm[6]),
    .I2(\registers.read_data1 [6]),
    .I3(rd1_SB_CARRY_I1_CO[6]),
    .O(mem_write_address_SB_DFFESR_Q_D[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_30 (
    .I0(1'h0),
    .I1(imm[10]),
    .I2(\registers.read_data1 [10]),
    .I3(rd1_SB_CARRY_I1_CO[10]),
    .O(mem_write_address_SB_DFFESR_Q_D[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_31 (
    .I0(1'h0),
    .I1(imm[0]),
    .I2(\registers.read_data1 [0]),
    .I3(1'h0),
    .O(mem_write_address_SB_DFFESR_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_4 (
    .I0(1'h0),
    .I1(imm[5]),
    .I2(\registers.read_data1 [5]),
    .I3(rd1_SB_CARRY_I1_CO[5]),
    .O(mem_write_address_SB_DFFESR_Q_D[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_5 (
    .I0(1'h0),
    .I1(imm[4]),
    .I2(\registers.read_data1 [4]),
    .I3(rd1_SB_CARRY_I1_CO[4]),
    .O(mem_write_address_SB_DFFESR_Q_D[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_6 (
    .I0(1'h0),
    .I1(imm[3]),
    .I2(\registers.read_data1 [3]),
    .I3(rd1_SB_CARRY_I1_CO[3]),
    .O(mem_write_address_SB_DFFESR_Q_D[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_7 (
    .I0(1'h0),
    .I1(imm[31]),
    .I2(\registers.read_data1 [31]),
    .I3(rd1_SB_CARRY_I1_CO[31]),
    .O(mem_write_address_SB_DFFESR_Q_D[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_8 (
    .I0(1'h0),
    .I1(imm[30]),
    .I2(\registers.read_data1 [30]),
    .I3(rd1_SB_CARRY_I1_CO[30]),
    .O(mem_write_address_SB_DFFESR_Q_D[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:139.41-139.50|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) rd1_SB_LUT4_I2_9 (
    .I0(1'h0),
    .I1(imm[2]),
    .I2(\registers.read_data1 [2]),
    .I3(rd1_SB_CARRY_I1_CO[2]),
    .O(mem_write_address_SB_DFFESR_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0[3]),
    .O(\registers.read_data1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_1_I0[3]),
    .O(\registers.read_data1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_10 (
    .I0(rd1_SB_LUT4_O_10_I0[0]),
    .I1(rd1_SB_LUT4_O_10_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_10_I0[3]),
    .O(\registers.read_data1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_10_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_10_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [21]),
    .I1(\registers.registers[18] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [21]),
    .I1(\registers.registers[21] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [21]),
    .I1(\registers.registers[23] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [21]),
    .I1(\registers.registers[19] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_10_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [21]),
    .I1(\registers.registers[5] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [21]),
    .I1(\registers.registers[7] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [21]),
    .I2(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [21]),
    .I2(\registers.registers[3] [21]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [21]),
    .I1(\registers.registers[14] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [21]),
    .I1(\registers.registers[11] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [21]),
    .I1(\registers.registers[9] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [21]),
    .I1(\registers.registers[15] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [21]),
    .I1(\registers.registers[26] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [21]),
    .I1(\registers.registers[31] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [21]),
    .I1(\registers.registers[29] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [21]),
    .I1(\registers.registers[27] [21]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_11 (
    .I0(rd1_SB_LUT4_O_11_I0[0]),
    .I1(rd1_SB_LUT4_O_11_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_11_I0[3]),
    .O(\registers.read_data1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_11_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_11_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [20]),
    .I1(\registers.registers[18] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [20]),
    .I1(\registers.registers[21] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [20]),
    .I1(\registers.registers[23] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [20]),
    .I1(\registers.registers[19] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_11_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [20]),
    .I1(\registers.registers[5] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [20]),
    .I1(\registers.registers[7] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [20]),
    .I2(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [20]),
    .I2(\registers.registers[3] [20]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [20]),
    .I1(\registers.registers[14] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [20]),
    .I1(\registers.registers[11] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [20]),
    .I1(\registers.registers[9] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [20]),
    .I1(\registers.registers[15] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [20]),
    .I1(\registers.registers[26] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [20]),
    .I1(\registers.registers[31] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [20]),
    .I1(\registers.registers[29] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [20]),
    .I1(\registers.registers[27] [20]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_12 (
    .I0(rd1_SB_LUT4_O_12_I0[0]),
    .I1(rd1_SB_LUT4_O_12_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_12_I0[3]),
    .O(\registers.read_data1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_12_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_12_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [19]),
    .I1(\registers.registers[18] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [19]),
    .I1(\registers.registers[21] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [19]),
    .I1(\registers.registers[23] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [19]),
    .I1(\registers.registers[19] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_12_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [19]),
    .I1(\registers.registers[5] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [19]),
    .I1(\registers.registers[7] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [19]),
    .I2(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [19]),
    .I2(\registers.registers[3] [19]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [19]),
    .I1(\registers.registers[14] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [19]),
    .I1(\registers.registers[11] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [19]),
    .I1(\registers.registers[9] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [19]),
    .I1(\registers.registers[15] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [19]),
    .I1(\registers.registers[26] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [19]),
    .I1(\registers.registers[31] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [19]),
    .I1(\registers.registers[29] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [19]),
    .I1(\registers.registers[27] [19]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_13 (
    .I0(rd1_SB_LUT4_O_13_I0[0]),
    .I1(rd1_SB_LUT4_O_13_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_13_I0[3]),
    .O(\registers.read_data1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_13_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_13_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [18]),
    .I1(\registers.registers[18] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [18]),
    .I1(\registers.registers[21] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [18]),
    .I1(\registers.registers[23] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [18]),
    .I1(\registers.registers[19] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_13_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [18]),
    .I1(\registers.registers[5] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [18]),
    .I1(\registers.registers[7] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [18]),
    .I2(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [18]),
    .I2(\registers.registers[3] [18]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [18]),
    .I1(\registers.registers[14] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [18]),
    .I1(\registers.registers[11] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [18]),
    .I1(\registers.registers[9] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [18]),
    .I1(\registers.registers[15] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [18]),
    .I1(\registers.registers[26] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [18]),
    .I1(\registers.registers[31] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [18]),
    .I1(\registers.registers[29] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [18]),
    .I1(\registers.registers[27] [18]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_14 (
    .I0(rd1_SB_LUT4_O_14_I0[0]),
    .I1(rd1_SB_LUT4_O_14_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_14_I0[3]),
    .O(\registers.read_data1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_14_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_14_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [17]),
    .I1(\registers.registers[18] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [17]),
    .I1(\registers.registers[21] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [17]),
    .I1(\registers.registers[23] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [17]),
    .I1(\registers.registers[19] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_14_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [17]),
    .I1(\registers.registers[5] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [17]),
    .I1(\registers.registers[7] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [17]),
    .I2(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [17]),
    .I2(\registers.registers[3] [17]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [17]),
    .I1(\registers.registers[14] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [17]),
    .I1(\registers.registers[11] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [17]),
    .I1(\registers.registers[9] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [17]),
    .I1(\registers.registers[15] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [17]),
    .I1(\registers.registers[26] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [17]),
    .I1(\registers.registers[31] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [17]),
    .I1(\registers.registers[29] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [17]),
    .I1(\registers.registers[27] [17]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_15 (
    .I0(rd1_SB_LUT4_O_15_I0[0]),
    .I1(rd1_SB_LUT4_O_15_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_15_I0[3]),
    .O(\registers.read_data1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_15_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_15_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [16]),
    .I1(\registers.registers[18] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [16]),
    .I1(\registers.registers[21] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [16]),
    .I1(\registers.registers[23] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [16]),
    .I1(\registers.registers[19] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_15_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [16]),
    .I1(\registers.registers[5] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [16]),
    .I1(\registers.registers[7] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [16]),
    .I2(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [16]),
    .I2(\registers.registers[3] [16]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [16]),
    .I1(\registers.registers[14] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [16]),
    .I1(\registers.registers[11] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [16]),
    .I1(\registers.registers[9] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [16]),
    .I1(\registers.registers[15] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [16]),
    .I1(\registers.registers[26] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [16]),
    .I1(\registers.registers[31] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [16]),
    .I1(\registers.registers[29] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [16]),
    .I1(\registers.registers[27] [16]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_16 (
    .I0(rd1_SB_LUT4_O_16_I0[0]),
    .I1(rd1_SB_LUT4_O_16_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_16_I0[3]),
    .O(\registers.read_data1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_16_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_16_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [15]),
    .I1(\registers.registers[18] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [15]),
    .I1(\registers.registers[21] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [15]),
    .I1(\registers.registers[23] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [15]),
    .I1(\registers.registers[19] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_16_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [15]),
    .I1(\registers.registers[5] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [15]),
    .I1(\registers.registers[7] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [15]),
    .I2(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [15]),
    .I2(\registers.registers[3] [15]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [15]),
    .I1(\registers.registers[14] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [15]),
    .I1(\registers.registers[11] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [15]),
    .I1(\registers.registers[9] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [15]),
    .I1(\registers.registers[15] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [15]),
    .I1(\registers.registers[26] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [15]),
    .I1(\registers.registers[31] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [15]),
    .I1(\registers.registers[29] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [15]),
    .I1(\registers.registers[27] [15]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_17 (
    .I0(rd1_SB_LUT4_O_17_I0[0]),
    .I1(rd1_SB_LUT4_O_17_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_17_I0[3]),
    .O(\registers.read_data1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_17_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_17_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [14]),
    .I1(\registers.registers[18] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [14]),
    .I1(\registers.registers[21] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [14]),
    .I1(\registers.registers[23] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [14]),
    .I1(\registers.registers[19] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_17_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [14]),
    .I1(\registers.registers[5] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [14]),
    .I1(\registers.registers[7] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [14]),
    .I2(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [14]),
    .I2(\registers.registers[3] [14]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [14]),
    .I1(\registers.registers[14] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [14]),
    .I1(\registers.registers[11] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [14]),
    .I1(\registers.registers[9] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [14]),
    .I1(\registers.registers[15] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [14]),
    .I1(\registers.registers[26] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [14]),
    .I1(\registers.registers[31] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [14]),
    .I1(\registers.registers[29] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [14]),
    .I1(\registers.registers[27] [14]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_18 (
    .I0(rd1_SB_LUT4_O_18_I0[0]),
    .I1(rd1_SB_LUT4_O_18_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_18_I0[3]),
    .O(\registers.read_data1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_18_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_18_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [13]),
    .I1(\registers.registers[18] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [13]),
    .I1(\registers.registers[21] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [13]),
    .I1(\registers.registers[23] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [13]),
    .I1(\registers.registers[19] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_18_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [13]),
    .I1(\registers.registers[5] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [13]),
    .I1(\registers.registers[7] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [13]),
    .I2(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [13]),
    .I2(\registers.registers[3] [13]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [13]),
    .I1(\registers.registers[14] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [13]),
    .I1(\registers.registers[11] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [13]),
    .I1(\registers.registers[9] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [13]),
    .I1(\registers.registers[15] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [13]),
    .I1(\registers.registers[26] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [13]),
    .I1(\registers.registers[31] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [13]),
    .I1(\registers.registers[29] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [13]),
    .I1(\registers.registers[27] [13]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_19 (
    .I0(rd1_SB_LUT4_O_19_I0[0]),
    .I1(rd1_SB_LUT4_O_19_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_19_I0[3]),
    .O(\registers.read_data1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_19_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_19_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [12]),
    .I1(\registers.registers[18] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [12]),
    .I1(\registers.registers[21] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [12]),
    .I1(\registers.registers[23] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [12]),
    .I1(\registers.registers[19] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_19_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [12]),
    .I1(\registers.registers[5] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [12]),
    .I1(\registers.registers[7] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [12]),
    .I2(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [12]),
    .I2(\registers.registers[3] [12]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [12]),
    .I1(\registers.registers[14] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [12]),
    .I1(\registers.registers[11] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [12]),
    .I1(\registers.registers[9] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [12]),
    .I1(\registers.registers[15] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [12]),
    .I1(\registers.registers[26] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [12]),
    .I1(\registers.registers[31] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [12]),
    .I1(\registers.registers[29] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [12]),
    .I1(\registers.registers[27] [12]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [30]),
    .I1(\registers.registers[18] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [30]),
    .I1(\registers.registers[21] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [30]),
    .I1(\registers.registers[23] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [30]),
    .I1(\registers.registers[19] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [30]),
    .I1(\registers.registers[5] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [30]),
    .I1(\registers.registers[7] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [30]),
    .I2(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [30]),
    .I2(\registers.registers[3] [30]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [30]),
    .I1(\registers.registers[14] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [30]),
    .I1(\registers.registers[11] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [30]),
    .I1(\registers.registers[9] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [30]),
    .I1(\registers.registers[15] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [30]),
    .I1(\registers.registers[26] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [30]),
    .I1(\registers.registers[31] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [30]),
    .I1(\registers.registers[29] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [30]),
    .I1(\registers.registers[27] [30]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_2_I0[3]),
    .O(\registers.read_data1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_20 (
    .I0(rd1_SB_LUT4_O_20_I0[0]),
    .I1(rd1_SB_LUT4_O_20_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_20_I0[3]),
    .O(\registers.read_data1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_20_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_20_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [11]),
    .I1(\registers.registers[18] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [11]),
    .I1(\registers.registers[21] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [11]),
    .I1(\registers.registers[23] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [11]),
    .I1(\registers.registers[19] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_20_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [11]),
    .I1(\registers.registers[5] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [11]),
    .I1(\registers.registers[7] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [11]),
    .I2(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [11]),
    .I2(\registers.registers[3] [11]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [11]),
    .I1(\registers.registers[14] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [11]),
    .I1(\registers.registers[11] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [11]),
    .I1(\registers.registers[9] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [11]),
    .I1(\registers.registers[15] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [11]),
    .I1(\registers.registers[26] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [11]),
    .I1(\registers.registers[31] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [11]),
    .I1(\registers.registers[29] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [11]),
    .I1(\registers.registers[27] [11]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_21 (
    .I0(rd1_SB_LUT4_O_21_I0[0]),
    .I1(rd1_SB_LUT4_O_21_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_21_I0[3]),
    .O(\registers.read_data1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_21_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_21_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [10]),
    .I1(\registers.registers[18] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [10]),
    .I1(\registers.registers[21] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [10]),
    .I1(\registers.registers[23] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [10]),
    .I1(\registers.registers[19] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_21_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [10]),
    .I1(\registers.registers[5] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [10]),
    .I1(\registers.registers[7] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [10]),
    .I2(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [10]),
    .I2(\registers.registers[3] [10]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [10]),
    .I1(\registers.registers[14] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [10]),
    .I1(\registers.registers[11] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [10]),
    .I1(\registers.registers[9] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [10]),
    .I1(\registers.registers[15] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [10]),
    .I1(\registers.registers[26] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [10]),
    .I1(\registers.registers[31] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [10]),
    .I1(\registers.registers[29] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [10]),
    .I1(\registers.registers[27] [10]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_22 (
    .I0(rd1_SB_LUT4_O_22_I0[0]),
    .I1(rd1_SB_LUT4_O_22_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_22_I0[3]),
    .O(\registers.read_data1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_22_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_22_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [9]),
    .I1(\registers.registers[18] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [9]),
    .I1(\registers.registers[21] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [9]),
    .I1(\registers.registers[23] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [9]),
    .I1(\registers.registers[19] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_22_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [9]),
    .I1(\registers.registers[5] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [9]),
    .I1(\registers.registers[7] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [9]),
    .I2(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [9]),
    .I2(\registers.registers[3] [9]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [9]),
    .I1(\registers.registers[14] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [9]),
    .I1(\registers.registers[11] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [9]),
    .I1(\registers.registers[9] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [9]),
    .I1(\registers.registers[15] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [9]),
    .I1(\registers.registers[26] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [9]),
    .I1(\registers.registers[31] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [9]),
    .I1(\registers.registers[29] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [9]),
    .I1(\registers.registers[27] [9]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_23 (
    .I0(rd1_SB_LUT4_O_23_I0[0]),
    .I1(rd1_SB_LUT4_O_23_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_23_I0[3]),
    .O(\registers.read_data1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_23_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_23_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [8]),
    .I1(\registers.registers[18] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [8]),
    .I1(\registers.registers[21] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [8]),
    .I1(\registers.registers[23] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [8]),
    .I1(\registers.registers[19] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_23_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [8]),
    .I1(\registers.registers[5] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [8]),
    .I1(\registers.registers[7] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [8]),
    .I2(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [8]),
    .I2(\registers.registers[3] [8]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [8]),
    .I1(\registers.registers[14] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [8]),
    .I1(\registers.registers[11] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [8]),
    .I1(\registers.registers[9] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [8]),
    .I1(\registers.registers[15] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [8]),
    .I1(\registers.registers[26] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [8]),
    .I1(\registers.registers[31] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [8]),
    .I1(\registers.registers[29] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [8]),
    .I1(\registers.registers[27] [8]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_24 (
    .I0(rd1_SB_LUT4_O_24_I0[0]),
    .I1(rd1_SB_LUT4_O_24_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_24_I0[3]),
    .O(\registers.read_data1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_24_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_24_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [7]),
    .I1(\registers.registers[18] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [7]),
    .I1(\registers.registers[21] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [7]),
    .I1(\registers.registers[23] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [7]),
    .I1(\registers.registers[19] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_24_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [7]),
    .I1(\registers.registers[5] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [7]),
    .I1(\registers.registers[7] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [7]),
    .I2(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [7]),
    .I2(\registers.registers[3] [7]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [7]),
    .I1(\registers.registers[14] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [7]),
    .I1(\registers.registers[11] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [7]),
    .I1(\registers.registers[9] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [7]),
    .I1(\registers.registers[15] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [7]),
    .I1(\registers.registers[26] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [7]),
    .I1(\registers.registers[31] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [7]),
    .I1(\registers.registers[29] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [7]),
    .I1(\registers.registers[27] [7]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_25 (
    .I0(rd1_SB_LUT4_O_25_I0[0]),
    .I1(rd1_SB_LUT4_O_25_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_25_I0[3]),
    .O(\registers.read_data1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_25_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_25_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [6]),
    .I1(\registers.registers[18] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [6]),
    .I1(\registers.registers[21] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [6]),
    .I1(\registers.registers[23] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [6]),
    .I1(\registers.registers[19] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_25_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [6]),
    .I1(\registers.registers[5] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [6]),
    .I1(\registers.registers[7] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [6]),
    .I2(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [6]),
    .I2(\registers.registers[3] [6]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [6]),
    .I1(\registers.registers[14] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [6]),
    .I1(\registers.registers[11] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [6]),
    .I1(\registers.registers[9] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [6]),
    .I1(\registers.registers[15] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [6]),
    .I1(\registers.registers[26] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [6]),
    .I1(\registers.registers[31] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [6]),
    .I1(\registers.registers[29] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [6]),
    .I1(\registers.registers[27] [6]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_26 (
    .I0(rd1_SB_LUT4_O_26_I0[0]),
    .I1(rd1_SB_LUT4_O_26_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_26_I0[3]),
    .O(\registers.read_data1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_26_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_26_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [5]),
    .I1(\registers.registers[18] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [5]),
    .I1(\registers.registers[21] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [5]),
    .I1(\registers.registers[23] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [5]),
    .I1(\registers.registers[19] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_26_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [5]),
    .I1(\registers.registers[5] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [5]),
    .I1(\registers.registers[7] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [5]),
    .I2(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [5]),
    .I2(\registers.registers[3] [5]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [5]),
    .I1(\registers.registers[14] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [5]),
    .I1(\registers.registers[11] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [5]),
    .I1(\registers.registers[9] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [5]),
    .I1(\registers.registers[15] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [5]),
    .I1(\registers.registers[26] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [5]),
    .I1(\registers.registers[31] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [5]),
    .I1(\registers.registers[29] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [5]),
    .I1(\registers.registers[27] [5]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_27 (
    .I0(rd1_SB_LUT4_O_27_I0[0]),
    .I1(rd1_SB_LUT4_O_27_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_27_I0[3]),
    .O(\registers.read_data1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_27_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_27_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [4]),
    .I1(\registers.registers[18] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [4]),
    .I1(\registers.registers[21] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [4]),
    .I1(\registers.registers[23] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [4]),
    .I1(\registers.registers[19] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_27_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [4]),
    .I1(\registers.registers[5] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [4]),
    .I1(\registers.registers[7] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [4]),
    .I2(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [4]),
    .I2(\registers.registers[3] [4]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [4]),
    .I1(\registers.registers[14] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [4]),
    .I1(\registers.registers[11] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [4]),
    .I1(\registers.registers[9] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [4]),
    .I1(\registers.registers[15] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [4]),
    .I1(\registers.registers[26] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [4]),
    .I1(\registers.registers[31] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [4]),
    .I1(\registers.registers[29] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [4]),
    .I1(\registers.registers[27] [4]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_28 (
    .I0(rd1_SB_LUT4_O_28_I0[0]),
    .I1(rd1_SB_LUT4_O_28_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_28_I0[3]),
    .O(\registers.read_data1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_28_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_28_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [3]),
    .I1(\registers.registers[18] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [3]),
    .I1(\registers.registers[21] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [3]),
    .I1(\registers.registers[23] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [3]),
    .I1(\registers.registers[19] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_28_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [3]),
    .I1(\registers.registers[5] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [3]),
    .I1(\registers.registers[7] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [3]),
    .I2(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [3]),
    .I2(\registers.registers[3] [3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [3]),
    .I1(\registers.registers[14] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [3]),
    .I1(\registers.registers[11] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [3]),
    .I1(\registers.registers[9] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [3]),
    .I1(\registers.registers[15] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [3]),
    .I1(\registers.registers[26] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [3]),
    .I1(\registers.registers[31] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [3]),
    .I1(\registers.registers[29] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [3]),
    .I1(\registers.registers[27] [3]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_29 (
    .I0(rd1_SB_LUT4_O_29_I0[0]),
    .I1(rd1_SB_LUT4_O_29_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_29_I0[3]),
    .O(\registers.read_data1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O (
    .I0(imm_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I1(imm_SB_LUT4_O_I1_SB_LUT4_I2_O[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_29_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_29_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [2]),
    .I1(\registers.registers[18] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [2]),
    .I1(\registers.registers[21] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [2]),
    .I1(\registers.registers[23] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [2]),
    .I1(\registers.registers[19] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_29_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [2]),
    .I1(\registers.registers[5] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [2]),
    .I1(\registers.registers[7] [2]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [2]),
    .I2(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [2]),
    .I2(\registers.registers[3] [2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [29]),
    .I1(\registers.registers[18] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [29]),
    .I1(\registers.registers[21] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [29]),
    .I1(\registers.registers[23] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [29]),
    .I1(\registers.registers[19] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [29]),
    .I1(\registers.registers[5] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [29]),
    .I1(\registers.registers[7] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [29]),
    .I2(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [29]),
    .I2(\registers.registers[3] [29]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [29]),
    .I1(\registers.registers[14] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [29]),
    .I1(\registers.registers[11] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [29]),
    .I1(\registers.registers[9] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [29]),
    .I1(\registers.registers[15] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [29]),
    .I1(\registers.registers[26] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [29]),
    .I1(\registers.registers[31] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [29]),
    .I1(\registers.registers[29] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [29]),
    .I1(\registers.registers[27] [29]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_3 (
    .I0(rd1_SB_LUT4_O_3_I0[0]),
    .I1(rd1_SB_LUT4_O_3_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_3_I0[3]),
    .O(\registers.read_data1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_30 (
    .I0(rd1_SB_LUT4_O_30_I0[0]),
    .I1(rd1_SB_LUT4_O_30_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_30_I0[3]),
    .O(\registers.read_data1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_30_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_30_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [1]),
    .I1(\registers.registers[18] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [1]),
    .I1(\registers.registers[21] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [1]),
    .I1(\registers.registers[23] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_30_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [1]),
    .I1(\registers.registers[5] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [1]),
    .I1(\registers.registers[7] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [1]),
    .I2(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [1]),
    .I2(\registers.registers[3] [1]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [1]),
    .I1(\registers.registers[14] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [1]),
    .I1(\registers.registers[11] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [1]),
    .I1(\registers.registers[9] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [1]),
    .I1(\registers.registers[15] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [1]),
    .I1(\registers.registers[26] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [1]),
    .I1(\registers.registers[31] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [1]),
    .I1(\registers.registers[29] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [1]),
    .I1(\registers.registers[27] [1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_31 (
    .I0(rd1_SB_LUT4_O_31_I0[0]),
    .I1(rd1_SB_LUT4_O_31_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_31_I0[3]),
    .O(\registers.read_data1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_31_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_31_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [0]),
    .I1(\registers.registers[18] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [0]),
    .I1(\registers.registers[21] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [0]),
    .I1(\registers.registers[23] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [0]),
    .I1(\registers.registers[19] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_31_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [0]),
    .I1(\registers.registers[5] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [0]),
    .I1(\registers.registers[7] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [0]),
    .I2(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [0]),
    .I2(\registers.registers[3] [0]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [0]),
    .I1(\registers.registers[14] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [0]),
    .I1(\registers.registers[11] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [0]),
    .I1(\registers.registers[9] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [0]),
    .I1(\registers.registers[15] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [0]),
    .I1(\registers.registers[26] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [0]),
    .I1(\registers.registers[31] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [0]),
    .I1(\registers.registers[29] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [0]),
    .I1(\registers.registers[27] [0]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [28]),
    .I1(\registers.registers[18] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [28]),
    .I1(\registers.registers[21] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [28]),
    .I1(\registers.registers[23] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [28]),
    .I1(\registers.registers[19] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [28]),
    .I1(\registers.registers[5] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [28]),
    .I1(\registers.registers[7] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [28]),
    .I2(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [28]),
    .I2(\registers.registers[3] [28]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [28]),
    .I1(\registers.registers[14] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [28]),
    .I1(\registers.registers[11] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [28]),
    .I1(\registers.registers[9] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [28]),
    .I1(\registers.registers[15] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [28]),
    .I1(\registers.registers[26] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [28]),
    .I1(\registers.registers[31] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [28]),
    .I1(\registers.registers[29] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [28]),
    .I1(\registers.registers[27] [28]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_4 (
    .I0(rd1_SB_LUT4_O_4_I0[0]),
    .I1(rd1_SB_LUT4_O_4_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_4_I0[3]),
    .O(\registers.read_data1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_4_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_4_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [27]),
    .I1(\registers.registers[18] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [27]),
    .I1(\registers.registers[21] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [27]),
    .I1(\registers.registers[23] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [27]),
    .I1(\registers.registers[19] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_4_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [27]),
    .I1(\registers.registers[5] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [27]),
    .I1(\registers.registers[7] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [27]),
    .I2(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [27]),
    .I2(\registers.registers[3] [27]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [27]),
    .I1(\registers.registers[14] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [27]),
    .I1(\registers.registers[11] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [27]),
    .I1(\registers.registers[9] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [27]),
    .I1(\registers.registers[15] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [27]),
    .I1(\registers.registers[26] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [27]),
    .I1(\registers.registers[31] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [27]),
    .I1(\registers.registers[29] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [27]),
    .I1(\registers.registers[27] [27]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_5 (
    .I0(rd1_SB_LUT4_O_5_I0[0]),
    .I1(rd1_SB_LUT4_O_5_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_5_I0[3]),
    .O(\registers.read_data1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_5_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_5_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [26]),
    .I1(\registers.registers[18] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [26]),
    .I1(\registers.registers[21] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [26]),
    .I1(\registers.registers[23] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [26]),
    .I1(\registers.registers[19] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_5_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [26]),
    .I1(\registers.registers[5] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [26]),
    .I1(\registers.registers[7] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [26]),
    .I2(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [26]),
    .I2(\registers.registers[3] [26]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [26]),
    .I1(\registers.registers[14] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [26]),
    .I1(\registers.registers[11] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [26]),
    .I1(\registers.registers[9] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [26]),
    .I1(\registers.registers[15] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [26]),
    .I1(\registers.registers[26] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [26]),
    .I1(\registers.registers[31] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [26]),
    .I1(\registers.registers[29] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [26]),
    .I1(\registers.registers[27] [26]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_6 (
    .I0(rd1_SB_LUT4_O_6_I0[0]),
    .I1(rd1_SB_LUT4_O_6_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_6_I0[3]),
    .O(\registers.read_data1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_6_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_6_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [25]),
    .I1(\registers.registers[18] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [25]),
    .I1(\registers.registers[21] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [25]),
    .I1(\registers.registers[23] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [25]),
    .I1(\registers.registers[19] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_6_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [25]),
    .I1(\registers.registers[5] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [25]),
    .I1(\registers.registers[7] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [25]),
    .I2(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [25]),
    .I2(\registers.registers[3] [25]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [25]),
    .I1(\registers.registers[14] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [25]),
    .I1(\registers.registers[11] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [25]),
    .I1(\registers.registers[9] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [25]),
    .I1(\registers.registers[15] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [25]),
    .I1(\registers.registers[26] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [25]),
    .I1(\registers.registers[31] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [25]),
    .I1(\registers.registers[29] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [25]),
    .I1(\registers.registers[27] [25]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_7 (
    .I0(rd1_SB_LUT4_O_7_I0[0]),
    .I1(rd1_SB_LUT4_O_7_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_7_I0[3]),
    .O(\registers.read_data1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_7_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_7_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [24]),
    .I1(\registers.registers[18] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [24]),
    .I1(\registers.registers[21] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [24]),
    .I1(\registers.registers[23] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [24]),
    .I1(\registers.registers[19] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_7_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [24]),
    .I1(\registers.registers[5] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [24]),
    .I1(\registers.registers[7] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [24]),
    .I2(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [24]),
    .I2(\registers.registers[3] [24]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [24]),
    .I1(\registers.registers[14] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [24]),
    .I1(\registers.registers[11] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [24]),
    .I1(\registers.registers[9] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [24]),
    .I1(\registers.registers[15] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [24]),
    .I1(\registers.registers[26] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [24]),
    .I1(\registers.registers[31] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [24]),
    .I1(\registers.registers[29] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [24]),
    .I1(\registers.registers[27] [24]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_8 (
    .I0(rd1_SB_LUT4_O_8_I0[0]),
    .I1(rd1_SB_LUT4_O_8_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_8_I0[3]),
    .O(\registers.read_data1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_8_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_8_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [23]),
    .I1(\registers.registers[18] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [23]),
    .I1(\registers.registers[21] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [23]),
    .I1(\registers.registers[23] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [23]),
    .I1(\registers.registers[19] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_8_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [23]),
    .I1(\registers.registers[5] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [23]),
    .I1(\registers.registers[7] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [23]),
    .I2(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [23]),
    .I2(\registers.registers[3] [23]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [23]),
    .I1(\registers.registers[14] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [23]),
    .I1(\registers.registers[11] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [23]),
    .I1(\registers.registers[9] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [23]),
    .I1(\registers.registers[15] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [23]),
    .I1(\registers.registers[26] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [23]),
    .I1(\registers.registers[31] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [23]),
    .I1(\registers.registers[29] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [23]),
    .I1(\registers.registers[27] [23]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_9 (
    .I0(rd1_SB_LUT4_O_9_I0[0]),
    .I1(rd1_SB_LUT4_O_9_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_9_I0[3]),
    .O(\registers.read_data1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_9_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_9_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [22]),
    .I1(\registers.registers[18] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [22]),
    .I1(\registers.registers[21] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [22]),
    .I1(\registers.registers[23] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [22]),
    .I1(\registers.registers[19] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_9_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [22]),
    .I1(\registers.registers[5] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [22]),
    .I1(\registers.registers[7] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(\registers.registers[1] [22]),
    .I2(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [22]),
    .I2(\registers.registers[3] [22]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [22]),
    .I1(\registers.registers[14] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [22]),
    .I1(\registers.registers[11] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [22]),
    .I1(\registers.registers[9] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [22]),
    .I1(\registers.registers[15] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [22]),
    .I1(\registers.registers[26] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [22]),
    .I1(\registers.registers[31] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [22]),
    .I1(\registers.registers[29] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [22]),
    .I1(\registers.registers[27] [22]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [31]),
    .I1(\registers.registers[21] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [31]),
    .I1(\registers.registers[23] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [31]),
    .I1(\registers.registers[19] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [31]),
    .I1(\registers.registers[5] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [31]),
    .I1(\registers.registers[7] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [31]),
    .I2(\registers.registers[3] [31]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(\registers.registers[12] [31]),
    .I1(\registers.registers[14] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[10] [31]),
    .I1(\registers.registers[11] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[8] [31]),
    .I1(\registers.registers[9] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[13] [31]),
    .I1(\registers.registers[15] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\registers.registers[24] [31]),
    .I1(\registers.registers[26] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[30] [31]),
    .I1(\registers.registers[31] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[28] [31]),
    .I1(\registers.registers[29] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[25] [31]),
    .I1(\registers.registers[27] [31]),
    .I2(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I3(rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]),
    .O(rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_1_I1[0]),
    .I2(rd2_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_10_I1[0]),
    .I2(rd2_SB_LUT4_O_10_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_10_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_10_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [21]),
    .I2(\registers.registers[15] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [21]),
    .I2(\registers.registers[11] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [21]),
    .I1(\registers.registers[5] [21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [21]),
    .I1(\registers.registers[7] [21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [21]),
    .I2(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [21]),
    .I2(\registers.registers[3] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [21]),
    .I2(\registers.registers[13] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [21]),
    .I2(\registers.registers[9] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [21]),
    .I2(\registers.registers[27] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [21]),
    .I2(\registers.registers[25] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [21]),
    .I1(\registers.registers[18] [21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [21]),
    .I1(\registers.registers[21] [21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [21]),
    .I1(\registers.registers[23] [21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [21]),
    .I1(\registers.registers[19] [21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [21]),
    .I2(\registers.registers[29] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [21]),
    .I2(\registers.registers[31] [21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_11_I1[0]),
    .I2(rd2_SB_LUT4_O_11_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_11_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_11_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [20]),
    .I2(\registers.registers[15] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [20]),
    .I2(\registers.registers[11] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [20]),
    .I1(\registers.registers[5] [20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [20]),
    .I1(\registers.registers[7] [20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [20]),
    .I2(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [20]),
    .I2(\registers.registers[3] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [20]),
    .I2(\registers.registers[13] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [20]),
    .I2(\registers.registers[9] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [20]),
    .I2(\registers.registers[27] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [20]),
    .I2(\registers.registers[25] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [20]),
    .I1(\registers.registers[18] [20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [20]),
    .I1(\registers.registers[21] [20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [20]),
    .I1(\registers.registers[23] [20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [20]),
    .I1(\registers.registers[19] [20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [20]),
    .I2(\registers.registers[29] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [20]),
    .I2(\registers.registers[31] [20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_12_I1[0]),
    .I2(rd2_SB_LUT4_O_12_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_12_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_12_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [19]),
    .I2(\registers.registers[15] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [19]),
    .I2(\registers.registers[11] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [19]),
    .I1(\registers.registers[5] [19]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [19]),
    .I1(\registers.registers[7] [19]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [19]),
    .I2(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [19]),
    .I2(\registers.registers[3] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [19]),
    .I2(\registers.registers[13] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [19]),
    .I2(\registers.registers[9] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [19]),
    .I2(\registers.registers[27] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [19]),
    .I2(\registers.registers[25] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [19]),
    .I1(\registers.registers[18] [19]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [19]),
    .I1(\registers.registers[21] [19]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [19]),
    .I1(\registers.registers[23] [19]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [19]),
    .I1(\registers.registers[19] [19]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [19]),
    .I2(\registers.registers[29] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [19]),
    .I2(\registers.registers[31] [19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_13_I1[0]),
    .I2(rd2_SB_LUT4_O_13_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_13_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_13_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [18]),
    .I2(\registers.registers[15] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [18]),
    .I2(\registers.registers[11] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [18]),
    .I1(\registers.registers[5] [18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [18]),
    .I1(\registers.registers[7] [18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [18]),
    .I2(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [18]),
    .I2(\registers.registers[3] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [18]),
    .I2(\registers.registers[13] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [18]),
    .I2(\registers.registers[9] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [18]),
    .I2(\registers.registers[27] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [18]),
    .I2(\registers.registers[25] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [18]),
    .I1(\registers.registers[18] [18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [18]),
    .I1(\registers.registers[21] [18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [18]),
    .I1(\registers.registers[23] [18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [18]),
    .I1(\registers.registers[19] [18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [18]),
    .I2(\registers.registers[29] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [18]),
    .I2(\registers.registers[31] [18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_14_I1[0]),
    .I2(rd2_SB_LUT4_O_14_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_14_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_14_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [17]),
    .I2(\registers.registers[15] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [17]),
    .I2(\registers.registers[11] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [17]),
    .I1(\registers.registers[5] [17]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [17]),
    .I1(\registers.registers[7] [17]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [17]),
    .I2(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [17]),
    .I2(\registers.registers[3] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [17]),
    .I2(\registers.registers[13] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [17]),
    .I2(\registers.registers[9] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [17]),
    .I2(\registers.registers[27] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [17]),
    .I2(\registers.registers[25] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [17]),
    .I1(\registers.registers[18] [17]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [17]),
    .I1(\registers.registers[21] [17]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [17]),
    .I1(\registers.registers[23] [17]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [17]),
    .I1(\registers.registers[19] [17]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [17]),
    .I2(\registers.registers[29] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [17]),
    .I2(\registers.registers[31] [17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_15_I1[0]),
    .I2(rd2_SB_LUT4_O_15_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_15_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_15_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [16]),
    .I2(\registers.registers[15] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [16]),
    .I2(\registers.registers[11] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [16]),
    .I1(\registers.registers[5] [16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [16]),
    .I1(\registers.registers[7] [16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [16]),
    .I2(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [16]),
    .I2(\registers.registers[3] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [16]),
    .I2(\registers.registers[13] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [16]),
    .I2(\registers.registers[9] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [16]),
    .I2(\registers.registers[27] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [16]),
    .I2(\registers.registers[25] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [16]),
    .I1(\registers.registers[18] [16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [16]),
    .I1(\registers.registers[21] [16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [16]),
    .I1(\registers.registers[23] [16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [16]),
    .I1(\registers.registers[19] [16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [16]),
    .I2(\registers.registers[29] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [16]),
    .I2(\registers.registers[31] [16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_16_I1[0]),
    .I2(rd2_SB_LUT4_O_16_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_16_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_16_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [15]),
    .I2(\registers.registers[15] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [15]),
    .I2(\registers.registers[11] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [15]),
    .I1(\registers.registers[5] [15]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [15]),
    .I1(\registers.registers[7] [15]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [15]),
    .I2(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [15]),
    .I2(\registers.registers[3] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [15]),
    .I2(\registers.registers[13] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [15]),
    .I2(\registers.registers[9] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [15]),
    .I2(\registers.registers[27] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [15]),
    .I2(\registers.registers[25] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [15]),
    .I1(\registers.registers[18] [15]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [15]),
    .I1(\registers.registers[21] [15]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [15]),
    .I1(\registers.registers[23] [15]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [15]),
    .I1(\registers.registers[19] [15]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [15]),
    .I2(\registers.registers[29] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [15]),
    .I2(\registers.registers[31] [15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_17_I1[0]),
    .I2(rd2_SB_LUT4_O_17_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_17_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_17_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [14]),
    .I2(\registers.registers[15] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [14]),
    .I2(\registers.registers[11] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [14]),
    .I1(\registers.registers[5] [14]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [14]),
    .I1(\registers.registers[7] [14]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [14]),
    .I2(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [14]),
    .I2(\registers.registers[3] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [14]),
    .I2(\registers.registers[13] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [14]),
    .I2(\registers.registers[9] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [14]),
    .I2(\registers.registers[27] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [14]),
    .I2(\registers.registers[25] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [14]),
    .I1(\registers.registers[18] [14]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [14]),
    .I1(\registers.registers[21] [14]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [14]),
    .I1(\registers.registers[23] [14]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [14]),
    .I1(\registers.registers[19] [14]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [14]),
    .I2(\registers.registers[29] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [14]),
    .I2(\registers.registers[31] [14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_18_I1[0]),
    .I2(rd2_SB_LUT4_O_18_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_18_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_18_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [13]),
    .I2(\registers.registers[15] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [13]),
    .I2(\registers.registers[11] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [13]),
    .I1(\registers.registers[5] [13]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [13]),
    .I1(\registers.registers[7] [13]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [13]),
    .I2(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [13]),
    .I2(\registers.registers[3] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [13]),
    .I2(\registers.registers[13] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [13]),
    .I2(\registers.registers[9] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [13]),
    .I2(\registers.registers[27] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [13]),
    .I2(\registers.registers[25] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [13]),
    .I1(\registers.registers[18] [13]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [13]),
    .I1(\registers.registers[21] [13]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [13]),
    .I1(\registers.registers[23] [13]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [13]),
    .I1(\registers.registers[19] [13]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [13]),
    .I2(\registers.registers[29] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [13]),
    .I2(\registers.registers[31] [13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_19_I1[0]),
    .I2(rd2_SB_LUT4_O_19_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_19_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_19_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [12]),
    .I2(\registers.registers[15] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [12]),
    .I2(\registers.registers[11] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [12]),
    .I1(\registers.registers[5] [12]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [12]),
    .I1(\registers.registers[7] [12]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [12]),
    .I2(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [12]),
    .I2(\registers.registers[3] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [12]),
    .I2(\registers.registers[13] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [12]),
    .I2(\registers.registers[9] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [12]),
    .I2(\registers.registers[27] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [12]),
    .I2(\registers.registers[25] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [12]),
    .I1(\registers.registers[18] [12]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [12]),
    .I1(\registers.registers[21] [12]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [12]),
    .I1(\registers.registers[23] [12]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [12]),
    .I1(\registers.registers[19] [12]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [12]),
    .I2(\registers.registers[29] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [12]),
    .I2(\registers.registers[31] [12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [30]),
    .I2(\registers.registers[15] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [30]),
    .I2(\registers.registers[11] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [30]),
    .I1(\registers.registers[5] [30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [30]),
    .I1(\registers.registers[7] [30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [30]),
    .I2(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [30]),
    .I2(\registers.registers[3] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [30]),
    .I2(\registers.registers[13] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [30]),
    .I2(\registers.registers[9] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [30]),
    .I2(\registers.registers[27] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [30]),
    .I2(\registers.registers[25] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [30]),
    .I1(\registers.registers[18] [30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [30]),
    .I1(\registers.registers[21] [30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [30]),
    .I1(\registers.registers[23] [30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [30]),
    .I1(\registers.registers[19] [30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [30]),
    .I2(\registers.registers[29] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [30]),
    .I2(\registers.registers[31] [30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_2_I1[0]),
    .I2(rd2_SB_LUT4_O_2_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_20_I1[0]),
    .I2(rd2_SB_LUT4_O_20_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_20_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_20_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [11]),
    .I2(\registers.registers[15] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [11]),
    .I2(\registers.registers[11] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [11]),
    .I1(\registers.registers[5] [11]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [11]),
    .I1(\registers.registers[7] [11]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [11]),
    .I2(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [11]),
    .I2(\registers.registers[3] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [11]),
    .I2(\registers.registers[13] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [11]),
    .I2(\registers.registers[9] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [11]),
    .I2(\registers.registers[27] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [11]),
    .I2(\registers.registers[25] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [11]),
    .I1(\registers.registers[18] [11]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [11]),
    .I1(\registers.registers[21] [11]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [11]),
    .I1(\registers.registers[23] [11]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [11]),
    .I1(\registers.registers[19] [11]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [11]),
    .I2(\registers.registers[29] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [11]),
    .I2(\registers.registers[31] [11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_21_I1[0]),
    .I2(rd2_SB_LUT4_O_21_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_21_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_21_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [10]),
    .I2(\registers.registers[15] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [10]),
    .I2(\registers.registers[11] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [10]),
    .I1(\registers.registers[5] [10]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [10]),
    .I1(\registers.registers[7] [10]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [10]),
    .I2(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [10]),
    .I2(\registers.registers[3] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [10]),
    .I2(\registers.registers[13] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [10]),
    .I2(\registers.registers[9] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [10]),
    .I2(\registers.registers[27] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [10]),
    .I2(\registers.registers[25] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [10]),
    .I1(\registers.registers[18] [10]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [10]),
    .I1(\registers.registers[21] [10]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [10]),
    .I1(\registers.registers[23] [10]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [10]),
    .I1(\registers.registers[19] [10]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [10]),
    .I2(\registers.registers[29] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [10]),
    .I2(\registers.registers[31] [10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_22_I1[0]),
    .I2(rd2_SB_LUT4_O_22_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_22_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_22_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [9]),
    .I2(\registers.registers[15] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [9]),
    .I2(\registers.registers[11] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [9]),
    .I1(\registers.registers[5] [9]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [9]),
    .I1(\registers.registers[7] [9]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [9]),
    .I2(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [9]),
    .I2(\registers.registers[3] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [9]),
    .I2(\registers.registers[13] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [9]),
    .I2(\registers.registers[9] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [9]),
    .I2(\registers.registers[27] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [9]),
    .I2(\registers.registers[25] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [9]),
    .I1(\registers.registers[18] [9]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [9]),
    .I1(\registers.registers[21] [9]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [9]),
    .I1(\registers.registers[23] [9]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [9]),
    .I1(\registers.registers[19] [9]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [9]),
    .I2(\registers.registers[29] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [9]),
    .I2(\registers.registers[31] [9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_23_I1[0]),
    .I2(rd2_SB_LUT4_O_23_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_23_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_23_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [8]),
    .I2(\registers.registers[15] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [8]),
    .I2(\registers.registers[11] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [8]),
    .I1(\registers.registers[5] [8]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [8]),
    .I1(\registers.registers[7] [8]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [8]),
    .I2(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [8]),
    .I2(\registers.registers[3] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [8]),
    .I2(\registers.registers[13] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [8]),
    .I2(\registers.registers[9] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [8]),
    .I2(\registers.registers[27] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [8]),
    .I2(\registers.registers[25] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [8]),
    .I1(\registers.registers[18] [8]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [8]),
    .I1(\registers.registers[21] [8]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [8]),
    .I1(\registers.registers[23] [8]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [8]),
    .I1(\registers.registers[19] [8]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [8]),
    .I2(\registers.registers[29] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [8]),
    .I2(\registers.registers[31] [8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_24_I1[0]),
    .I2(rd2_SB_LUT4_O_24_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_24_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_24_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [7]),
    .I2(\registers.registers[15] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [7]),
    .I2(\registers.registers[11] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[2] [7]),
    .I1(\registers.registers[6] [7]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[3] [7]),
    .I1(\registers.registers[7] [7]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I1(\registers.registers[4] [7]),
    .I2(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[1] [7]),
    .I2(\registers.registers[5] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [7]),
    .I2(\registers.registers[13] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [7]),
    .I2(\registers.registers[9] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [7]),
    .I2(\registers.registers[27] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [7]),
    .I2(\registers.registers[25] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [7]),
    .I1(\registers.registers[18] [7]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [7]),
    .I1(\registers.registers[21] [7]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [7]),
    .I1(\registers.registers[23] [7]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [7]),
    .I1(\registers.registers[19] [7]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [7]),
    .I2(\registers.registers[29] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [7]),
    .I2(\registers.registers[31] [7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_25_I1[0]),
    .I2(rd2_SB_LUT4_O_25_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_25_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_25_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [6]),
    .I2(\registers.registers[15] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [6]),
    .I2(\registers.registers[11] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [6]),
    .I1(\registers.registers[5] [6]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [6]),
    .I1(\registers.registers[7] [6]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [6]),
    .I2(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [6]),
    .I2(\registers.registers[3] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [6]),
    .I2(\registers.registers[13] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [6]),
    .I2(\registers.registers[9] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [6]),
    .I2(\registers.registers[27] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [6]),
    .I2(\registers.registers[25] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [6]),
    .I1(\registers.registers[18] [6]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [6]),
    .I1(\registers.registers[21] [6]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [6]),
    .I1(\registers.registers[23] [6]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [6]),
    .I1(\registers.registers[19] [6]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [6]),
    .I2(\registers.registers[29] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [6]),
    .I2(\registers.registers[31] [6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_26_I1[0]),
    .I2(rd2_SB_LUT4_O_26_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_26_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_26_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [5]),
    .I2(\registers.registers[15] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [5]),
    .I2(\registers.registers[11] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [5]),
    .I1(\registers.registers[5] [5]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [5]),
    .I1(\registers.registers[7] [5]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [5]),
    .I2(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [5]),
    .I2(\registers.registers[3] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [5]),
    .I2(\registers.registers[13] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [5]),
    .I2(\registers.registers[9] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [5]),
    .I2(\registers.registers[27] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [5]),
    .I2(\registers.registers[25] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [5]),
    .I1(\registers.registers[18] [5]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [5]),
    .I1(\registers.registers[21] [5]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [5]),
    .I1(\registers.registers[23] [5]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [5]),
    .I1(\registers.registers[19] [5]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [5]),
    .I2(\registers.registers[29] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [5]),
    .I2(\registers.registers[31] [5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_27_I1[0]),
    .I2(rd2_SB_LUT4_O_27_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_27_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_27_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [4]),
    .I2(\registers.registers[15] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [4]),
    .I2(\registers.registers[11] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [4]),
    .I1(\registers.registers[5] [4]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [4]),
    .I1(\registers.registers[7] [4]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [4]),
    .I2(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [4]),
    .I2(\registers.registers[3] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [4]),
    .I2(\registers.registers[13] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [4]),
    .I2(\registers.registers[9] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [4]),
    .I2(\registers.registers[27] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [4]),
    .I2(\registers.registers[25] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [4]),
    .I1(\registers.registers[18] [4]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [4]),
    .I1(\registers.registers[21] [4]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [4]),
    .I1(\registers.registers[23] [4]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [4]),
    .I1(\registers.registers[19] [4]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [4]),
    .I2(\registers.registers[29] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [4]),
    .I2(\registers.registers[31] [4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_28_I1[0]),
    .I2(rd2_SB_LUT4_O_28_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_28_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_28_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [3]),
    .I2(\registers.registers[15] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [3]),
    .I2(\registers.registers[11] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [3]),
    .I1(\registers.registers[5] [3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [3]),
    .I1(\registers.registers[7] [3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [3]),
    .I2(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [3]),
    .I2(\registers.registers[3] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [3]),
    .I2(\registers.registers[13] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [3]),
    .I2(\registers.registers[9] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [3]),
    .I2(\registers.registers[27] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [3]),
    .I2(\registers.registers[25] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [3]),
    .I1(\registers.registers[18] [3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [3]),
    .I1(\registers.registers[21] [3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [3]),
    .I1(\registers.registers[23] [3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [3]),
    .I1(\registers.registers[19] [3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [3]),
    .I2(\registers.registers[29] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [3]),
    .I2(\registers.registers[31] [3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_29_I1[0]),
    .I2(rd2_SB_LUT4_O_29_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_29_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_29_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [2]),
    .I2(\registers.registers[15] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [2]),
    .I2(\registers.registers[11] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [2]),
    .I1(\registers.registers[5] [2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [2]),
    .I1(\registers.registers[7] [2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [2]),
    .I2(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [2]),
    .I2(\registers.registers[3] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [2]),
    .I2(\registers.registers[13] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [2]),
    .I2(\registers.registers[9] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [2]),
    .I2(\registers.registers[27] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [2]),
    .I2(\registers.registers[25] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [2]),
    .I1(\registers.registers[18] [2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [2]),
    .I1(\registers.registers[21] [2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [2]),
    .I1(\registers.registers[23] [2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [2]),
    .I1(\registers.registers[19] [2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [2]),
    .I2(\registers.registers[29] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [2]),
    .I2(\registers.registers[31] [2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [29]),
    .I2(\registers.registers[15] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [29]),
    .I2(\registers.registers[11] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [29]),
    .I1(\registers.registers[5] [29]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [29]),
    .I1(\registers.registers[7] [29]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [29]),
    .I2(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [29]),
    .I2(\registers.registers[3] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [29]),
    .I2(\registers.registers[13] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [29]),
    .I2(\registers.registers[9] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [29]),
    .I2(\registers.registers[27] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [29]),
    .I2(\registers.registers[25] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [29]),
    .I1(\registers.registers[18] [29]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [29]),
    .I1(\registers.registers[21] [29]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [29]),
    .I1(\registers.registers[23] [29]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [29]),
    .I1(\registers.registers[19] [29]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [29]),
    .I2(\registers.registers[29] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [29]),
    .I2(\registers.registers[31] [29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_3_I1[0]),
    .I2(rd2_SB_LUT4_O_3_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_30_I1[0]),
    .I2(rd2_SB_LUT4_O_30_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_30_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_30_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [1]),
    .I2(\registers.registers[15] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [1]),
    .I2(\registers.registers[11] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [1]),
    .I1(\registers.registers[5] [1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [1]),
    .I1(\registers.registers[7] [1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [1]),
    .I2(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [1]),
    .I2(\registers.registers[3] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [1]),
    .I2(\registers.registers[13] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [1]),
    .I2(\registers.registers[9] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [1]),
    .I2(\registers.registers[27] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [1]),
    .I2(\registers.registers[25] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [1]),
    .I1(\registers.registers[18] [1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [1]),
    .I1(\registers.registers[21] [1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [1]),
    .I1(\registers.registers[23] [1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [1]),
    .I2(\registers.registers[29] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [1]),
    .I2(\registers.registers[31] [1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_31_I1[0]),
    .I2(rd2_SB_LUT4_O_31_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_31_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_31_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [0]),
    .I2(\registers.registers[15] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [0]),
    .I2(\registers.registers[11] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [0]),
    .I1(\registers.registers[5] [0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [0]),
    .I1(\registers.registers[7] [0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [0]),
    .I2(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [0]),
    .I2(\registers.registers[3] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [0]),
    .I2(\registers.registers[13] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [0]),
    .I2(\registers.registers[9] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [0]),
    .I2(\registers.registers[27] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [0]),
    .I2(\registers.registers[25] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [0]),
    .I1(\registers.registers[18] [0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [0]),
    .I1(\registers.registers[21] [0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [0]),
    .I1(\registers.registers[23] [0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [0]),
    .I1(\registers.registers[19] [0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [0]),
    .I2(\registers.registers[29] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [0]),
    .I2(\registers.registers[31] [0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_3_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [28]),
    .I2(\registers.registers[15] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [28]),
    .I2(\registers.registers[11] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [28]),
    .I1(\registers.registers[5] [28]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [28]),
    .I1(\registers.registers[7] [28]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [28]),
    .I2(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [28]),
    .I2(\registers.registers[3] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [28]),
    .I2(\registers.registers[13] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [28]),
    .I2(\registers.registers[9] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [28]),
    .I2(\registers.registers[27] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [28]),
    .I2(\registers.registers[25] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [28]),
    .I1(\registers.registers[18] [28]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [28]),
    .I1(\registers.registers[21] [28]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [28]),
    .I1(\registers.registers[23] [28]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [28]),
    .I1(\registers.registers[19] [28]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [28]),
    .I2(\registers.registers[29] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [28]),
    .I2(\registers.registers[31] [28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_4_I1[0]),
    .I2(rd2_SB_LUT4_O_4_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_4_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_4_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [27]),
    .I2(\registers.registers[15] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [27]),
    .I2(\registers.registers[11] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [27]),
    .I1(\registers.registers[5] [27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [27]),
    .I1(\registers.registers[7] [27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [27]),
    .I2(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [27]),
    .I2(\registers.registers[3] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [27]),
    .I2(\registers.registers[13] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [27]),
    .I2(\registers.registers[9] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [27]),
    .I2(\registers.registers[27] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [27]),
    .I2(\registers.registers[25] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [27]),
    .I1(\registers.registers[18] [27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [27]),
    .I1(\registers.registers[21] [27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [27]),
    .I1(\registers.registers[23] [27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [27]),
    .I1(\registers.registers[19] [27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [27]),
    .I2(\registers.registers[29] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [27]),
    .I2(\registers.registers[31] [27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_5_I1[0]),
    .I2(rd2_SB_LUT4_O_5_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_5_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_5_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [26]),
    .I2(\registers.registers[15] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [26]),
    .I2(\registers.registers[11] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [26]),
    .I1(\registers.registers[5] [26]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [26]),
    .I1(\registers.registers[7] [26]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [26]),
    .I2(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [26]),
    .I2(\registers.registers[3] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [26]),
    .I2(\registers.registers[13] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [26]),
    .I2(\registers.registers[9] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [26]),
    .I2(\registers.registers[27] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [26]),
    .I2(\registers.registers[25] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [26]),
    .I1(\registers.registers[18] [26]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [26]),
    .I1(\registers.registers[21] [26]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [26]),
    .I1(\registers.registers[23] [26]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [26]),
    .I1(\registers.registers[19] [26]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [26]),
    .I2(\registers.registers[29] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [26]),
    .I2(\registers.registers[31] [26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_6_I1[0]),
    .I2(rd2_SB_LUT4_O_6_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_6_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [25]),
    .I2(\registers.registers[15] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [25]),
    .I2(\registers.registers[11] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [25]),
    .I1(\registers.registers[5] [25]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [25]),
    .I1(\registers.registers[7] [25]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [25]),
    .I2(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [25]),
    .I2(\registers.registers[3] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [25]),
    .I2(\registers.registers[13] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [25]),
    .I2(\registers.registers[9] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [25]),
    .I2(\registers.registers[27] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [25]),
    .I2(\registers.registers[25] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [25]),
    .I1(\registers.registers[18] [25]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [25]),
    .I1(\registers.registers[21] [25]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [25]),
    .I1(\registers.registers[23] [25]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [25]),
    .I1(\registers.registers[19] [25]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [25]),
    .I2(\registers.registers[29] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [25]),
    .I2(\registers.registers[31] [25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_7_I1[0]),
    .I2(rd2_SB_LUT4_O_7_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_7_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_7_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [24]),
    .I2(\registers.registers[15] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [24]),
    .I2(\registers.registers[11] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [24]),
    .I1(\registers.registers[5] [24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [24]),
    .I1(\registers.registers[7] [24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [24]),
    .I2(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [24]),
    .I2(\registers.registers[3] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [24]),
    .I2(\registers.registers[13] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [24]),
    .I2(\registers.registers[9] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [24]),
    .I2(\registers.registers[27] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [24]),
    .I2(\registers.registers[25] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [24]),
    .I1(\registers.registers[18] [24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [24]),
    .I1(\registers.registers[21] [24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [24]),
    .I1(\registers.registers[23] [24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [24]),
    .I1(\registers.registers[19] [24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [24]),
    .I2(\registers.registers[29] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [24]),
    .I2(\registers.registers[31] [24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_8_I1[0]),
    .I2(rd2_SB_LUT4_O_8_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_8_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_8_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [23]),
    .I2(\registers.registers[15] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [23]),
    .I2(\registers.registers[11] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [23]),
    .I1(\registers.registers[5] [23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [23]),
    .I1(\registers.registers[7] [23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [23]),
    .I2(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [23]),
    .I2(\registers.registers[3] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [23]),
    .I2(\registers.registers[13] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [23]),
    .I2(\registers.registers[9] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [23]),
    .I2(\registers.registers[27] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [23]),
    .I2(\registers.registers[25] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [23]),
    .I1(\registers.registers[18] [23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [23]),
    .I1(\registers.registers[21] [23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [23]),
    .I1(\registers.registers[23] [23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [23]),
    .I1(\registers.registers[19] [23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [23]),
    .I2(\registers.registers[29] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [23]),
    .I2(\registers.registers[31] [23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) rd2_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(rd2_SB_LUT4_O_9_I1[0]),
    .I2(rd2_SB_LUT4_O_9_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(\registers.read_data2 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0[1]),
    .I2(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_9_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[1]),
    .I2(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(rd2_SB_LUT4_O_9_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [22]),
    .I2(\registers.registers[15] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [22]),
    .I2(\registers.registers[11] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [22]),
    .I1(\registers.registers[5] [22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [22]),
    .I1(\registers.registers[7] [22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(\registers.registers[1] [22]),
    .I2(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [22]),
    .I2(\registers.registers[3] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [22]),
    .I2(\registers.registers[13] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [22]),
    .I2(\registers.registers[9] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [22]),
    .I2(\registers.registers[27] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [22]),
    .I2(\registers.registers[25] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[16] [22]),
    .I1(\registers.registers[18] [22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [22]),
    .I1(\registers.registers[21] [22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [22]),
    .I1(\registers.registers[23] [22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [22]),
    .I1(\registers.registers[19] [22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [22]),
    .I2(\registers.registers[29] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [22]),
    .I2(\registers.registers[31] [22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[10]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O),
    .Q(\registers.registers[10] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[11]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[11] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[12]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\registers.registers[12] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[13]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[13] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[14]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[14] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[15]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[15] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[16]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[16] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[17]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[17] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[18]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O),
    .Q(\registers.registers[18] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[19]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[19] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[1]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[1] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[20]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[20] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[21]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[21] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[22]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O),
    .Q(\registers.registers[22] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[23]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[23] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[24]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[24] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[25]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O),
    .Q(\registers.registers[25] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[26]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[26] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[27]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[27] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[28]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\registers.registers[28] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[29]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O),
    .Q(\registers.registers[29] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[2]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\registers.registers[2] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[30]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[30] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[31]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O),
    .Q(\registers.registers[31] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[3]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O),
    .Q(\registers.registers[3] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[4]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O),
    .Q(\registers.registers[4] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[5]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O),
    .Q(\registers.registers[5] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[6]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O),
    .Q(\registers.registers[6] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[7]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O),
    .Q(\registers.registers[7] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[8]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\registers.registers[8] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q  (
    .C(clk),
    .D(\registers.write_data [31]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_1  (
    .C(clk),
    .D(\registers.write_data [30]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_10  (
    .C(clk),
    .D(\registers.write_data [21]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_11  (
    .C(clk),
    .D(\registers.write_data [20]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_12  (
    .C(clk),
    .D(\registers.write_data [19]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_13  (
    .C(clk),
    .D(\registers.write_data [18]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_14  (
    .C(clk),
    .D(\registers.write_data [17]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_15  (
    .C(clk),
    .D(\registers.write_data [16]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_16  (
    .C(clk),
    .D(\registers.write_data [15]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_17  (
    .C(clk),
    .D(\registers.write_data [14]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_18  (
    .C(clk),
    .D(\registers.write_data [13]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_19  (
    .C(clk),
    .D(\registers.write_data [12]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_2  (
    .C(clk),
    .D(\registers.write_data [29]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_20  (
    .C(clk),
    .D(\registers.write_data [11]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_21  (
    .C(clk),
    .D(\registers.write_data [10]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_22  (
    .C(clk),
    .D(\registers.write_data [9]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_23  (
    .C(clk),
    .D(\registers.write_data [8]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_24  (
    .C(clk),
    .D(\registers.write_data [7]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_25  (
    .C(clk),
    .D(\registers.write_data [6]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_26  (
    .C(clk),
    .D(\registers.write_data [5]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_27  (
    .C(clk),
    .D(\registers.write_data [4]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_28  (
    .C(clk),
    .D(\registers.write_data [3]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_29  (
    .C(clk),
    .D(\registers.write_data [2]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_3  (
    .C(clk),
    .D(\registers.write_data [28]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_30  (
    .C(clk),
    .D(\registers.write_data [1]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_31  (
    .C(clk),
    .D(\registers.write_data [0]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_4  (
    .C(clk),
    .D(\registers.write_data [27]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_5  (
    .C(clk),
    .D(\registers.write_data [26]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_6  (
    .C(clk),
    .D(\registers.write_data [25]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_7  (
    .C(clk),
    .D(\registers.write_data [24]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_8  (
    .C(clk),
    .D(\registers.write_data [23]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \registers.registers[9]_SB_DFFE_Q_9  (
    .C(clk),
    .D(\registers.write_data [22]),
    .E(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O),
    .Q(\registers.registers[9] [22])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR stage_SB_DFFSR_Q (
    .C(clk),
    .D(stage_SB_DFFSR_Q_D[2]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[2]),
    .R(stage_SB_DFFSR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:228.22-228.31|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[2]),
    .I3(stage_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]),
    .O(stage_SB_DFFSR_Q_D[2])
  );
  (* src = "processor.sv:228.22-228.31|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .CO(stage_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]),
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" *)
  SB_DFFSS stage_SB_DFFSR_Q_R_SB_DFFSS_S (
    .C(clk),
    .D(stage_SB_DFFSR_Q_R_SB_DFFSS_S_D),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]),
    .S(stage_SB_DFFSR_Q_R)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" *)
  SB_DFFSS stage_SB_DFFSR_Q_R_SB_DFFSS_S_1 (
    .C(clk),
    .D(stage_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .Q(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[0]),
    .S(stage_SB_DFFSR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[3]),
    .O(PC_next_SB_DFFE_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1441)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[31]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[31]),
    .I0(cmp_op2[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[31])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[9]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[10]),
    .I0(cmp_op2[9]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[9])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_1 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[8]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[9]),
    .I0(cmp_op2[8]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[8])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_10 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[28]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[29]),
    .I0(cmp_op2[28]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[28])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_11 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[27]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[28]),
    .I0(cmp_op2[27]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[27])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_12 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[26]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[27]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[26])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_13 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[25]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[26]),
    .I0(cmp_op2[25]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[25])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_14 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[24]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[25]),
    .I0(cmp_op2[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[24])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_15 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[23]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[24]),
    .I0(cmp_op2[23]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[23])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_16 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[22]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[23]),
    .I0(cmp_op2[22]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[22])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_17 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[21]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[22]),
    .I0(cmp_op2[21]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[21])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_18 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[20]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[21]),
    .I0(cmp_op2[20]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[20])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_19 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[2]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[1])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_2 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[7]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[8]),
    .I0(cmp_op2[7]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[7])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_20 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[19]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[20]),
    .I0(cmp_op2[19]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[19])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_21 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[18]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[19]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[18])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_22 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[17]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[18]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[17])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_23 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[16]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[17]),
    .I0(cmp_op2[16]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[16])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_24 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[15]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[16]),
    .I0(cmp_op2[15]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[15])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_25 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[14]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[15]),
    .I0(cmp_op2[14]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[14])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_26 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[13]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[14]),
    .I0(cmp_op2[13]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[13])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_27 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[12]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[13]),
    .I0(cmp_op2[12]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[12])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_28 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[11]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[12]),
    .I0(cmp_op2[11]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[11])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_29 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[10]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[11]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[10])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_3 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[6]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[7]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[6])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_30 (
    .CI(1'h1),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .I0(cmp_op2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[0])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_4 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[5]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[6]),
    .I0(cmp_op2[5]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[5])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_5 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[4]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[5]),
    .I0(cmp_op2[4]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[4])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_6 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[3]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[4]),
    .I0(cmp_op2[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[3])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_7 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[30]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[31]),
    .I0(cmp_op2[30]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[30])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_8 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[2]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[3]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[2])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_CARRY_CO_9 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[29]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[30]),
    .I0(cmp_op2[29]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:93.9-98.2|compare.sv:13.27-13.51|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(cmp_op2[31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(cmp_op1[28]),
    .I1(cmp_op2[28]),
    .I2(cmp_op1[29]),
    .I3(cmp_op2[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(cmp_op1[16]),
    .I1(cmp_op2[16]),
    .I2(cmp_op1[19]),
    .I3(cmp_op2[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(cmp_op2[28]),
    .I1(cmp_op1[28]),
    .I2(cmp_op1[31]),
    .I3(cmp_op2[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(cmp_op1[20]),
    .I1(cmp_op2[20]),
    .I2(cmp_op1[21]),
    .I3(cmp_op2[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(cmp_op2[20]),
    .I1(cmp_op1[20]),
    .I2(cmp_op1[23]),
    .I3(cmp_op2[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(cmp_op1[9]),
    .I1(cmp_op2[9]),
    .I2(cmp_op1[14]),
    .I3(cmp_op2[14]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(cmp_op1[25]),
    .I1(cmp_op2[25]),
    .I2(cmp_op2[30]),
    .I3(cmp_op1[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(cmp_op1[12]),
    .I1(cmp_op2[12]),
    .I2(cmp_op1[13]),
    .I3(cmp_op2[13]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(cmp_op1[0]),
    .I1(cmp_op2[0]),
    .I2(cmp_op1[3]),
    .I3(cmp_op2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(cmp_op1[8]),
    .I1(cmp_op2[8]),
    .I2(cmp_op1[11]),
    .I3(cmp_op2[11]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(cmp_op1[7]),
    .I1(cmp_op2[7]),
    .I2(cmp_op1[22]),
    .I3(cmp_op2[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(cmp_op1[4]),
    .I1(cmp_op2[4]),
    .I2(cmp_op1[5]),
    .I3(cmp_op2[5]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(cmp_op1[24]),
    .I1(cmp_op2[24]),
    .I2(cmp_op1[27]),
    .I3(cmp_op2[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(cmp_op2[12]),
    .I1(cmp_op1[12]),
    .I2(cmp_op1[15]),
    .I3(cmp_op2[15]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c5f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6900)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3[31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[3])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[31]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[31]),
    .I0(cmp_op2[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[31])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]),
    .I0(cmp_op2[9]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[9])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]),
    .I0(cmp_op2[8]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[8])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[28]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[29]),
    .I0(cmp_op2[28]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[28])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[27]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[28]),
    .I0(cmp_op2[27]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[27])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[26]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[27]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[26])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[25]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[26]),
    .I0(cmp_op2[25]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[25])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[24]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[25]),
    .I0(cmp_op2[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[24])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[23]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[24]),
    .I0(cmp_op2[23]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[23])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[22]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[23]),
    .I0(cmp_op2[22]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[22])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[21]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[22]),
    .I0(cmp_op2[21]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[21])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[20]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[21]),
    .I0(cmp_op2[20]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[20])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[1])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]),
    .I0(cmp_op2[7]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[7])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[19]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[20]),
    .I0(cmp_op2[19]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[19])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[18]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[19]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[18])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[17]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[18]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[17])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[16]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[17]),
    .I0(cmp_op2[16]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[16])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[15]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[16]),
    .I0(cmp_op2[15]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[15])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[14]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[15]),
    .I0(cmp_op2[14]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[14])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[13]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[14]),
    .I0(cmp_op2[13]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[13])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[12]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[13]),
    .I0(cmp_op2[12]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[12])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[11]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[12]),
    .I0(cmp_op2[11]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[11])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[11]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[10])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[6])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30 (
    .CI(1'h1),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]),
    .I0(cmp_op2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[0])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]),
    .I0(cmp_op2[5]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[5])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]),
    .I0(cmp_op2[4]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[4])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]),
    .I0(cmp_op2[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[3])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[30]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[31]),
    .I0(cmp_op2[30]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[30])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[2])
  );
  (* src = "processor.sv:93.9-98.2|compare.sv:15.27-15.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[29]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[30]),
    .I0(cmp_op2[29]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I3_SB_LUT4_O_I2[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .O(op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1 (
    .I0(mem_write_address_SB_DFFESR_Q_D[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1 (
    .I0(mem_write_address_SB_DFFESR_Q_D[30]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10 (
    .I0(mem_write_address_SB_DFFESR_Q_D[21]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_10_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11 (
    .I0(mem_write_address_SB_DFFESR_Q_D[20]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_11_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12 (
    .I0(mem_write_address_SB_DFFESR_Q_D[19]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_12_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13 (
    .I0(mem_write_address_SB_DFFESR_Q_D[18]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_13_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_14 (
    .I0(mem_write_address_SB_DFFESR_Q_D[17]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [17]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_14_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_14_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_14_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_14_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15 (
    .I0(mem_write_address_SB_DFFESR_Q_D[16]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_15_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16 (
    .I0(mem_write_address_SB_DFFESR_Q_D[15]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [15]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_16_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17 (
    .I0(mem_write_address_SB_DFFESR_Q_D[14]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [14]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_17_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18 (
    .I0(mem_write_address_SB_DFFESR_Q_D[13]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [13]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_18_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19 (
    .I0(mem_write_address_SB_DFFESR_Q_D[12]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [12]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_19_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2 (
    .I0(mem_write_address_SB_DFFESR_Q_D[29]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [11]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_20_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21 (
    .I0(mem_write_address_SB_DFFESR_Q_D[10]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [10]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_21_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22 (
    .I0(mem_write_address_SB_DFFESR_Q_D[9]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [9]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_22_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23 (
    .I0(mem_write_address_SB_DFFESR_Q_D[8]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [8]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_23_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24 (
    .I0(mem_write_address_SB_DFFESR_Q_D[7]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [7]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_24_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25 (
    .I0(mem_write_address_SB_DFFESR_Q_D[6]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [6]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_25_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26 (
    .I0(mem_write_address_SB_DFFESR_Q_D[5]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [5]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_26_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27 (
    .I0(mem_write_address_SB_DFFESR_Q_D[4]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [4]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_27_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28 (
    .I0(mem_write_address_SB_DFFESR_Q_D[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_28_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29 (
    .I0(mem_write_address_SB_DFFESR_Q_D[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_29_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3 (
    .I0(mem_write_address_SB_DFFESR_Q_D[28]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30 (
    .I0(mem_write_address_SB_DFFESR_Q_D[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31 (
    .I0(mem_write_address_SB_DFFESR_Q_D[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4 (
    .I0(mem_write_address_SB_DFFESR_Q_D[27]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_4_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5 (
    .I0(mem_write_address_SB_DFFESR_Q_D[26]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [26]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_5_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6 (
    .I0(mem_write_address_SB_DFFESR_Q_D[25]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_6_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7 (
    .I0(mem_write_address_SB_DFFESR_Q_D[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_7_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8 (
    .I0(mem_write_address_SB_DFFESR_Q_D[23]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_8_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9 (
    .I0(mem_write_address_SB_DFFESR_Q_D[22]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(\registers.write_data [22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O[2]),
    .O(PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(opcode[0]),
    .I1(opcode[1]),
    .I2(opcode[3]),
    .I3(opcode[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_10 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_11 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_13 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[27]),
    .I3(op2_alu[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[27]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[27]),
    .I3(op2_alu[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[11]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[11]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O (
    .I0(PC_next[10]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(op2_alu[26]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[26]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[26]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(op2_alu[26]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heef0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[10]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[10]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O (
    .I0(PC_next[9]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(op2_alu[25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[25]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[25]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(op2_alu[25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(op1_alu[29]),
    .I2(op1_alu[28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(op1_alu[24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[23]),
    .I2(op1_alu[22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(op1_alu[21]),
    .I2(op1_alu[20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I2(op1_alu[16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[19]),
    .I2(op1_alu[18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[9]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[9]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O (
    .I0(PC_next[8]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[24]),
    .I3(op2_alu[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[24]),
    .I3(op2_alu[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[8]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O (
    .I0(PC_next[7]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc500)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[23]),
    .I3(op2_alu[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[23]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[23]),
    .I3(op2_alu[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[7]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h133f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O (
    .I0(PC_next[6]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc500)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[22]),
    .I3(op2_alu[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[22]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[22]),
    .I3(op2_alu[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[6]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h133f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O (
    .I0(PC_next[5]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc500)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[21]),
    .I3(op2_alu[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[21]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[21]),
    .I3(op2_alu[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[5]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h133f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O (
    .I0(PC_next[4]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc500)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[20]),
    .I3(op2_alu[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[20]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[20]),
    .I3(op2_alu[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(op1_alu[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[4]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h133f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O (
    .I0(PC_next[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc500)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[19]),
    .I3(op2_alu[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[19]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[19]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[19]),
    .I3(op2_alu[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h133f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O (
    .I0(PC_next[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[18]),
    .I3(op2_alu[18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[18]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[18]),
    .I3(op2_alu[18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h133f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O (
    .I0(PC_next[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ef1)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[17]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[17]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3a5)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h133f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O (
    .I0(PC_next[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3a5)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ee)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[16]),
    .I3(op2_alu[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[16]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[16]),
    .I3(op2_alu[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9696)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[31]),
    .I1(op2_alu[31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[31]),
    .I0(op2_alu[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op1_alu[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[22])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_1 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[8])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_10 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]),
    .I0(op2_alu[28]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[28])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_11 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]),
    .I0(op2_alu[27]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[27])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_12 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]),
    .I0(op2_alu[26]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[26])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_13 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]),
    .I0(op2_alu[25]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[25])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_14 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]),
    .I0(op2_alu[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[24])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_15 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]),
    .I0(op2_alu[23]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[23])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_16 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]),
    .I0(op2_alu[22]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[22])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_17 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]),
    .I0(op2_alu[21]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[21])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_18 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]),
    .I0(op2_alu[20]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[20])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_19 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_2 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_20 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]),
    .I0(op2_alu[19]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[19])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_21 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]),
    .I0(op2_alu[18]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[18])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_22 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[17])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_23 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]),
    .I0(op2_alu[16]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[16])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_24 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[15])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_25 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[14])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_26 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[13])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_27 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[12])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_28 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[11])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_29 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_3 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_30 (
    .CI(1'h1),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_4 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[5])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_5 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_6 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_7 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]),
    .I0(op2_alu[30]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[30])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_8 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:28.31-28.54|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_9 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]),
    .I0(op2_alu[29]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[29])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[31]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[31]),
    .I0(op2_alu[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[31])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[9]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[10]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[8]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[9]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[8])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[28]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[29]),
    .I0(op2_alu[28]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[28])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[27]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[28]),
    .I0(op2_alu[27]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[27])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[26]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[27]),
    .I0(op2_alu[26]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[26])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[25]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[26]),
    .I0(op2_alu[25]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[25])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[24]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[25]),
    .I0(op2_alu[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[24])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[23]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[24]),
    .I0(op2_alu[23]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[23])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[22]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[23]),
    .I0(op2_alu[22]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[22])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[21]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[22]),
    .I0(op2_alu[21]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[21])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[20]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[21]),
    .I0(op2_alu[20]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[20])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[1]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[2]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[7]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[8]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[19]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[20]),
    .I0(op2_alu[19]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[19])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[18]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[19]),
    .I0(op2_alu[18]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[18])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[17]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[18]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[17])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[16]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[17]),
    .I0(op2_alu[16]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[16])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[15]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[16]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[15])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[14]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[15]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[14])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[13]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[14]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[13])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[12]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[13]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[12])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[11]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[12]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[11])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[10]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[11]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[6]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[7]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30 (
    .CI(1'h1),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[1]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[5]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[6]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[5])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[4]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[5]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[3]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[4]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[30]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[31]),
    .I0(op2_alu[30]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[30])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[2]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[3]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:29.31-29.58|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[29]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[30]),
    .I0(op2_alu[29]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(op1_alu[16]),
    .I1(op2_alu[16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(op1_alu[22]),
    .I1(op2_alu[22]),
    .I2(op1_alu[23]),
    .I3(op2_alu[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(op1_alu[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(op1_alu[18]),
    .I1(op2_alu[18]),
    .I2(op1_alu[19]),
    .I3(op2_alu[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I1(op2_alu[26]),
    .I2(op1_alu[27]),
    .I3(op2_alu[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(op1_alu[20]),
    .I1(op2_alu[20]),
    .I2(op1_alu[21]),
    .I3(op2_alu[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(op1_alu[29]),
    .I1(op2_alu[29]),
    .I2(op1_alu[30]),
    .I3(op2_alu[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(op1_alu[28]),
    .I3(op2_alu[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(op2_alu[25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I1(op2_alu[31]),
    .I2(op2_alu[24]),
    .I3(op1_alu[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_4 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_5 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_6 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_7 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_8 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_9 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O (
    .I0(PC_next[21]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5c00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ca5)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O (
    .I0(PC_next[20]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O (
    .I0(PC_next[19]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3a5)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(op1_alu[19]),
    .I1(op1_alu[20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(op1_alu[23]),
    .I1(op1_alu[24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(op1_alu[21]),
    .I1(op1_alu[22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O (
    .I0(PC_next[18]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3a5)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(op1_alu[20]),
    .I1(op1_alu[21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(op1_alu[22]),
    .I1(op1_alu[23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O (
    .I0(PC_next[16]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O (
    .I0(PC_next[15]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I3(op2_alu[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I3(op2_alu[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O (
    .I0(PC_next[14]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb400)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[30]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[30]),
    .I3(op2_alu[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[30]),
    .I3(op2_alu[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[24]),
    .I2(op1_alu[23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(op1_alu[22]),
    .I2(op1_alu[21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[20]),
    .I2(op1_alu[19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(op1_alu[18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[30]),
    .I2(op1_alu[29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(op1_alu[28]),
    .I2(op1_alu[27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[14]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[14]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O (
    .I0(PC_next[13]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[29]),
    .I3(op2_alu[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[29]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[29]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[29]),
    .I3(op2_alu[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[13]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[13]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O (
    .I0(PC_next[12]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7d00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef10)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc5ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcee0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(op1_alu[28]),
    .I3(op2_alu[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(op1_alu[28]),
    .I3(op2_alu[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[28]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[28]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(op1_alu[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(op1_alu[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ca5)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(op1_alu[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(op1_alu[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(op1_alu[18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h110f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4b00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040b)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30cf)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[15]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[15]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[12]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[12]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h311f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(op2_alu[29]),
    .I2(op1_alu[29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(op2_alu[28]),
    .I2(op1_alu[28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(op2_alu[27]),
    .I2(op1_alu[27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(op2_alu[26]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[26]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(op2_alu[25]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(op2_alu[24]),
    .I2(op1_alu[24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(op2_alu[23]),
    .I2(op1_alu[23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(op2_alu[22]),
    .I2(op1_alu[22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(op2_alu[21]),
    .I2(op1_alu[21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(op2_alu[20]),
    .I2(op1_alu[20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(op2_alu[19]),
    .I2(op1_alu[19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(op2_alu[18]),
    .I2(op1_alu[18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[17]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(op2_alu[16]),
    .I2(op1_alu[16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[15]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[14]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I2(op1_alu[0]),
    .I3(1'h0),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(op2_alu[31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(op2_alu[30]),
    .I2(op1_alu[30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_1 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_10 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[28]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[29]),
    .I0(op2_alu[28]),
    .I1(op1_alu[28])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_11 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[27]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[28]),
    .I0(op2_alu[27]),
    .I1(op1_alu[27])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_12 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[26]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[27]),
    .I0(op2_alu[26]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_13 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[25]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[26]),
    .I0(op2_alu[25]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_14 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[24]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[25]),
    .I0(op2_alu[24]),
    .I1(op1_alu[24])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_15 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[23]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[24]),
    .I0(op2_alu[23]),
    .I1(op1_alu[23])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_16 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[22]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[23]),
    .I0(op2_alu[22]),
    .I1(op1_alu[22])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_17 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[21]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[22]),
    .I0(op2_alu[21]),
    .I1(op1_alu[21])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_18 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[20]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[21]),
    .I0(op2_alu[20]),
    .I1(op1_alu[20])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_19 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_2 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_20 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[19]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[20]),
    .I0(op2_alu[19]),
    .I1(op1_alu[19])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_21 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[18]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[19]),
    .I0(op2_alu[18]),
    .I1(op1_alu[18])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_22 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[17]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[18]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_23 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[16]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[17]),
    .I0(op2_alu[16]),
    .I1(op1_alu[16])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_24 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[15]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[16]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_25 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[14]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[15]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_26 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[14]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_27 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_28 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_29 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_3 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_30 (
    .CI(1'h0),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I1(op1_alu[0])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_4 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_5 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_6 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_7 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[30]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[31]),
    .I0(op2_alu[30]),
    .I1(op1_alu[30])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_8 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.58-23.63|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_9 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[29]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[30]),
    .I0(op2_alu[29]),
    .I1(op1_alu[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[9]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[9]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[8]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(op1_alu[29]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(op1_alu[28]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(op1_alu[27]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[26]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(op1_alu[24]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(op1_alu[23]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(op1_alu[22]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(op1_alu[21]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[21]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(op1_alu[20]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[20]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[7]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(op1_alu[19]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[19]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(op1_alu[18]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[18]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[17]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[17]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(op1_alu[16]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[16]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[15]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[15]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[14]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[14]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[13]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[13]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[12]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[12]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[11]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[11]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[6]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[10]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[10]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(op1_alu[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(1'h1),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[5]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[4]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_7 (
    .I0(op2_alu[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[31]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(op1_alu[30]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[30]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[29]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[19]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[18]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[16]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[26]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[25]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(op2_alu[21]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[21])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[9]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[10]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[9])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[9]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[8])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[28]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[29]),
    .I0(op1_alu[28]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[28])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[27]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[28]),
    .I0(op1_alu[27]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[27])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[26]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[27]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[26])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[25]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[26]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[25])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[24]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[25]),
    .I0(op1_alu[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[24])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[23]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[24]),
    .I0(op1_alu[23]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[23])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[22]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[23]),
    .I0(op1_alu[22]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[22])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[21]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[22]),
    .I0(op1_alu[21]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[21])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[20]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[21]),
    .I0(op1_alu[20]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[20])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[7])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[19]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[20]),
    .I0(op1_alu[19]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[19])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[18]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[19]),
    .I0(op1_alu[18]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[18])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[17]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[18]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[17])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[16]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[17]),
    .I0(op1_alu[16]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[16])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[15]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[16]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[15])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[14]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[15]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[14])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[13]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[14]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[13])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[12]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[13]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[12])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[11]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[12]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[11])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[10]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[11]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[10])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[6])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_30 (
    .CI(1'h1),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I0(op1_alu[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[5])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[4])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[30]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[31]),
    .I0(op1_alu[30]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[30])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* src = "processor.sv:69.5-76.2|ALU.sv:23.50-23.55|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9 (
    .CI(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[29]),
    .CO(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[30]),
    .I0(op1_alu[29]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(PC_next[30]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[29]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O (
    .I0(PC_next[29]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a03)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[28]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O (
    .I0(PC_next[28]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[27]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O (
    .I0(PC_next[27]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[26]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O (
    .I0(PC_next[26]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(op1_alu[27]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(op1_alu[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[25]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O (
    .I0(PC_next[25]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[24]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O (
    .I0(PC_next[24]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[23]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O (
    .I0(PC_next[23]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[22]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O (
    .I0(PC_next[22]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c5a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(PC_next[31]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f44)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(op1_alu[30]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(opcode[3]),
    .I1(opcode[1]),
    .I2(opcode[0]),
    .I3(opcode[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1530)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(data_SB_DFFE_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]),
    .O(op1_alu_SB_DFFE_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_3 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(instruction_in[25]),
    .I1(instruction_in[26]),
    .I2(instruction_in[27]),
    .I3(instruction_in[28]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[1]),
    .I3(write_enable_SB_LUT4_I2_O[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I3(instruction_in[24]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I3(instruction_in[23]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[26] [31]),
    .I2(\registers.registers[27] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[24] [31]),
    .I2(\registers.registers[25] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[20] [31]),
    .I1(\registers.registers[21] [31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\registers.registers[22] [31]),
    .I1(\registers.registers[23] [31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\registers.registers[17] [31]),
    .I1(\registers.registers[19] [31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I3(instruction_in[22]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[28] [31]),
    .I2(\registers.registers[29] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[30] [31]),
    .I2(\registers.registers[31] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I3(instruction_in[20]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[14] [31]),
    .I2(\registers.registers[15] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[10] [31]),
    .I2(\registers.registers[11] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(\registers.registers[4] [31]),
    .I1(\registers.registers[5] [31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(\registers.registers[6] [31]),
    .I1(\registers.registers[7] [31]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf077)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[2] [31]),
    .I2(\registers.registers[3] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\registers.registers[12] [31]),
    .I2(\registers.registers[13] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\registers.registers[8] [31]),
    .I2(\registers.registers[9] [31]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]),
    .O(write_enable_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(opcode[3]),
    .I1(opcode[2]),
    .I2(opcode[0]),
    .I3(opcode[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:228.22-228.31|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[1]),
    .I3(stage_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[1]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[2]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) stage_SB_DFFSR_Q_R_SB_LUT4_O (
    .I0(1'h0),
    .I1(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[0]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[2]),
    .O(stage_SB_DFFSR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]),
    .O(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) stage_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[0]),
    .O(stage_SB_DFFSR_Q_D_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "processor.sv:115.1-233.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE write_enable_SB_DFFE_Q (
    .C(clk),
    .D(write_enable_SB_DFFE_Q_D),
    .E(write_enable_SB_DFFE_Q_E),
    .Q(write_enable_SB_LUT4_I2_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) write_enable_SB_DFFE_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .O(write_enable_SB_DFFE_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) write_enable_SB_DFFE_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[2]),
    .I3(stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(write_enable_SB_DFFE_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) write_enable_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(write_enable_SB_LUT4_I2_I3[0]),
    .I2(write_enable_SB_LUT4_I2_O[2]),
    .I3(write_enable_SB_LUT4_I2_O[0]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]),
    .I3(write_enable_SB_LUT4_I1_O[1]),
    .O(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]),
    .I3(write_enable_SB_LUT4_I3_1_O[1]),
    .O(write_enable_SB_LUT4_I1_O_SB_LUT4_I2_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_1_O[0]),
    .I3(write_enable_SB_LUT4_I1_O[1]),
    .O(write_enable_SB_LUT4_I1_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) write_enable_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(instruction_in[11]),
    .I1(instruction_in[9]),
    .I2(instruction_in[10]),
    .I3(write_enable_SB_LUT4_I2_O[1]),
    .O(write_enable_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_I3[0]),
    .I3(write_enable_SB_LUT4_I2_I3[1]),
    .O(write_enable_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) write_enable_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(write_enable_SB_LUT4_I2_O[2]),
    .I2(write_enable_SB_LUT4_I2_I3[0]),
    .I3(write_enable_SB_LUT4_I2_O[0]),
    .O(write_enable_SB_LUT4_I2_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O[0]),
    .I3(write_enable_SB_LUT4_I3_O[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_1_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_O (
    .I0(instruction_in[10]),
    .I1(instruction_in[9]),
    .I2(write_enable_SB_LUT4_I2_O[1]),
    .I3(instruction_in[11]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O[0]),
    .I3(write_enable_SB_LUT4_I1_O[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O[0]),
    .I3(write_enable_SB_LUT4_I3_1_O[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_1_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_O (
    .I0(instruction_in[10]),
    .I1(instruction_in[11]),
    .I2(write_enable_SB_LUT4_I2_O[1]),
    .I3(instruction_in[9]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_1_O[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]),
    .I3(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3[1]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_I3_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3_SB_LUT4_O (
    .I0(instruction_in[9]),
    .I1(instruction_in[10]),
    .I2(write_enable_SB_LUT4_I2_O[1]),
    .I3(instruction_in[11]),
    .O(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_I3[0]),
    .I3(write_enable_SB_LUT4_I2_2_I3[1]),
    .O(write_enable_SB_LUT4_I2_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_1_O[0]),
    .I3(write_enable_SB_LUT4_I2_2_I3[1]),
    .O(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]),
    .I3(write_enable_SB_LUT4_I2_2_I3[1]),
    .O(write_enable_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) write_enable_SB_LUT4_I2_2_I3_SB_LUT4_O (
    .I0(instruction_in[9]),
    .I1(write_enable_SB_LUT4_I2_O[1]),
    .I2(instruction_in[10]),
    .I3(instruction_in[11]),
    .O(write_enable_SB_LUT4_I2_2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(write_enable_SB_LUT4_I2_O[2]),
    .I2(write_enable_SB_LUT4_I2_2_O[2]),
    .I3(write_enable_SB_LUT4_I2_O[0]),
    .O(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(write_enable_SB_LUT4_I2_O[0]),
    .I2(write_enable_SB_LUT4_I2_O[2]),
    .I3(write_enable_SB_LUT4_I2_2_O[2]),
    .O(write_enable_SB_LUT4_I2_2_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h01ff)
  ) write_enable_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(instruction_in[11]),
    .I1(instruction_in[9]),
    .I2(instruction_in[10]),
    .I3(write_enable_SB_LUT4_I2_O[1]),
    .O(write_enable_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) write_enable_SB_LUT4_I2_O_SB_LUT4_I0 (
    .I0(write_enable_SB_LUT4_I2_O[3]),
    .I1(write_enable_SB_LUT4_I2_O[1]),
    .I2(write_enable_SB_LUT4_I2_O[2]),
    .I3(write_enable_SB_LUT4_I2_O[0]),
    .O(write_enable_SB_LUT4_I2_O_SB_LUT4_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) write_enable_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(write_enable_SB_LUT4_I2_O[2]),
    .I1(write_enable_SB_LUT4_I2_O[1]),
    .I2(write_enable_SB_LUT4_I2_O[3]),
    .I3(write_enable_SB_LUT4_I2_O[0]),
    .O(write_enable_SB_LUT4_I2_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) write_enable_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(write_enable_SB_LUT4_I2_O[0]),
    .I1(write_enable_SB_LUT4_I2_O[1]),
    .I2(write_enable_SB_LUT4_I2_O[2]),
    .I3(write_enable_SB_LUT4_I2_O[3]),
    .O(write_enable_SB_LUT4_I2_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) write_enable_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(write_enable_SB_LUT4_I2_O[0]),
    .I2(write_enable_SB_LUT4_I2_O[2]),
    .I3(write_enable_SB_LUT4_I2_I3[0]),
    .O(write_enable_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) write_enable_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(write_enable_SB_LUT4_I2_O[2]),
    .I2(write_enable_SB_LUT4_I2_O[0]),
    .I3(write_enable_SB_LUT4_I2_I3[0]),
    .O(write_enable_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_1_O[0]),
    .I3(write_enable_SB_LUT4_I3_1_O[1]),
    .O(write_enable_SB_LUT4_I3_1_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) write_enable_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(instruction_in[9]),
    .I1(instruction_in[11]),
    .I2(instruction_in[10]),
    .I3(write_enable_SB_LUT4_I2_O[1]),
    .O(write_enable_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_O[0]),
    .I3(write_enable_SB_LUT4_I3_O[1]),
    .O(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_O[0]),
    .I3(write_enable_SB_LUT4_I1_O[1]),
    .O(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_O[0]),
    .I3(write_enable_SB_LUT4_I3_1_O[1]),
    .O(write_enable_SB_LUT4_I3_O_SB_LUT4_I2_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I3_1_O[0]),
    .I3(write_enable_SB_LUT4_I3_O[1]),
    .O(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]),
    .I3(write_enable_SB_LUT4_I3_O[1]),
    .O(write_enable_SB_LUT4_I3_O_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) write_enable_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(write_enable_SB_LUT4_I2_O[1]),
    .I1(instruction_in[9]),
    .I2(instruction_in[10]),
    .I3(instruction_in[11]),
    .O(write_enable_SB_LUT4_I3_O[1])
  );
  assign LED_n = \mem.led ;
  assign PC[31] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0[2];
  assign PC[2] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[1];
  assign PC[1] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2[0];
  assign PC[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2[0];
  assign PC_next[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0];
  assign PC_next[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[1];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_10_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_10_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[19];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_11_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_11_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[18];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_12_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_12_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[17];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_13_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_13_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[16];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_14_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_14_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[15];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_15_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_15_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[14];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_16_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_16_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[13];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_17_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_17_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[12];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_18_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_18_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[11];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_19_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_19_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[10];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_1_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[28];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_20_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_20_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[9];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_21_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_21_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[8];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_22_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_22_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[7];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_23_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_23_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[6];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_24_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_24_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[5];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_25_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_25_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[4];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_26_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_26_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_27_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_27_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[2];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_28_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_28_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[1];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_29_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_29_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[1];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_2_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_2_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[27];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_30_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_31_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_3_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_3_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[26];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_4_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_4_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[25];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_5_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_5_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[24];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_6_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_6_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[23];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_7_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_7_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[22];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_8_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_8_I2[0] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[21];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I1[20] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I2[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_9_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0[3] = PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[29];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[28] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[27] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[24] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[23] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[22] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[20] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[19] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[16] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O[0];
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = 1'h0;
  assign PC_next_SB_DFFE_Q_D_SB_LUT4_O_I3[0] = 1'h0;
  assign RGB_B_n = \mem.blue ;
  assign RGB_G_n = \mem.green ;
  assign RGB_R_n = \mem.red ;
  assign addr[4] = 1'h0;
  assign addr[3] = 1'h0;
  assign addr[2] = 1'h0;
  assign addr[1] = 1'h0;
  assign addr[0] = 1'h0;
  assign \alu.A [31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1];
  assign \alu.A [30] = op1_alu[30];
  assign \alu.A [29] = op1_alu[29];
  assign \alu.A [28] = op1_alu[28];
  assign \alu.A [27] = op1_alu[27];
  assign \alu.A [26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign \alu.A [25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign \alu.A [24] = op1_alu[24];
  assign \alu.A [23] = op1_alu[23];
  assign \alu.A [22] = op1_alu[22];
  assign \alu.A [21] = op1_alu[21];
  assign \alu.A [20] = op1_alu[20];
  assign \alu.A [19] = op1_alu[19];
  assign \alu.A [18] = op1_alu[18];
  assign \alu.A [17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2];
  assign \alu.A [16] = op1_alu[16];
  assign \alu.A [15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2];
  assign \alu.A [14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.A [13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.A [12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.A [11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.A [10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.A [9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.A [8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.A [7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign \alu.A [6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign \alu.A [5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign \alu.A [4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign \alu.A [3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign \alu.A [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign \alu.A [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign \alu.A [0] = op1_alu[0];
  assign \alu.B [31] = op2_alu[31];
  assign \alu.B [30] = op2_alu[30];
  assign \alu.B [29] = op2_alu[29];
  assign \alu.B [28] = op2_alu[28];
  assign \alu.B [27] = op2_alu[27];
  assign \alu.B [26] = op2_alu[26];
  assign \alu.B [25] = op2_alu[25];
  assign \alu.B [24] = op2_alu[24];
  assign \alu.B [23] = op2_alu[23];
  assign \alu.B [22] = op2_alu[22];
  assign \alu.B [21] = op2_alu[21];
  assign \alu.B [20] = op2_alu[20];
  assign \alu.B [19] = op2_alu[19];
  assign \alu.B [18] = op2_alu[18];
  assign \alu.B [17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3];
  assign \alu.B [16] = op2_alu[16];
  assign \alu.B [15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0];
  assign \alu.B [14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign \alu.B [13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign \alu.B [12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign \alu.B [11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign \alu.B [10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign \alu.B [9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign \alu.B [8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign \alu.B [7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.B [6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.B [5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign \alu.B [4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign \alu.B [3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign \alu.B [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign \alu.B [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign \alu.B [0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign \alu.clk  = clk;
  assign \alu.funct3 [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0];
  assign \alu.funct3 [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3];
  assign \alu.funct3 [0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2];
  assign \alu.funct3_SB_LUT4_I0_I3 [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2];
  assign \alu.funct3_SB_LUT4_I0_I3 [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0];
  assign \alu.funct3_SB_LUT4_I0_I3 [0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3];
  assign \alu.funct3_SB_LUT4_I0_O [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1];
  assign \alu.funct3_SB_LUT4_I0_O [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1];
  assign \alu.funct3_SB_LUT4_I0_O [0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign \alu.funct3_SB_LUT4_I1_O [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3];
  assign \alu.funct3_SB_LUT4_I1_O [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2];
  assign \alu.funct3_SB_LUT4_I1_O [0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign \cmp.A [31] = cmp_op1[31];
  assign \cmp.A [30] = cmp_op1[30];
  assign \cmp.A [29] = cmp_op1[29];
  assign \cmp.A [28] = cmp_op1[28];
  assign \cmp.A [27] = cmp_op1[27];
  assign \cmp.A [26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0];
  assign \cmp.A [25] = cmp_op1[25];
  assign \cmp.A [24] = cmp_op1[24];
  assign \cmp.A [23] = cmp_op1[23];
  assign \cmp.A [22] = cmp_op1[22];
  assign \cmp.A [21] = cmp_op1[21];
  assign \cmp.A [20] = cmp_op1[20];
  assign \cmp.A [19] = cmp_op1[19];
  assign \cmp.A [18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0];
  assign \cmp.A [17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0];
  assign \cmp.A [16] = cmp_op1[16];
  assign \cmp.A [15] = cmp_op1[15];
  assign \cmp.A [14] = cmp_op1[14];
  assign \cmp.A [13] = cmp_op1[13];
  assign \cmp.A [12] = cmp_op1[12];
  assign \cmp.A [11] = cmp_op1[11];
  assign \cmp.A [10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0];
  assign \cmp.A [9] = cmp_op1[9];
  assign \cmp.A [8] = cmp_op1[8];
  assign \cmp.A [7] = cmp_op1[7];
  assign \cmp.A [6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0];
  assign \cmp.A [5] = cmp_op1[5];
  assign \cmp.A [4] = cmp_op1[4];
  assign \cmp.A [3] = cmp_op1[3];
  assign \cmp.A [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0];
  assign \cmp.A [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0];
  assign \cmp.A [0] = cmp_op1[0];
  assign \cmp.B [31] = cmp_op2[31];
  assign \cmp.B [30] = cmp_op2[30];
  assign \cmp.B [29] = cmp_op2[29];
  assign \cmp.B [28] = cmp_op2[28];
  assign \cmp.B [27] = cmp_op2[27];
  assign \cmp.B [26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1];
  assign \cmp.B [25] = cmp_op2[25];
  assign \cmp.B [24] = cmp_op2[24];
  assign \cmp.B [23] = cmp_op2[23];
  assign \cmp.B [22] = cmp_op2[22];
  assign \cmp.B [21] = cmp_op2[21];
  assign \cmp.B [20] = cmp_op2[20];
  assign \cmp.B [19] = cmp_op2[19];
  assign \cmp.B [18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1];
  assign \cmp.B [17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1];
  assign \cmp.B [16] = cmp_op2[16];
  assign \cmp.B [15] = cmp_op2[15];
  assign \cmp.B [14] = cmp_op2[14];
  assign \cmp.B [13] = cmp_op2[13];
  assign \cmp.B [12] = cmp_op2[12];
  assign \cmp.B [11] = cmp_op2[11];
  assign \cmp.B [10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1];
  assign \cmp.B [9] = cmp_op2[9];
  assign \cmp.B [8] = cmp_op2[8];
  assign \cmp.B [7] = cmp_op2[7];
  assign \cmp.B [6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1];
  assign \cmp.B [5] = cmp_op2[5];
  assign \cmp.B [4] = cmp_op2[4];
  assign \cmp.B [3] = cmp_op2[3];
  assign \cmp.B [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1];
  assign \cmp.B [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1];
  assign \cmp.B [0] = cmp_op2[0];
  assign \cmp.funct3 [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0];
  assign \cmp.funct3 [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3];
  assign \cmp.funct3 [0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2];
  assign cmp_op1[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0];
  assign cmp_op1[18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0];
  assign cmp_op1[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0];
  assign cmp_op1[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0];
  assign cmp_op1[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0];
  assign cmp_op1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0];
  assign cmp_op1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0];
  assign cmp_op2[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1];
  assign cmp_op2[18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1];
  assign cmp_op2[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1];
  assign cmp_op2[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1];
  assign cmp_op2[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1];
  assign cmp_op2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1];
  assign cmp_op2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1];
  assign \d.clk  = clk;
  assign \d.funct3 [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0];
  assign \d.funct3 [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3];
  assign \d.funct3 [0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2];
  assign \d.imm [31] = imm[31];
  assign \d.imm [30] = imm[30];
  assign \d.imm [29] = imm[29];
  assign \d.imm [28] = imm[28];
  assign \d.imm [27] = imm[27];
  assign \d.imm [26] = imm[26];
  assign \d.imm [25] = imm[25];
  assign \d.imm [24] = imm[24];
  assign \d.imm [23] = imm[23];
  assign \d.imm [22] = imm[22];
  assign \d.imm [21] = imm[21];
  assign \d.imm [20] = imm[20];
  assign \d.imm [19] = imm[19];
  assign \d.imm [18] = imm[18];
  assign \d.imm [17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1];
  assign \d.imm [16] = imm[16];
  assign \d.imm [15] = imm[15];
  assign \d.imm [14] = imm[14];
  assign \d.imm [13] = imm[13];
  assign \d.imm [12] = imm[12];
  assign \d.imm [11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign \d.imm [10] = imm[10];
  assign \d.imm [9] = imm[9];
  assign \d.imm [8] = imm[8];
  assign \d.imm [7] = imm[7];
  assign \d.imm [6] = imm[6];
  assign \d.imm [5] = imm[5];
  assign \d.imm [4] = imm[4];
  assign \d.imm [3] = imm[3];
  assign \d.imm [2] = imm[2];
  assign \d.imm [1] = imm[1];
  assign \d.imm [0] = imm[0];
  assign \d.instruction [31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1];
  assign \d.instruction [30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2];
  assign \d.instruction [29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[0];
  assign \d.instruction [28] = instruction_in[28];
  assign \d.instruction [27] = instruction_in[27];
  assign \d.instruction [26] = instruction_in[26];
  assign \d.instruction [25] = instruction_in[25];
  assign \d.instruction [24] = instruction_in[24];
  assign \d.instruction [23] = instruction_in[23];
  assign \d.instruction [22] = instruction_in[22];
  assign \d.instruction [21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1];
  assign \d.instruction [20] = instruction_in[20];
  assign \d.instruction [19] = instruction_in[19];
  assign \d.instruction [18] = instruction_in[18];
  assign \d.instruction [17] = instruction_in[17];
  assign \d.instruction [16] = instruction_in[16];
  assign \d.instruction [15] = instruction_in[15];
  assign \d.instruction [14] = instruction_in[14];
  assign \d.instruction [13] = instruction_in[13];
  assign \d.instruction [12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2];
  assign \d.instruction [11] = instruction_in[11];
  assign \d.instruction [10] = instruction_in[10];
  assign \d.instruction [9] = instruction_in[9];
  assign \d.instruction [8] = write_enable_SB_LUT4_I2_O[0];
  assign \d.instruction [7] = write_enable_SB_LUT4_I2_O[2];
  assign \d.instruction [6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3];
  assign \d.instruction [5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2];
  assign \d.instruction [4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0];
  assign \d.instruction [3] = opcode[3];
  assign \d.instruction [2] = opcode[2];
  assign \d.instruction [1] = opcode[1];
  assign \d.instruction [0] = opcode[0];
  assign \d.opcode [6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3];
  assign \d.opcode [5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2];
  assign \d.opcode [4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0];
  assign \d.opcode [3] = opcode[3];
  assign \d.opcode [2] = opcode[2];
  assign \d.opcode [1] = opcode[1];
  assign \d.opcode [0] = opcode[0];
  assign data[31] = \registers.write_data [31];
  assign data[30] = \registers.write_data [30];
  assign data[29] = \registers.write_data [29];
  assign data[28] = \registers.write_data [28];
  assign data[27] = \registers.write_data [27];
  assign data[26] = \registers.write_data [26];
  assign data[25] = \registers.write_data [25];
  assign data[24] = \registers.write_data [24];
  assign data[23] = \registers.write_data [23];
  assign data[22] = \registers.write_data [22];
  assign data[21] = \registers.write_data [21];
  assign data[20] = \registers.write_data [20];
  assign data[19] = \registers.write_data [19];
  assign data[18] = \registers.write_data [18];
  assign data[17] = \registers.write_data [17];
  assign data[16] = \registers.write_data [16];
  assign data[15] = \registers.write_data [15];
  assign data[14] = \registers.write_data [14];
  assign data[13] = \registers.write_data [13];
  assign data[12] = \registers.write_data [12];
  assign data[11] = \registers.write_data [11];
  assign data[10] = \registers.write_data [10];
  assign data[9] = \registers.write_data [9];
  assign data[8] = \registers.write_data [8];
  assign data[7] = \registers.write_data [7];
  assign data[6] = \registers.write_data [6];
  assign data[5] = \registers.write_data [5];
  assign data[4] = \registers.write_data [4];
  assign data[3] = \registers.write_data [3];
  assign data[2] = \registers.write_data [2];
  assign data[1] = \registers.write_data [1];
  assign data[0] = \registers.write_data [0];
  assign flag = 1'h0;
  assign funct3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0];
  assign funct3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3];
  assign funct3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2];
  assign imm[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[1];
  assign imm[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign imm_SB_LUT4_O_26_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[0];
  assign imm_SB_LUT4_O_30_I2[1] = write_enable_SB_LUT4_I2_O[1];
  assign imm_SB_LUT4_O_31_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1];
  assign imm_SB_LUT4_O_31_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1];
  assign imm_SB_LUT4_O_9_I3[1] = instruction_in[23];
  assign imm_SB_LUT4_O_9_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1];
  assign imm_SB_LUT4_O_I1[1] = instruction_in[16];
  assign imm_SB_LUT4_O_I1[0] = imm_SB_LUT4_O_I3[0];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_I3[1] = \registers.registers[14] [2];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_2_O_SB_LUT4_O_I3[0] = \registers.registers[12] [2];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_4_O[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_4_O[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_4_O[1] = \registers.registers[19] [0];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_4_O[0] = \registers.registers[17] [0];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_O[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_O[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [2];
  assign imm_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [2];
  assign imm_SB_LUT4_O_I3[1] = instruction_in[17];
  assign instruction_in[31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[1];
  assign instruction_in[30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[2];
  assign instruction_in[29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3[0];
  assign instruction_in[21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1];
  assign instruction_in[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2];
  assign instruction_in[8] = write_enable_SB_LUT4_I2_O[0];
  assign instruction_in[7] = write_enable_SB_LUT4_I2_O[2];
  assign instruction_in[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3];
  assign instruction_in[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2];
  assign instruction_in[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0];
  assign instruction_in[3] = opcode[3];
  assign instruction_in[2] = opcode[2];
  assign instruction_in[1] = opcode[1];
  assign instruction_in[0] = opcode[0];
  assign \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [6] = \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7];
  assign \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [5] = \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6];
  assign \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [4] = \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5];
  assign \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [3] = \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4];
  assign \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [2] = \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3];
  assign \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [1] = \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2];
  assign \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3 [0] = \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1];
  assign \mem.blue_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [0] = 1'h1;
  assign \mem.clk  = clk;
  assign \mem.funct3 [2] = mem_funct3[2];
  assign \mem.funct3 [1] = mem_funct3[1];
  assign \mem.funct3 [0] = mem_funct3[0];
  assign \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [6] = \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7];
  assign \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [5] = \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6];
  assign \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [4] = \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5];
  assign \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [3] = \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4];
  assign \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [2] = \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3];
  assign \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [1] = \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2];
  assign \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3 [0] = \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1];
  assign \mem.green_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [0] = 1'h1;
  assign \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [6] = \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7];
  assign \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [5] = \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6];
  assign \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [4] = \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5];
  assign \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [3] = \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4];
  assign \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [2] = \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3];
  assign \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [1] = \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2];
  assign \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3 [0] = \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1];
  assign \mem.led_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [0] = 1'h1;
  assign \mem.leds [31] = \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [0];
  assign \mem.leds_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [1] = mem_write_data[30];
  assign \mem.leds_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.leds_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [1] = mem_write_data[29];
  assign \mem.leds_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.leds_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [1] = mem_write_data[28];
  assign \mem.leds_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.leds_SB_DFFE_Q_4_D_SB_LUT4_O_I3 [1] = mem_write_data[27];
  assign \mem.leds_SB_DFFE_Q_4_D_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.leds_SB_DFFE_Q_5_D_SB_LUT4_O_I3 [1] = mem_write_data[26];
  assign \mem.leds_SB_DFFE_Q_5_D_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.leds_SB_DFFE_Q_6_D_SB_LUT4_O_I3 [1] = mem_write_data[25];
  assign \mem.leds_SB_DFFE_Q_6_D_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.leds_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [1] = mem_write_data[24];
  assign \mem.leds_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.leds_SB_DFFE_Q_D_SB_LUT4_O_I3 [1] = mem_write_data[31];
  assign \mem.leds_SB_DFFE_Q_D_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.mem_busy  = 1'h0;
  assign \mem.memory.0.0_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.0_RDATA [2] = \mem.memory.0.3_RDATA_1 [2];
  assign \mem.memory.0.0_RDATA [0] = \mem.memory.0.0_RDATA_2 [11];
  assign \mem.memory.0.0_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.0_RDATA_1 [2] = \mem.memory.0.3_RDATA_1 [2];
  assign \mem.memory.0.0_RDATA_1 [1] = \mem.memory.0.0_RDATA_2 [3];
  assign \mem.memory.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [1];
  assign \mem.memory.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I0 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I0 [1] = \mem.micros [31];
  assign \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I0 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [1];
  assign \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1 [3] = \mem.millis [31];
  assign \mem.memory.0.0_WCLKE [0] = \mem.memory.0.8_WCLKE [0];
  assign \mem.memory.0.10_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.10_RDATA [2] = \mem.memory.0.9_RDATA_1 [2];
  assign \mem.memory.0.10_RDATA [0] = \mem.memory.0.10_RDATA_2 [11];
  assign \mem.memory.0.10_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.10_RDATA_1 [2] = \mem.memory.0.9_RDATA_1 [2];
  assign \mem.memory.0.10_RDATA_1 [0] = \mem.memory.0.10_RDATA_2 [3];
  assign \mem.memory.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [20];
  assign \mem.memory.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [21];
  assign \mem.memory.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.11_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.11_RDATA [2] = \mem.memory.0.9_RDATA_1 [2];
  assign \mem.memory.0.11_RDATA [0] = \mem.memory.0.11_RDATA_2 [11];
  assign \mem.memory.0.11_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.11_RDATA_1 [2] = \mem.memory.0.9_RDATA_1 [2];
  assign \mem.memory.0.11_RDATA_1 [0] = \mem.memory.0.11_RDATA_2 [3];
  assign \mem.memory.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [22];
  assign \mem.memory.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.12_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.12_RDATA [2] = \mem.memory.0.15_RDATA_1 [2];
  assign \mem.memory.0.12_RDATA [0] = \mem.memory.0.12_RDATA_2 [11];
  assign \mem.memory.0.12_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.12_RDATA_1 [2] = \mem.memory.0.15_RDATA_1 [2];
  assign \mem.memory.0.12_RDATA_1 [1] = \mem.memory.0.12_RDATA_2 [3];
  assign \mem.memory.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [24];
  assign \mem.memory.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [25];
  assign \mem.memory.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.12_WCLKE [0] = \mem.memory.0.8_WCLKE [0];
  assign \mem.memory.0.12_WDATA_1_SB_LUT4_O_I1 [2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0];
  assign \mem.memory.0.12_WDATA_1_SB_LUT4_O_I1 [1] = mem_write_data[0];
  assign \mem.memory.0.12_WDATA_SB_LUT4_O_I1 [2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0];
  assign \mem.memory.0.12_WDATA_SB_LUT4_O_I1 [1] = mem_write_data[1];
  assign \mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [1] = mem_write_enable_SB_LUT4_I3_O[0];
  assign \mem.memory.0.12_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3 [0] = mem_funct3[1];
  assign \mem.memory.0.13_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.13_RDATA [2] = \mem.memory.0.15_RDATA_1 [2];
  assign \mem.memory.0.13_RDATA [0] = \mem.memory.0.13_RDATA_2 [11];
  assign \mem.memory.0.13_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.13_RDATA_1 [2] = \mem.memory.0.15_RDATA_1 [2];
  assign \mem.memory.0.13_RDATA_1 [0] = \mem.memory.0.13_RDATA_2 [3];
  assign \mem.memory.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [26];
  assign \mem.memory.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [27];
  assign \mem.memory.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.13_WDATA_1_SB_LUT4_O_I1 [2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0];
  assign \mem.memory.0.13_WDATA_1_SB_LUT4_O_I1 [1] = mem_write_data[2];
  assign \mem.memory.0.13_WDATA_SB_LUT4_O_I1 [2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0];
  assign \mem.memory.0.13_WDATA_SB_LUT4_O_I1 [1] = mem_write_data[3];
  assign \mem.memory.0.14_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.14_RDATA [2] = \mem.memory.0.15_RDATA_1 [2];
  assign \mem.memory.0.14_RDATA [0] = \mem.memory.0.14_RDATA_2 [11];
  assign \mem.memory.0.14_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.14_RDATA_1 [2] = \mem.memory.0.15_RDATA_1 [2];
  assign \mem.memory.0.14_RDATA_1 [0] = \mem.memory.0.14_RDATA_2 [3];
  assign \mem.memory.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [28];
  assign \mem.memory.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [29];
  assign \mem.memory.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.14_WDATA_1_SB_LUT4_O_I1 [2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0];
  assign \mem.memory.0.14_WDATA_1_SB_LUT4_O_I1 [1] = mem_write_data[4];
  assign \mem.memory.0.14_WDATA_SB_LUT4_O_I1 [2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0];
  assign \mem.memory.0.14_WDATA_SB_LUT4_O_I1 [1] = mem_write_data[5];
  assign \mem.memory.0.15_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.15_RDATA [2] = \mem.memory.0.15_RDATA_1 [2];
  assign \mem.memory.0.15_RDATA [0] = \mem.memory.0.15_RDATA_2 [11];
  assign \mem.memory.0.15_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.15_RDATA_1 [0] = \mem.memory.0.15_RDATA_2 [3];
  assign \mem.memory.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [30];
  assign \mem.memory.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [1] = mem_read_address[15];
  assign \mem.memory.0.15_RDATA_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [0] = mem_read_address[14];
  assign \mem.memory.0.15_WDATA_1_SB_LUT4_O_I1 [2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0];
  assign \mem.memory.0.15_WDATA_1_SB_LUT4_O_I1 [1] = mem_write_data[6];
  assign \mem.memory.0.15_WDATA_SB_LUT4_O_I1 [2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_O[0];
  assign \mem.memory.0.15_WDATA_SB_LUT4_O_I1 [1] = mem_write_data[7];
  assign \mem.memory.0.1_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.1_RDATA [2] = \mem.memory.0.3_RDATA_1 [2];
  assign \mem.memory.0.1_RDATA [0] = \mem.memory.0.1_RDATA_2 [11];
  assign \mem.memory.0.1_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.1_RDATA_1 [2] = \mem.memory.0.3_RDATA_1 [2];
  assign \mem.memory.0.1_RDATA_1 [0] = \mem.memory.0.1_RDATA_2 [3];
  assign \mem.memory.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [2];
  assign \mem.memory.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [3];
  assign \mem.memory.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.2_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.2_RDATA [2] = \mem.memory.0.3_RDATA_1 [2];
  assign \mem.memory.0.2_RDATA [0] = \mem.memory.0.2_RDATA_2 [11];
  assign \mem.memory.0.2_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.2_RDATA_1 [2] = \mem.memory.0.3_RDATA_1 [2];
  assign \mem.memory.0.2_RDATA_1 [0] = \mem.memory.0.2_RDATA_2 [3];
  assign \mem.memory.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [4];
  assign \mem.memory.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [5];
  assign \mem.memory.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.3_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.3_RDATA [2] = \mem.memory.0.3_RDATA_1 [2];
  assign \mem.memory.0.3_RDATA [0] = \mem.memory.0.3_RDATA_2 [11];
  assign \mem.memory.0.3_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.3_RDATA_1 [0] = \mem.memory.0.3_RDATA_2 [3];
  assign \mem.memory.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [6];
  assign \mem.memory.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.4_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.4_RDATA [2] = \mem.memory.0.7_RDATA_1 [2];
  assign \mem.memory.0.4_RDATA [0] = \mem.memory.0.4_RDATA_2 [11];
  assign \mem.memory.0.4_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.4_RDATA_1 [2] = \mem.memory.0.7_RDATA_1 [2];
  assign \mem.memory.0.4_RDATA_1 [1] = \mem.memory.0.4_RDATA_2 [3];
  assign \mem.memory.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [8];
  assign \mem.memory.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [9];
  assign \mem.memory.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.4_WCLKE [0] = \mem.memory.0.8_WCLKE [0];
  assign \mem.memory.0.5_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.5_RDATA [2] = \mem.memory.0.7_RDATA_1 [2];
  assign \mem.memory.0.5_RDATA [0] = \mem.memory.0.5_RDATA_2 [11];
  assign \mem.memory.0.5_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.5_RDATA_1 [2] = \mem.memory.0.7_RDATA_1 [2];
  assign \mem.memory.0.5_RDATA_1 [0] = \mem.memory.0.5_RDATA_2 [3];
  assign \mem.memory.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [10];
  assign \mem.memory.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [11];
  assign \mem.memory.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.6_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.6_RDATA [2] = \mem.memory.0.7_RDATA_1 [2];
  assign \mem.memory.0.6_RDATA [0] = \mem.memory.0.6_RDATA_2 [11];
  assign \mem.memory.0.6_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.6_RDATA_1 [2] = \mem.memory.0.7_RDATA_1 [2];
  assign \mem.memory.0.6_RDATA_1 [0] = \mem.memory.0.6_RDATA_2 [3];
  assign \mem.memory.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [12];
  assign \mem.memory.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [13];
  assign \mem.memory.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.7_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.7_RDATA [2] = \mem.memory.0.7_RDATA_1 [2];
  assign \mem.memory.0.7_RDATA [0] = \mem.memory.0.7_RDATA_2 [11];
  assign \mem.memory.0.7_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.7_RDATA_1 [0] = \mem.memory.0.7_RDATA_2 [3];
  assign \mem.memory.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [14];
  assign \mem.memory.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.8_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.8_RDATA [2] = \mem.memory.0.9_RDATA_1 [2];
  assign \mem.memory.0.8_RDATA [0] = \mem.memory.0.8_RDATA_2 [11];
  assign \mem.memory.0.8_RDATA_1 [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.8_RDATA_1 [2] = \mem.memory.0.9_RDATA_1 [2];
  assign \mem.memory.0.8_RDATA_1 [1] = \mem.memory.0.8_RDATA_2 [3];
  assign \mem.memory.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [16];
  assign \mem.memory.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [17];
  assign \mem.memory.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.8_WDATA_SB_LUT4_O_I3 [1] = mem_write_data[23];
  assign \mem.memory.0.8_WDATA_SB_LUT4_O_I3 [0] = mem_write_data[7];
  assign \mem.memory.0.9_RDATA [3] = \mem.memory.0.9_RDATA_1 [3];
  assign \mem.memory.0.9_RDATA [2] = \mem.memory.0.9_RDATA_1 [2];
  assign \mem.memory.0.9_RDATA [0] = \mem.memory.0.9_RDATA_2 [11];
  assign \mem.memory.0.9_RDATA_1 [0] = \mem.memory.0.9_RDATA_2 [3];
  assign \mem.memory.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [18];
  assign \mem.memory.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.memory.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.memory.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \mem.micros [19];
  assign \mem.memory.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.micros [23] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1];
  assign \mem.micros [15] = \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1];
  assign \mem.micros [7] = \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1];
  assign \mem.micros [0] = \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [1];
  assign \mem.micros_SB_DFFE_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \mem.micros_counter [3] = \mem.micros_counter_SB_DFFSR_Q_3_D [3];
  assign \mem.micros_counter [2] = \mem.micros_counter_SB_DFFSR_Q_3_D [2];
  assign \mem.micros_counter [1] = \mem.micros_counter_SB_DFFSR_Q_3_D [1];
  assign \mem.micros_counter [0] = \mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1];
  assign \mem.micros_counter_SB_DFFSR_Q_3_D [0] = \mem.micros_counter_SB_DFFSR_Q_D [0];
  assign \mem.micros_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \mem.millis [0] = \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [1];
  assign \mem.millis_SB_DFFE_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \mem.millis_counter [13] = \mem.millis_counter_SB_LUT4_I0_2_O [2];
  assign \mem.millis_counter [12] = \mem.millis_counter_SB_DFFSR_Q_13_D [12];
  assign \mem.millis_counter [11] = \mem.millis_counter_SB_LUT4_I0_2_O [1];
  assign \mem.millis_counter [10] = \mem.millis_counter_SB_DFFSR_Q_13_D [10];
  assign \mem.millis_counter [9] = \mem.millis_counter_SB_DFFSR_Q_13_D [9];
  assign \mem.millis_counter [8] = \mem.millis_counter_SB_DFFSR_Q_13_D [8];
  assign \mem.millis_counter [7] = \mem.millis_counter_SB_DFFSR_Q_13_D [7];
  assign \mem.millis_counter [6] = \mem.millis_counter_SB_DFFSR_Q_13_D [6];
  assign \mem.millis_counter [5] = \mem.millis_counter_SB_DFFSR_Q_13_D [5];
  assign \mem.millis_counter [4] = \mem.millis_counter_SB_DFFSR_Q_13_D [4];
  assign \mem.millis_counter [3] = \mem.millis_counter_SB_DFFSR_Q_13_D [3];
  assign \mem.millis_counter [2] = \mem.millis_counter_SB_DFFSR_Q_13_D [2];
  assign \mem.millis_counter [1] = \mem.millis_counter_SB_DFFSR_Q_13_D [1];
  assign \mem.millis_counter [0] = \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1];
  assign \mem.millis_counter_SB_DFFSR_Q_13_D [13] = \mem.millis_counter_SB_LUT4_I0_2_O [2];
  assign \mem.millis_counter_SB_DFFSR_Q_13_D [11] = \mem.millis_counter_SB_LUT4_I0_2_O [1];
  assign \mem.millis_counter_SB_DFFSR_Q_13_D [0] = \mem.millis_counter_SB_DFFSR_Q_D [0];
  assign \mem.millis_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \mem.pwm_counter [0] = \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1];
  assign \mem.pwm_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \mem.read_address [31] = mem_read_address[31];
  assign \mem.read_address [30] = mem_read_address[30];
  assign \mem.read_address [29] = mem_read_address[29];
  assign \mem.read_address [28] = mem_read_address[28];
  assign \mem.read_address [27] = mem_read_address[27];
  assign \mem.read_address [26] = mem_read_address[26];
  assign \mem.read_address [25] = mem_read_address[25];
  assign \mem.read_address [24] = mem_read_address[24];
  assign \mem.read_address [23] = mem_read_address[23];
  assign \mem.read_address [22] = mem_read_address[22];
  assign \mem.read_address [21] = mem_read_address[21];
  assign \mem.read_address [20] = mem_read_address[20];
  assign \mem.read_address [19] = mem_read_address[19];
  assign \mem.read_address [18] = mem_read_address[18];
  assign \mem.read_address [17] = mem_read_address[17];
  assign \mem.read_address [16] = mem_read_address[16];
  assign \mem.read_address [15] = mem_read_address[15];
  assign \mem.read_address [14] = mem_read_address[14];
  assign \mem.read_address [13] = mem_read_address[13];
  assign \mem.read_address [12] = mem_read_address_SB_DFFE_Q_19_D[0];
  assign \mem.read_address [11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[0];
  assign \mem.read_address [10] = mem_read_address_SB_DFFE_Q_21_D[0];
  assign \mem.read_address [9] = mem_read_address_SB_DFFE_Q_22_D[0];
  assign \mem.read_address [8] = mem_read_address_SB_DFFE_Q_23_D[0];
  assign \mem.read_address [7] = mem_read_address_SB_DFFE_Q_24_D[0];
  assign \mem.read_address [6] = mem_read_address_SB_DFFE_Q_25_D[0];
  assign \mem.read_address [5] = mem_read_address_SB_DFFE_Q_26_D[0];
  assign \mem.read_address [4] = mem_read_address_SB_DFFE_Q_27_D[0];
  assign \mem.read_address [3] = mem_read_address_SB_DFFE_Q_28_D[0];
  assign \mem.read_address [2] = mem_read_address_SB_LUT4_I2_O[3];
  assign \mem.read_address [1] = mem_read_address[1];
  assign \mem.read_address [0] = mem_read_address[0];
  assign \mem.read_address0  = \mem.sign_bit0_SB_LUT4_I1_O [2];
  assign \mem.read_address1  = mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I3[1];
  assign \mem.read_data [31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2];
  assign \mem.read_data [30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [28] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [27] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [24] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [23] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [22] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [20] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [19] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1];
  assign \mem.read_data [16] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_data [0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0];
  assign \mem.read_half  = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign \mem.read_unsigned  = \mem.sign_bit2_SB_LUT4_I0_I2 [1];
  assign \mem.read_unsigned_SB_LUT4_I0_O [1] = mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[3];
  assign \mem.read_unsigned_SB_LUT4_I0_O [0] = mem_read_data_SB_LUT4_O_20_I0[3];
  assign \mem.read_unsigned_SB_LUT4_I2_O [3] = mem_read_data_SB_LUT4_O_20_I0[3];
  assign \mem.read_unsigned_SB_LUT4_I2_O [2] = mem_read_data_SB_LUT4_O_20_I0[1];
  assign \mem.read_unsigned_SB_LUT4_I2_O [0] = \mem.sign_bit2_SB_LUT4_I0_I2 [1];
  assign \mem.read_value [31] = \mem.sign_bit3 ;
  assign \mem.read_value [30] = \mem.read_value32 [14];
  assign \mem.read_value [29] = \mem.read_value32 [13];
  assign \mem.read_value [28] = \mem.read_value32 [12];
  assign \mem.read_value [27] = \mem.read_value32 [11];
  assign \mem.read_value [26] = \mem.read_value32 [10];
  assign \mem.read_value [25] = \mem.read_value32 [9];
  assign \mem.read_value [24] = \mem.read_value32 [8];
  assign \mem.read_value [23] = \mem.sign_bit2 ;
  assign \mem.read_value [22] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[3];
  assign \mem.read_value [21] = \mem.read_value32 [5];
  assign \mem.read_value [20] = \mem.read_value32 [4];
  assign \mem.read_value [19] = \mem.read_value32 [3];
  assign \mem.read_value [18] = mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[3];
  assign \mem.read_value [17] = mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[3];
  assign \mem.read_value [16] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[3];
  assign \mem.read_value [15] = \mem.sign_bit1 ;
  assign \mem.read_value [14] = mem_read_data_SB_LUT4_O_24_I3[1];
  assign \mem.read_value [13] = mem_read_data_SB_LUT4_O_18_I0[2];
  assign \mem.read_value [12] = mem_read_data_SB_LUT4_O_19_I0[2];
  assign \mem.read_value [11] = mem_read_data_SB_LUT4_O_20_I0[2];
  assign \mem.read_value [10] = mem_read_data_SB_LUT4_O_21_I1[1];
  assign \mem.read_value [9] = mem_read_data_SB_LUT4_O_22_I1[1];
  assign \mem.read_value [8] = mem_read_data_SB_LUT4_O_23_I1[1];
  assign \mem.read_value [7] = mem_read_data_SB_LUT4_O_24_I2[0];
  assign \mem.read_value [6] = mem_read_data_SB_LUT4_O_31_I3[1];
  assign \mem.read_value [5] = mem_read_data_SB_LUT4_O_26_I1[1];
  assign \mem.read_value [4] = mem_read_data_SB_LUT4_O_27_I1[1];
  assign \mem.read_value [3] = mem_read_data_SB_LUT4_O_28_I1[1];
  assign \mem.read_value [2] = mem_read_data_SB_LUT4_O_29_I1[1];
  assign \mem.read_value [1] = mem_read_data_SB_LUT4_O_30_I1[1];
  assign \mem.read_value [0] = mem_read_data_SB_LUT4_O_31_I1[1];
  assign \mem.read_value0 [7] = mem_read_data_SB_LUT4_O_24_I2[0];
  assign \mem.read_value0 [6] = mem_read_data_SB_LUT4_O_31_I3[1];
  assign \mem.read_value0 [5] = mem_read_data_SB_LUT4_O_26_I1[1];
  assign \mem.read_value0 [4] = mem_read_data_SB_LUT4_O_27_I1[1];
  assign \mem.read_value0 [3] = mem_read_data_SB_LUT4_O_28_I1[1];
  assign \mem.read_value0 [2] = mem_read_data_SB_LUT4_O_29_I1[1];
  assign \mem.read_value0 [1] = mem_read_data_SB_LUT4_O_30_I1[1];
  assign \mem.read_value0 [0] = mem_read_data_SB_LUT4_O_31_I1[1];
  assign \mem.read_value1 [7] = \mem.sign_bit1 ;
  assign \mem.read_value1 [6] = mem_read_data_SB_LUT4_O_24_I3[1];
  assign \mem.read_value1 [5] = mem_read_data_SB_LUT4_O_18_I0[2];
  assign \mem.read_value1 [4] = mem_read_data_SB_LUT4_O_19_I0[2];
  assign \mem.read_value1 [3] = mem_read_data_SB_LUT4_O_20_I0[2];
  assign \mem.read_value1 [2] = mem_read_data_SB_LUT4_O_21_I1[1];
  assign \mem.read_value1 [1] = mem_read_data_SB_LUT4_O_22_I1[1];
  assign \mem.read_value1 [0] = mem_read_data_SB_LUT4_O_23_I1[1];
  assign \mem.read_value10 [15] = \mem.sign_bit1 ;
  assign \mem.read_value10 [14] = mem_read_data_SB_LUT4_O_24_I3[1];
  assign \mem.read_value10 [13] = mem_read_data_SB_LUT4_O_18_I0[2];
  assign \mem.read_value10 [12] = mem_read_data_SB_LUT4_O_19_I0[2];
  assign \mem.read_value10 [11] = mem_read_data_SB_LUT4_O_20_I0[2];
  assign \mem.read_value10 [10] = mem_read_data_SB_LUT4_O_21_I1[1];
  assign \mem.read_value10 [9] = mem_read_data_SB_LUT4_O_22_I1[1];
  assign \mem.read_value10 [8] = mem_read_data_SB_LUT4_O_23_I1[1];
  assign \mem.read_value10 [7] = mem_read_data_SB_LUT4_O_24_I2[0];
  assign \mem.read_value10 [6] = mem_read_data_SB_LUT4_O_31_I3[1];
  assign \mem.read_value10 [5] = mem_read_data_SB_LUT4_O_26_I1[1];
  assign \mem.read_value10 [4] = mem_read_data_SB_LUT4_O_27_I1[1];
  assign \mem.read_value10 [3] = mem_read_data_SB_LUT4_O_28_I1[1];
  assign \mem.read_value10 [2] = mem_read_data_SB_LUT4_O_29_I1[1];
  assign \mem.read_value10 [1] = mem_read_data_SB_LUT4_O_30_I1[1];
  assign \mem.read_value10 [0] = mem_read_data_SB_LUT4_O_31_I1[1];
  assign \mem.read_value2 [7] = \mem.sign_bit2 ;
  assign \mem.read_value2 [6] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[3];
  assign \mem.read_value2 [5] = \mem.read_value32 [5];
  assign \mem.read_value2 [4] = \mem.read_value32 [4];
  assign \mem.read_value2 [3] = \mem.read_value32 [3];
  assign \mem.read_value2 [2] = mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[3];
  assign \mem.read_value2 [1] = mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[3];
  assign \mem.read_value2 [0] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[3];
  assign \mem.read_value3 [7] = \mem.sign_bit3 ;
  assign \mem.read_value3 [6] = \mem.read_value32 [14];
  assign \mem.read_value3 [5] = \mem.read_value32 [13];
  assign \mem.read_value3 [4] = \mem.read_value32 [12];
  assign \mem.read_value3 [3] = \mem.read_value32 [11];
  assign \mem.read_value3 [2] = \mem.read_value32 [10];
  assign \mem.read_value3 [1] = \mem.read_value32 [9];
  assign \mem.read_value3 [0] = \mem.read_value32 [8];
  assign \mem.read_value32 [15] = \mem.sign_bit3 ;
  assign \mem.read_value32 [7] = \mem.sign_bit2 ;
  assign \mem.read_value32 [6] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[3];
  assign \mem.read_value32 [2] = mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[3];
  assign \mem.read_value32 [1] = mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[3];
  assign \mem.read_value32 [0] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[3];
  assign \mem.read_word  = mem_read_data_SB_LUT4_O_20_I0[3];
  assign \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [6] = \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [7];
  assign \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [5] = \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [6];
  assign \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [4] = \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [5];
  assign \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [3] = \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [4];
  assign \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [2] = \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [3];
  assign \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [1] = \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [2];
  assign \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3 [0] = \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [1];
  assign \mem.red_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI [0] = 1'h1;
  assign \mem.sign_bit0  = mem_read_data_SB_LUT4_O_24_I2[0];
  assign \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.sign_bit0_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.sign_bit0_SB_LUT4_I1_O [0] = \mem.sign_bit1_SB_LUT4_I1_O [0];
  assign \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3];
  assign \mem.sign_bit1_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] = \mem.sign_bit2_SB_DFFN_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \mem.sign_bit1_SB_LUT4_I1_O [1] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign \mem.sign_bit2_SB_LUT4_I0_I2 [0] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign \mem.write_address [31] = mem_write_address[31];
  assign \mem.write_address [30] = mem_write_address[30];
  assign \mem.write_address [29] = mem_write_address[29];
  assign \mem.write_address [28] = mem_write_address[28];
  assign \mem.write_address [27] = mem_write_address[27];
  assign \mem.write_address [26] = mem_write_address[26];
  assign \mem.write_address [25] = mem_write_address[25];
  assign \mem.write_address [24] = mem_write_address[24];
  assign \mem.write_address [23] = mem_write_address[23];
  assign \mem.write_address [22] = mem_write_address[22];
  assign \mem.write_address [21] = mem_write_address[21];
  assign \mem.write_address [20] = mem_write_address[20];
  assign \mem.write_address [19] = mem_write_address[19];
  assign \mem.write_address [18] = mem_write_address[18];
  assign \mem.write_address [17] = mem_write_address[17];
  assign \mem.write_address [16] = mem_write_address[16];
  assign \mem.write_address [15] = mem_write_address[15];
  assign \mem.write_address [14] = mem_write_address[14];
  assign \mem.write_address [13] = mem_write_address[13];
  assign \mem.write_address [12] = mem_write_address[12];
  assign \mem.write_address [11] = mem_write_address[11];
  assign \mem.write_address [10] = mem_write_address[10];
  assign \mem.write_address [9] = mem_write_address[9];
  assign \mem.write_address [8] = mem_write_address[8];
  assign \mem.write_address [7] = mem_write_address[7];
  assign \mem.write_address [6] = mem_write_address[6];
  assign \mem.write_address [5] = mem_write_address[5];
  assign \mem.write_address [4] = mem_write_address[4];
  assign \mem.write_address [3] = mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1];
  assign \mem.write_address [2] = mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2];
  assign \mem.write_address [1] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2];
  assign \mem.write_address [0] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1];
  assign \mem.write_data [31] = mem_write_data[31];
  assign \mem.write_data [30] = mem_write_data[30];
  assign \mem.write_data [29] = mem_write_data[29];
  assign \mem.write_data [28] = mem_write_data[28];
  assign \mem.write_data [27] = mem_write_data[27];
  assign \mem.write_data [26] = mem_write_data[26];
  assign \mem.write_data [25] = mem_write_data[25];
  assign \mem.write_data [24] = mem_write_data[24];
  assign \mem.write_data [23] = mem_write_data[23];
  assign \mem.write_data [22] = mem_write_data[22];
  assign \mem.write_data [21] = mem_write_data[21];
  assign \mem.write_data [20] = mem_write_data[20];
  assign \mem.write_data [19] = mem_write_data[19];
  assign \mem.write_data [18] = mem_write_data[18];
  assign \mem.write_data [17] = mem_write_data[17];
  assign \mem.write_data [16] = mem_write_data[16];
  assign \mem.write_data [15] = mem_write_data[15];
  assign \mem.write_data [14] = mem_write_data[14];
  assign \mem.write_data [13] = mem_write_data[13];
  assign \mem.write_data [12] = mem_write_data[12];
  assign \mem.write_data [11] = mem_write_data[11];
  assign \mem.write_data [10] = mem_write_data[10];
  assign \mem.write_data [9] = mem_write_data[9];
  assign \mem.write_data [8] = mem_write_data[8];
  assign \mem.write_data [7] = mem_write_data[7];
  assign \mem.write_data [6] = mem_write_data[6];
  assign \mem.write_data [5] = mem_write_data[5];
  assign \mem.write_data [4] = mem_write_data[4];
  assign \mem.write_data [3] = mem_write_data[3];
  assign \mem.write_data [2] = mem_write_data[2];
  assign \mem.write_data [1] = mem_write_data[1];
  assign \mem.write_data [0] = mem_write_data[0];
  assign \mem.write_mem  = mem_write_enable_SB_LUT4_I3_I0[3];
  assign mem_busy = 1'h0;
  assign mem_read_address[12] = mem_read_address_SB_DFFE_Q_19_D[0];
  assign mem_read_address[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[0];
  assign mem_read_address[10] = mem_read_address_SB_DFFE_Q_21_D[0];
  assign mem_read_address[9] = mem_read_address_SB_DFFE_Q_22_D[0];
  assign mem_read_address[8] = mem_read_address_SB_DFFE_Q_23_D[0];
  assign mem_read_address[7] = mem_read_address_SB_DFFE_Q_24_D[0];
  assign mem_read_address[6] = mem_read_address_SB_DFFE_Q_25_D[0];
  assign mem_read_address[5] = mem_read_address_SB_DFFE_Q_26_D[0];
  assign mem_read_address[4] = mem_read_address_SB_DFFE_Q_27_D[0];
  assign mem_read_address[3] = mem_read_address_SB_DFFE_Q_28_D[0];
  assign mem_read_address[2] = mem_read_address_SB_LUT4_I2_O[3];
  assign mem_read_address_SB_DFFE_Q_19_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_19_D[1] = mem_read_address_SB_DFFE_Q_D[12];
  assign mem_read_address_SB_DFFE_Q_21_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_21_D[1] = mem_read_address_SB_DFFE_Q_D[10];
  assign mem_read_address_SB_DFFE_Q_22_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_22_D[1] = mem_read_address_SB_DFFE_Q_D[9];
  assign mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[3] = mem_write_address[11];
  assign mem_read_address_SB_DFFE_Q_22_D_SB_LUT4_I2_O[1] = mem_write_address[9];
  assign mem_read_address_SB_DFFE_Q_23_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_23_D[1] = mem_read_address_SB_DFFE_Q_D[8];
  assign mem_read_address_SB_DFFE_Q_24_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_24_D[1] = mem_read_address_SB_DFFE_Q_D[7];
  assign mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[3] = mem_write_address[8];
  assign mem_read_address_SB_DFFE_Q_24_D_SB_LUT4_I2_O[1] = mem_write_address[7];
  assign mem_read_address_SB_DFFE_Q_25_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_25_D[1] = mem_read_address_SB_DFFE_Q_D[6];
  assign mem_read_address_SB_DFFE_Q_25_D_SB_LUT4_I2_O[1] = mem_write_address[6];
  assign mem_read_address_SB_DFFE_Q_26_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_26_D[1] = mem_read_address_SB_DFFE_Q_D[5];
  assign mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[3] = mem_write_address[10];
  assign mem_read_address_SB_DFFE_Q_26_D_SB_LUT4_I2_O[1] = mem_write_address[5];
  assign mem_read_address_SB_DFFE_Q_27_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_27_D[1] = mem_read_address_SB_DFFE_Q_D[4];
  assign mem_read_address_SB_DFFE_Q_28_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_28_D[1] = mem_read_address_SB_DFFE_Q_D[3];
  assign mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[3] = mem_write_address[4];
  assign mem_read_address_SB_DFFE_Q_28_D_SB_LUT4_I2_O[1] = mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1];
  assign mem_read_address_SB_DFFE_Q_29_D[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[2];
  assign mem_read_address_SB_DFFE_Q_29_D[1] = mem_read_address_SB_DFFE_Q_D[2];
  assign mem_read_address_SB_DFFE_Q_29_D[0] = mem_read_address_SB_LUT4_I2_O[3];
  assign mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[3] = mem_write_address[12];
  assign mem_read_address_SB_DFFE_Q_29_D_SB_LUT4_I2_O[1] = mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2];
  assign mem_read_address_SB_DFFE_Q_D[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I3_O[1];
  assign mem_read_address_SB_LUT4_I0_O[3] = mem_read_address_SB_LUT4_I2_O[3];
  assign mem_read_address_SB_LUT4_I0_O[1] = mem_read_address_SB_LUT4_I2_O[1];
  assign mem_read_address_SB_LUT4_I0_O[0] = mem_read_address_SB_LUT4_I2_O[0];
  assign mem_read_data[31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2];
  assign mem_read_data[30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[28] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[27] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[24] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[23] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[22] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[20] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[19] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1];
  assign mem_read_data[16] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2[0];
  assign mem_read_data[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0];
  assign mem_read_data_SB_LUT4_O_18_I0[3] = mem_read_data_SB_LUT4_O_20_I0[3];
  assign mem_read_data_SB_LUT4_O_18_I0[1] = mem_read_data_SB_LUT4_O_20_I0[1];
  assign mem_read_data_SB_LUT4_O_19_I0[3] = mem_read_data_SB_LUT4_O_20_I0[3];
  assign mem_read_data_SB_LUT4_O_19_I0[1] = mem_read_data_SB_LUT4_O_20_I0[1];
  assign mem_read_data_SB_LUT4_O_21_I1[2] = mem_read_data_SB_LUT4_O_24_I3[2];
  assign mem_read_data_SB_LUT4_O_22_I1[2] = mem_read_data_SB_LUT4_O_24_I3[2];
  assign mem_read_data_SB_LUT4_O_23_I1[2] = mem_read_data_SB_LUT4_O_24_I3[2];
  assign mem_read_data_SB_LUT4_O_24_I2[2] = mem_read_data_SB_LUT4_O_24_I3[2];
  assign mem_read_data_SB_LUT4_O_26_I1[2] = mem_read_data_SB_LUT4_O_31_I3[2];
  assign mem_read_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign mem_read_data_SB_LUT4_O_27_I1[2] = mem_read_data_SB_LUT4_O_31_I3[2];
  assign mem_read_data_SB_LUT4_O_27_I1_SB_LUT4_O_I2[1] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign mem_read_data_SB_LUT4_O_28_I1[2] = mem_read_data_SB_LUT4_O_31_I3[2];
  assign mem_read_data_SB_LUT4_O_28_I1_SB_LUT4_O_I2[1] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign mem_read_data_SB_LUT4_O_29_I1[2] = mem_read_data_SB_LUT4_O_31_I3[2];
  assign mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[2] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[2];
  assign mem_read_data_SB_LUT4_O_29_I1_SB_LUT4_O_I1[0] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign mem_read_data_SB_LUT4_O_30_I1[2] = mem_read_data_SB_LUT4_O_31_I3[2];
  assign mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[2] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[2];
  assign mem_read_data_SB_LUT4_O_30_I1_SB_LUT4_O_I1[0] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign mem_read_data_SB_LUT4_O_31_I1[2] = mem_read_data_SB_LUT4_O_31_I3[2];
  assign mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[2] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[2];
  assign mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I1[0] = mem_read_data_SB_LUT4_O_31_I1_SB_LUT4_O_I2[0];
  assign mem_write_address[3] = mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1];
  assign mem_write_address[2] = mem_write_enable_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2];
  assign mem_write_address[1] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2];
  assign mem_write_address[0] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1];
  assign mem_write_address_SB_DFFESR_Q_D[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q_SB_LUT4_I2_O[0];
  assign mem_write_enable = mem_write_enable_SB_LUT4_I3_I0[3];
  assign mem_write_enable_SB_LUT4_I3_1_I2[3] = mem_write_enable_SB_LUT4_I3_I0[3];
  assign mem_write_enable_SB_LUT4_I3_1_I2[1] = mem_write_enable_SB_LUT4_I3_O[1];
  assign mem_write_enable_SB_LUT4_I3_1_I2[0] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2];
  assign mem_write_enable_SB_LUT4_I3_1_O[2] = mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[1];
  assign mem_write_enable_SB_LUT4_I3_1_O[1] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2];
  assign mem_write_enable_SB_LUT4_I3_1_O[0] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1];
  assign mem_write_enable_SB_LUT4_I3_2_O[2] = mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[1];
  assign mem_write_enable_SB_LUT4_I3_2_O[1] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2];
  assign mem_write_enable_SB_LUT4_I3_2_O[0] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1];
  assign mem_write_enable_SB_LUT4_I3_2_O_SB_LUT4_I3_I2[0] = mem_write_enable_SB_LUT4_I3_O[0];
  assign mem_write_enable_SB_LUT4_I3_O[2] = mem_write_enable_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2];
  assign op1_alu[31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1];
  assign op1_alu[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign op1_alu[25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign op1_alu[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2];
  assign op1_alu[15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2];
  assign op1_alu[14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op1_alu[13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op1_alu[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op1_alu[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op1_alu[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op1_alu[9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op1_alu[8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op1_alu[7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign op1_alu[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign op1_alu[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign op1_alu[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign op1_alu[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign op1_alu[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign op1_alu[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign op2_alu[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3];
  assign op2_alu[15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0];
  assign op2_alu[14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign op2_alu[13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign op2_alu[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign op2_alu[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign op2_alu[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign op2_alu[9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign op2_alu[8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0];
  assign op2_alu[7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op2_alu[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op2_alu[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2];
  assign op2_alu[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign op2_alu[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign op2_alu[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign op2_alu[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign op2_alu[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign op2_alu_SB_DFFE_Q_D_SB_LUT4_O_I3[0] = \registers.read_data2 [31];
  assign opcode[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3];
  assign opcode[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2];
  assign opcode[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0];
  assign rd1[31] = \registers.read_data1 [31];
  assign rd1[30] = \registers.read_data1 [30];
  assign rd1[29] = \registers.read_data1 [29];
  assign rd1[28] = \registers.read_data1 [28];
  assign rd1[27] = \registers.read_data1 [27];
  assign rd1[26] = \registers.read_data1 [26];
  assign rd1[25] = \registers.read_data1 [25];
  assign rd1[24] = \registers.read_data1 [24];
  assign rd1[23] = \registers.read_data1 [23];
  assign rd1[22] = \registers.read_data1 [22];
  assign rd1[21] = \registers.read_data1 [21];
  assign rd1[20] = \registers.read_data1 [20];
  assign rd1[19] = \registers.read_data1 [19];
  assign rd1[18] = \registers.read_data1 [18];
  assign rd1[17] = \registers.read_data1 [17];
  assign rd1[16] = \registers.read_data1 [16];
  assign rd1[15] = \registers.read_data1 [15];
  assign rd1[14] = \registers.read_data1 [14];
  assign rd1[13] = \registers.read_data1 [13];
  assign rd1[12] = \registers.read_data1 [12];
  assign rd1[11] = \registers.read_data1 [11];
  assign rd1[10] = \registers.read_data1 [10];
  assign rd1[9] = \registers.read_data1 [9];
  assign rd1[8] = \registers.read_data1 [8];
  assign rd1[7] = \registers.read_data1 [7];
  assign rd1[6] = \registers.read_data1 [6];
  assign rd1[5] = \registers.read_data1 [5];
  assign rd1[4] = \registers.read_data1 [4];
  assign rd1[3] = \registers.read_data1 [3];
  assign rd1[2] = \registers.read_data1 [2];
  assign rd1[1] = \registers.read_data1 [1];
  assign rd1[0] = \registers.read_data1 [0];
  assign rd1_SB_CARRY_I1_CO[0] = 1'h0;
  assign rd1_SB_LUT4_O_10_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [21];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [21];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [21];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [21];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [21];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [21];
  assign rd1_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [21];
  assign rd1_SB_LUT4_O_11_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [20];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [20];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [20];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [20];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [20];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [20];
  assign rd1_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [20];
  assign rd1_SB_LUT4_O_12_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [19];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [19];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [19];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [19];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [19];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [19];
  assign rd1_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [19];
  assign rd1_SB_LUT4_O_13_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [18];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [18];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [18];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [18];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [18];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [18];
  assign rd1_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [18];
  assign rd1_SB_LUT4_O_14_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [17];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [17];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [17];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [17];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [17];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [17];
  assign rd1_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [17];
  assign rd1_SB_LUT4_O_15_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [16];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [16];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [16];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [16];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [16];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [16];
  assign rd1_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [16];
  assign rd1_SB_LUT4_O_16_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [15];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [15];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [15];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [15];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [15];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [15];
  assign rd1_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [15];
  assign rd1_SB_LUT4_O_17_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [14];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [14];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [14];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [14];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [14];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [14];
  assign rd1_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [14];
  assign rd1_SB_LUT4_O_18_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [13];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [13];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [13];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [13];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [13];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [13];
  assign rd1_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [13];
  assign rd1_SB_LUT4_O_19_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [12];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [12];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [12];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [12];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [12];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [12];
  assign rd1_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [12];
  assign rd1_SB_LUT4_O_1_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [30];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [30];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [30];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [30];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [30];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [30];
  assign rd1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [30];
  assign rd1_SB_LUT4_O_20_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [11];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [11];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [11];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [11];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [11];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [11];
  assign rd1_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [11];
  assign rd1_SB_LUT4_O_21_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [10];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [10];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [10];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [10];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [10];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [10];
  assign rd1_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [10];
  assign rd1_SB_LUT4_O_22_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [9];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [9];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [9];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [9];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [9];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [9];
  assign rd1_SB_LUT4_O_22_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [9];
  assign rd1_SB_LUT4_O_23_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [8];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [8];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [8];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [8];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [8];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [8];
  assign rd1_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [8];
  assign rd1_SB_LUT4_O_24_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [7];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [7];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [7];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [7];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [7];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [7];
  assign rd1_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [7];
  assign rd1_SB_LUT4_O_25_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [6];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [6];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [6];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [6];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [6];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [6];
  assign rd1_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [6];
  assign rd1_SB_LUT4_O_26_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [5];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [5];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [5];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [5];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [5];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [5];
  assign rd1_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [5];
  assign rd1_SB_LUT4_O_27_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [4];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [4];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [4];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [4];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [4];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [4];
  assign rd1_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [4];
  assign rd1_SB_LUT4_O_28_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [3];
  assign rd1_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [3];
  assign rd1_SB_LUT4_O_29_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [2];
  assign rd1_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [2];
  assign rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [2];
  assign rd1_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_2_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [29];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [29];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [29];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [29];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [29];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [29];
  assign rd1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [29];
  assign rd1_SB_LUT4_O_30_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [1];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [1];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [1];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [1];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [1];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [1];
  assign rd1_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [1];
  assign rd1_SB_LUT4_O_31_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [0];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [0];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [0];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [0];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [0];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [0];
  assign rd1_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [0];
  assign rd1_SB_LUT4_O_3_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [28];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [28];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [28];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [28];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [28];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [28];
  assign rd1_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [28];
  assign rd1_SB_LUT4_O_4_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [27];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [27];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [27];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [27];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [27];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [27];
  assign rd1_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [27];
  assign rd1_SB_LUT4_O_5_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [26];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [26];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [26];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [26];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [26];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [26];
  assign rd1_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [26];
  assign rd1_SB_LUT4_O_6_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [25];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [25];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [25];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [25];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [25];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [25];
  assign rd1_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [25];
  assign rd1_SB_LUT4_O_7_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [24];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [24];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [24];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [24];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [24];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [24];
  assign rd1_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [24];
  assign rd1_SB_LUT4_O_8_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [23];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [23];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [23];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [23];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [23];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [23];
  assign rd1_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [23];
  assign rd1_SB_LUT4_O_9_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [22];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [22];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [22];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [22];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [22];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [22];
  assign rd1_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [22];
  assign rd1_SB_LUT4_O_I0[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0[2];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] = rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1] = \registers.registers[14] [31];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = \registers.registers[12] [31];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1] = \registers.registers[26] [31];
  assign rd1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = \registers.registers[24] [31];
  assign rd2[31] = \registers.read_data2 [31];
  assign rd2[30] = \registers.read_data2 [30];
  assign rd2[29] = \registers.read_data2 [29];
  assign rd2[28] = \registers.read_data2 [28];
  assign rd2[27] = \registers.read_data2 [27];
  assign rd2[26] = \registers.read_data2 [26];
  assign rd2[25] = \registers.read_data2 [25];
  assign rd2[24] = \registers.read_data2 [24];
  assign rd2[23] = \registers.read_data2 [23];
  assign rd2[22] = \registers.read_data2 [22];
  assign rd2[21] = \registers.read_data2 [21];
  assign rd2[20] = \registers.read_data2 [20];
  assign rd2[19] = \registers.read_data2 [19];
  assign rd2[18] = \registers.read_data2 [18];
  assign rd2[17] = \registers.read_data2 [17];
  assign rd2[16] = \registers.read_data2 [16];
  assign rd2[15] = \registers.read_data2 [15];
  assign rd2[14] = \registers.read_data2 [14];
  assign rd2[13] = \registers.read_data2 [13];
  assign rd2[12] = \registers.read_data2 [12];
  assign rd2[11] = \registers.read_data2 [11];
  assign rd2[10] = \registers.read_data2 [10];
  assign rd2[9] = \registers.read_data2 [9];
  assign rd2[8] = \registers.read_data2 [8];
  assign rd2[7] = \registers.read_data2 [7];
  assign rd2[6] = \registers.read_data2 [6];
  assign rd2[5] = \registers.read_data2 [5];
  assign rd2[4] = \registers.read_data2 [4];
  assign rd2[3] = \registers.read_data2 [3];
  assign rd2[2] = \registers.read_data2 [2];
  assign rd2[1] = \registers.read_data2 [1];
  assign rd2[0] = \registers.read_data2 [0];
  assign rd2_SB_LUT4_O_10_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [21];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [21];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [21];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_11_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [20];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [20];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [20];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_12_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [19];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [19];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [19];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_13_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [18];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [18];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [18];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_14_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [17];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [17];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [17];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_15_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [16];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [16];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [16];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_16_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [15];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [15];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [15];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_17_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [14];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [14];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [14];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_18_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [13];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [13];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [13];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_19_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [12];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [12];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [12];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [30];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [30];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [30];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_20_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [11];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [11];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [11];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_21_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [10];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [10];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [10];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_22_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [9];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [9];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [9];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_23_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [8];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [8];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [8];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_24_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[4] [7];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [7];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [7];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_25_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [6];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [6];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [6];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_26_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [5];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [5];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [5];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_27_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [4];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [4];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [4];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_28_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_29_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [2];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [2];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [2];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_2_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [29];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [29];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [29];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_30_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [1];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [1];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [1];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_31_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [0];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [0];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [0];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_3_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [28];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [28];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [28];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_4_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [27];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [27];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [27];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_5_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [26];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [26];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [26];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_6_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [25];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [25];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [25];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_7_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [24];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [24];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [24];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_8_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [23];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [23];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [23];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_9_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1] = \registers.registers[1] [22];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1] = \registers.registers[18] [22];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0] = \registers.registers[16] [22];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign rd2_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign \registers.clk  = clk;
  assign \registers.registers[0] [31] = 1'h0;
  assign \registers.registers[0] [30] = 1'h0;
  assign \registers.registers[0] [29] = 1'h0;
  assign \registers.registers[0] [28] = 1'h0;
  assign \registers.registers[0] [27] = 1'h0;
  assign \registers.registers[0] [26] = 1'h0;
  assign \registers.registers[0] [25] = 1'h0;
  assign \registers.registers[0] [24] = 1'h0;
  assign \registers.registers[0] [23] = 1'h0;
  assign \registers.registers[0] [22] = 1'h0;
  assign \registers.registers[0] [21] = 1'h0;
  assign \registers.registers[0] [20] = 1'h0;
  assign \registers.registers[0] [19] = 1'h0;
  assign \registers.registers[0] [18] = 1'h0;
  assign \registers.registers[0] [17] = 1'h0;
  assign \registers.registers[0] [16] = 1'h0;
  assign \registers.registers[0] [15] = 1'h0;
  assign \registers.registers[0] [14] = 1'h0;
  assign \registers.registers[0] [13] = 1'h0;
  assign \registers.registers[0] [12] = 1'h0;
  assign \registers.registers[0] [11] = 1'h0;
  assign \registers.registers[0] [10] = 1'h0;
  assign \registers.registers[0] [9] = 1'h0;
  assign \registers.registers[0] [8] = 1'h0;
  assign \registers.registers[0] [7] = 1'h0;
  assign \registers.registers[0] [6] = 1'h0;
  assign \registers.registers[0] [5] = 1'h0;
  assign \registers.registers[0] [4] = 1'h0;
  assign \registers.registers[0] [3] = 1'h0;
  assign \registers.registers[0] [2] = 1'h0;
  assign \registers.registers[0] [1] = 1'h0;
  assign \registers.registers[0] [0] = 1'h0;
  assign \registers.registers[16] [31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0];
  assign \registers.registers[17] [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[0];
  assign \registers.registers[18] [31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1];
  assign \registers.registers[19] [1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[1];
  assign \registers.registers[1] [31] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1];
  assign \registers.write_enable  = write_enable_SB_LUT4_I2_I3[0];
  assign stage[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[2];
  assign stage[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[1];
  assign stage[0] = stage_SB_DFFSR_Q_D_SB_LUT4_O_I3[1];
  assign stage_SB_DFFSR_Q_D[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q[0];
  assign stage_SB_DFFSR_Q_D_SB_LUT4_O_I3[0] = 1'h0;
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[31];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[31];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[30];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[28] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[29];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[27] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[28];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[27];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[26];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[24] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[25];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[23] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[24];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[22] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[23];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[22];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[20] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[21];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[19] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[20];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[19];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[18];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[16] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[17];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[16];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[15];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[14];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[13];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[12];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[11];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[10];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[9];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[8];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[7];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[6];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[5];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[4];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[0] = 1'h1;
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[31];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[31];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[30];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[28] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[29];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[27] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[28];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[27];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[26];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[24] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[25];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[23] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[24];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[22] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[23];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[22];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[20] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[21];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[19] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[20];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[19];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[18];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[16] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[17];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[16];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[15];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[14];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[13];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[12];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[11];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[10];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[9];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[0] = 1'h1;
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_10_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_11_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_12_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_13_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_14_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_14_O[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_15_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_16_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_17_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_18_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_19_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_20_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_21_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_22_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_23_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_24_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_25_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_26_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_27_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_28_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_29_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_30_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_31_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_7_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_8_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_9_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[31];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[28] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[27] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[24] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[23] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[22] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[20] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[19] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[16] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0] = 1'h1;
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[30] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[31];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[29] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[30];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[28] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[29];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[27] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[28];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[26] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[27];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[25] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[26];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[24] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[25];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[23] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[24];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[22] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[23];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[21] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[22];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[20] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[21];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[19] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[20];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[18] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[19];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[17] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[18];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[16] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[17];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[15] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[16];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[14] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[15];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[13] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[14];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[12] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[13];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[11] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[12];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[11];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[10];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[9];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[8];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[7];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[6];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[5];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[4];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI[0] = 1'h1;
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[17];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[17];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_10_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_11_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_12_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_13_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_14_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_15_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_16_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_17_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0] = 1'h0;
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_18_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = 1'h1;
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_3_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_4_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_5_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_6_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_7_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_8_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_9_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] = write_enable_SB_LUT4_I2_O[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[1];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_4_O[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3];
  assign stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] = stage_SB_DFFSR_Q_R_SB_DFFSS_S_1_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2];
  assign write_enable = write_enable_SB_LUT4_I2_I3[0];
  assign write_enable_SB_LUT4_I1_O[0] = write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0];
  assign write_enable_SB_LUT4_I2_1_O[1] = write_enable_SB_LUT4_I3_O[1];
  assign write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[0] = write_enable_SB_LUT4_I3_1_O[0];
  assign write_enable_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I3[0] = write_enable_SB_LUT4_I3_O[0];
  assign write_enable_SB_LUT4_I2_2_I3[0] = write_enable_SB_LUT4_I2_I3[0];
  assign write_enable_SB_LUT4_I2_2_O[1] = write_enable_SB_LUT4_I2_O[2];
  assign write_enable_SB_LUT4_I2_2_O[0] = write_enable_SB_LUT4_I2_O[0];
endmodule
