Time resolution is 1 ps
$stop called at time : 130 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Counter/Counter.srcs/sim_1/new/Test_Bench.v" Line 18
