Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 10:38:43 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.960ns (44.699%)  route 2.425ns (55.301%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.932     5.055    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.303     5.358 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.358    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 2.565ns (60.249%)  route 1.692ns (39.751%))
  Logic Levels:           11  (CARRY4=9 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/Q
                         net (fo=4, routed)           1.034     2.463    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp
    SLICE_X28Y63         LUT5 (Prop_lut5_I2_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.137 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.251 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.251    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.479    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.593    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.707 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.707    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.821    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.269 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7/O[1]
                         net (fo=1, routed)           0.658     4.927    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7_n_6
    SLICE_X27Y64         LUT5 (Prop_lut5_I3_O)        0.303     5.230 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.230    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y64         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.960ns (45.721%)  route 2.327ns (54.279%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.834     4.957    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I2_O)        0.303     5.260 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[0]_i_1__0_n_0
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.960ns (46.502%)  route 2.255ns (53.498%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.762     4.885    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.303     5.188 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.188    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.960ns (46.848%)  route 2.224ns (53.152%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.731     4.854    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.157 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     5.157    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.960ns (46.882%)  route 2.221ns (53.118%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.728     4.851    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.154 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     5.154    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.960ns (47.830%)  route 2.138ns (52.170%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.645     4.768    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.071 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.071    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.960ns (47.761%)  route 2.144ns (52.239%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.651     4.774    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.077 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     5.077    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.960ns (47.808%)  route 2.140ns (52.192%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=39, routed)          1.493     2.922    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X33Y65         LUT3 (Prop_lut3_I0_O)        0.124     3.046 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     3.046    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.447 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.447    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.561 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.561    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.675    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.789    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/cal_tmp_carry__3/O[1]
                         net (fo=8, routed)           0.647     4.770    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/p_0_in_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I2_O)        0.303     5.073 r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     5.073    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X34Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_9s_18ns_8_13_seq_1_U2/fn1_srem_9s_18ns_8_13_seq_1_div_U/fn1_srem_9s_18ns_8_13_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 2.199ns (68.014%)  route 1.034ns (31.986%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/Q
                         net (fo=4, routed)           1.034     2.463    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp
    SLICE_X28Y63         LUT5 (Prop_lut5_I2_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_i_4__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.137 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.137    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.251 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.251    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.479    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.593    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.707 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.707    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.821 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.821    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.935 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     3.935    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.206 r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7/CO[0]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/cal_tmp_carry__7_n_3
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=139, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.046    10.935    bd_0_i/hls_inst/inst/urem_1ns_33ns_1_5_seq_1_U1/fn1_urem_1ns_33ns_1_5_seq_1_div_U/fn1_urem_1ns_33ns_1_5_seq_1_div_u_0/dividend_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -4.206    
  -------------------------------------------------------------------
                         slack                                  6.729    




