<?xml version="1.0" encoding="UTF-8"?>
<module id="VPIF" HW_revision="" XML_version="1" description="VPIF Register">
     <register id="PID" acronym="PID" offset="0x0000" width="32" description="VPIF Identification">
<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="1" description="Used to distinguish between old scheme and current. Spare bit to encode future schemes. Fixed to be &quot;01&quot;" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_2" width="2" begin="29" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="FUNC" width="12" begin="27" end="16" resetval="3080" description="Function indicates an S/W compatible module family. If there is not level of S/W compatibility, a new Func number (and hence PID) should be assigned" range="" rwaccess="R"></bitfield>
<bitfield id="RTL" width="5" begin="15" end="11" resetval="0" description="Indicates RTL version" range="" rwaccess="R"></bitfield>
<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0" description="Local revision number which should be owned by module designer. This number should be updated for each major design change (such as bug fix, and memory size change etcÂ…). In present design, fixed to be 0" range="" rwaccess="R"></bitfield>
<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0" description="Indicates a special version for a particular device. Consequence of use may avoid use of standard chip support library (CSL). In this module, fixed to be 0." range="" rwaccess="R"></bitfield>
<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0" description="Local revision number which should be owned by module designer. This number should be updated for each small design change. In present design, fixed to be 0." range="" rwaccess="R"></bitfield>
</register>
     <register id="CH0_CTRL" acronym="CH0_CTRL" offset="0x0004" width="32" description="Channel#0 control register">
<bitfield id="CLK_EDGE_CTRL_CH0" width="1" begin="31" end="31" resetval="0" description="This register defines timing relationship between data phase and clock edge for video input data which is connected to VPIF channel 0 (at the chip-pin level). Edge control is carried out outside the module (just register signal is only asserted from the module)                                                                           0: data phase is changed at rising edge of the input clock                                    1: data phase is changed at falling edge of the input clock" range="" rwaccess="R/W">
<bitenum id="RISE_EDGE" value="0" token="RISE_EDGE" description="data phase is changed at rising edge of the input clock" />
<bitenum id="FALL_EDGE" value="1" token="FALL_EDGE" description="data phase is changed at falling edge of the input clock" />
</bitfield>
<bitfield id="_RESV_2" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DATA_BIT_WIDTH" width="2" begin="29" end="28" resetval="0" description="Data bit width                                                                                                     00: 8 bit/pixel                                                                                                         01: 10 bit/pixel                                                                                                      10: 12 bit/pixel" range="" rwaccess="R/W">
<bitenum id="BIT_8" value="11" token="BIT_8" description="8-bit format" />
<bitenum id="BIT_10" value="27" token="BIT_10" description="10-bit format" />
<bitenum id="BIT_12" value="267" token="BIT_12" description="12-bit format" />
</bitfield>
<bitfield id="INTERVAL_LINE_INT" width="12" begin="27" end="16" resetval="0" description="Line interrrupt interval" range="" rwaccess="R/W"></bitfield>
<bitfield id="FID_POL" width="1" begin="15" end="15" resetval="0" description="Field ID polarity" range="" rwaccess="R/W">
<bitenum id="NOINVERT" value="0" token="NOINVERT" description="No inversion" />
<bitenum id="INVERT" value="1" token="INVERT" description="Invert incoming field ID signal inside the module" />
</bitfield>
<bitfield id="V_VALID_POL" width="1" begin="14" end="14" resetval="0" description="Vertical pixel valid signal polarity control" range="" rwaccess="R/W">
<bitenum id="NOINVERT" value="0" token="NOINVERT" description="No inversion" />
<bitenum id="INVERT" value="1" token="INVERT" description="Invert incoming &quot;vertical pixel valid&quot; signal inside the module" />
</bitfield>
<bitfield id="H_VALID_POL" width="1" begin="13" end="13" resetval="0" description="Horizontal pixel valid signal polarity control" range="" rwaccess="R/W">
<bitenum id="NOINVERT" value="0" token="NOINVERT" description="No inversion" />
<bitenum id="INVERT" value="1" token="INVERT" description="Invert incoming &quot;horizontal pixel valid&quot; signal inside the module" />
</bitfield>
<bitfield id="INPUT_FIELD_FRAME" width="1" begin="12" end="12" resetval="0" description="SDRAM storage mode of input picture" range="" rwaccess="R/W">
<bitenum id="FIELD" value="0" token="FIELD" description="Field storage" />
<bitenum id="FRAME" value="1" token="FRAME" description="Frame storage" />
</bitfield>
<bitfield id="_RESV_9" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_NIP" width="1" begin="10" end="10" resetval="0" description="Output display format" range="" rwaccess="R/W">
<bitenum id="INTERLACED" value="0" token="INTERLACED" description="Interlaced, 60 field/sec" />
<bitenum id="PROGRESS" value="1" token="PROGRESS" description="Progressive, 30 frame/sec" />
</bitfield>
<bitfield id="CH0_VANC_EN" width="1" begin="9" end="9" resetval="0" description="Channel#0 Vertical Ancillary data enable                                                     0:Vertical ancillary Data not supported                                                       1:Vertical ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="CH0_VRT_DIS" value="0" token="CH0_VRT_DIS" description="Vertical ancillary data disable" />
<bitenum id="CH0_VRT_EN" value="1" token="CH0_VRT_EN" description="Vertical ancillary data enable" />
</bitfield>
<bitfield id="CH0_HANC_EN" width="1" begin="8" end="8" resetval="0" description="Channel#0 Horizontal Ancillary data enable                                                     0: Horizontal ancillary Data not supported                                                       1:Horizontal ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="CH0_HZN_DIS" value="0" token="CH0_HZN_DIS" description="Horizontal ancillary data disable" />
<bitenum id="CH0_HZN_EN" value="1" token="CH0_HZN_EN" description="Horizontal ancillary data enable" />
</bitfield>
<bitfield id="CH0_INT_CTRL" width="2" begin="7" end="6" resetval="0" description="Channel#0 Frame level interrupt to CPU                                                       00: top field V-sync only                                                                               01: bottom field V-sync only                                                                            10: both top and bottom field V-sync                                                                      11: Reserved" range="" rwaccess="R/W">
<bitenum id="CH0_TOP" value="11" token="CH0_TOP" description="Top field V-sync only" />
<bitenum id="CH0_BTM" value="27" token="CH0_BTM" description="Bottom field V-sync" />
<bitenum id="CH0_TOP_BTM" value="267" token="CH0_TOP_BTM" description="Top and Bottom field" />
<bitenum id="RESV" value="283" token="RESV" description="Reserved" />
</bitfield>
<bitfield id="CH0_FID" width="1" begin="5" end="5" resetval="0" description="Channel#0 Field Identification" range="" rwaccess="R"></bitfield>
<bitfield id="CH0_SDR_FMT" width="1" begin="4" end="4" resetval="0" description="SDRAM address format control register                                                         0: raster scanning mode                                                                                  1: sub-picture mode" range="" rwaccess="R/W">
<bitenum id="CH0_RAS" value="0" token="CH0_RAS" description="Channel#0 Raster mode" />
<bitenum id="CH0_SP" value="1" token="CH0_SP" description="Channel#0 sub-picture mode" />
</bitfield>
<bitfield id="CH0_YC_MUX" width="1" begin="3" end="3" resetval="0" description="Channel#0 input data format                                                                                   0: Y/C non-multiplexed mode                                                                                                              1: Y/C multiplexed mode" range="" rwaccess="R/W">
<bitenum id="CH0_NON_YC" value="0" token="CH0_NON_YC" description="Channel#0 Non-multiplexed Y/C" />
<bitenum id="CH0_YC" value="1" token="CH0_YC" description="Channel#0 Y/C multiplexed" />
</bitfield>
<bitfield id="CH0_FMT" width="2" begin="2" end="1" resetval="0" description="Channel#0 data mode to be processed                                                                0x: BT. video (Y/C format) capture mode (sync signal is multiplexed). 1x: CCD/CMOS data capture mode (sync signal is independently prepared)." range="" rwaccess="R/W">
<bitenum id="BT_VIDEO_0" value="0" token="BT_VIDEO_0" description="BT. video (Y/C format) capture mode" />
<bitenum id="BT_VIDEO_1" value="1" token="BT_VIDEO_1" description="BT. video (Y/C format) capture mode" />
<bitenum id="CCD_CMOS_0" value="2" token="CCD_CMOS_0" description="CCD/CMOS data capture mode" />
<bitenum id="CCD_CMOS_1" value="3" token="CCD_CMOS_1" description="CCD/CMOS data capture mode" />
</bitfield>
<bitfield id="CH0_EN" width="1" begin="0" end="0" resetval="0" description="Channel#0 VPIF enable                                                                                       0: Channel#0 VPIF module inactivated                                                                      1: Channel#0 VPIF module activated" range="" rwaccess="R/W">
<bitenum id="CH0_DIS" value="0" token="CH0_DIS" description="Channel#0 disable" />
<bitenum id="CH0_EN" value="1" token="CH0_EN" description="Channel#0 enable" />
</bitfield>
</register>
     <register id="CH1_CTRL" acronym="CH1_CTRL" offset="0x0008" width="32" description="Channel#1 control register">
<bitfield id="CLK_EDGE_CTRL_CH1" width="1" begin="31" end="31" resetval="0" description="This register defines timing relationship between data phase and clock edge for video input data which is connected to VPIF channel 1 (at the chip-pin level). Edge control is carried out outside the module (just register signal is only asserted from the module)                                                                           0: data phase is changed at rising edge of the input clock                                    1: data phase is changed at falling edge of the input clock" range="" rwaccess="R/W">
<bitenum id="RISE_EDGE" value="0" token="RISE_EDGE" description="data phase is changed at rising edge of the input clock" />
<bitenum id="FALL_EDGE" value="1" token="FALL_EDGE" description="data phase is changed at falling edge of the input clock" />
</bitfield>
<bitfield id="_RESV_2" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_NIP" width="1" begin="10" end="10" resetval="0" description="Output display format  0: Interlaced (60 [field/sec]) format. 1: Progressive (30 [frame/sec]) format." range="" rwaccess="R/W">
<bitenum id="INTERLACED" value="0" token="INTERLACED" description="Interlaced, 60 field/sec" />
<bitenum id="PROGRESS" value="1" token="PROGRESS" description="Progressive, 30 frame/sec" />
</bitfield>
<bitfield id="CH1_VANC_EN" width="1" begin="9" end="9" resetval="0" description="Channel#1 Vertical Ancillary data enable                                                     0: Vertical Ancillary Data not supported                                                       1: Vertical ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="CH1_VRT_DIS" value="0" token="CH1_VRT_DIS" description="Vertical ancillary data disable" />
<bitenum id="CH1_VRT_EN" value="1" token="CH1_VRT_EN" description="Veritical ancillary data enable" />
</bitfield>
<bitfield id="CH1_HANC_EN" width="1" begin="8" end="8" resetval="0" description="Channel#1 Horizontal Ancillary data enable                                                     0: Horizontal ancillary Data not supported                                                       1:Horizontal ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="CH1_HZN_DIS" value="0" token="CH1_HZN_DIS" description="Horizontal ancillary data disable" />
<bitenum id="CH1_HZN_EN" value="1" token="CH1_HZN_EN" description="Horizontal ancillary data enable" />
</bitfield>
<bitfield id="CH1_INT_CTRL" width="2" begin="7" end="6" resetval="0" description="Channel#1 Frame level interrupt to CPU                                                       00: top field V-sync only                                                                               01: bottom field V-sync only                                                                            10: both top and bottom field V-sync                                                                      11: Reserved" range="" rwaccess="R/W">
<bitenum id="CH1_TOP" value="11" token="CH1_TOP" description="Top field V-sync only" />
<bitenum id="CH1_BTM" value="27" token="CH1_BTM" description="Bottom field V-sync" />
<bitenum id="CH1_TOP_BTM" value="267" token="CH1_TOP_BTM" description="Top and Bottom field" />
<bitenum id="RESV" value="283" token="RESV" description="Reserved" />
</bitfield>
<bitfield id="CH1_FID" width="1" begin="5" end="5" resetval="0" description="Channel#1 Field Identification" range="" rwaccess="R"></bitfield>
<bitfield id="CH1_SDR_FMT" width="1" begin="4" end="4" resetval="0" description="SDRAM address format control register                                                         0: raster scanning mode                                                                                  1: sub-picture mode" range="" rwaccess="R/W">
<bitenum id="CH1_RAS" value="0" token="CH1_RAS" description="Channel#1 Raster mode" />
<bitenum id="CH1_SP" value="1" token="CH1_SP" description="Channel#1 sub-picture mode" />
</bitfield>
<bitfield id="CH1_YC_MUX" width="1" begin="3" end="3" resetval="0" description="Channel#1 input data format                                                                                   0: Y/C non-multiplexed mode                                                                                                              1: Y/C multiplexed mode" range="" rwaccess="R/W">
<bitenum id="CH1_NON_YC" value="0" token="CH1_NON_YC" description="Channel#1 Non-multiplexed Y/C" />
<bitenum id="CH1_YC" value="1" token="CH1_YC" description="Channel#1 Y/C multiplexed" />
</bitfield>
<bitfield id="CH1_FMT" width="2" begin="2" end="1" resetval="0" description="Channel#1 data mode to be processed   0x: BT. video (Y/C format) capture mode (sync signal is multiplexed). 1x: CCD/CMOS data capture mode (sync signal is independently prepared)." range="" rwaccess="R/W">
<bitenum id="BT_VIDEO_0" value="0" token="BT_VIDEO_0" description="BT. video (Y/C format) capture mode" />
<bitenum id="BT_VIDEO_1" value="1" token="BT_VIDEO_1" description="BT. video (Y/C format) capture mode" />
<bitenum id="CCD_CMOS_0" value="2" token="CCD_CMOS_0" description="CCD/CMOS data capture mode" />
<bitenum id="CCD_CMOS_1" value="3" token="CCD_CMOS_1" description="CCD/CMOS data capture mode" />
</bitfield>
<bitfield id="CH1_EN" width="1" begin="0" end="0" resetval="0" description="Channel#1 VPIF enable                                                                                       0: Channel#1 VPIF module inactivated                                                                      1: Channel#1 VPIF module activated" range="" rwaccess="R/W">
<bitenum id="CH1_DIS" value="0" token="CH1_DIS" description="Channel#1 disable" />
<bitenum id="CH1_EN" value="1" token="CH1_EN" description="Channel#1 enable" />
</bitfield>
</register>
     <register id="CH2_CTRL" acronym="CH2_CTRL" offset="0x000C" width="32" description="Channel#2 control register">
<bitfield id="CLK_EDGE_CTRL_CH2" width="1" begin="31" end="31" resetval="0" description="This register defines timing relationship between data phase and clock edge for video output data which is connected to VPIF channel 2 (at the chip-pin level). Edge control is carried out outside the module (just register signal is only asserted from the module)                                                                           0: data phase is changed at rising edge of the input clock                                    1: data phase is changed at falling edge of the input clock" range="" rwaccess="R/W">
<bitenum id="RISE_EDGE" value="0" token="RISE_EDGE" description="data phase is changed at rising edge of the input clock" />
<bitenum id="FALL_EDGE" value="1" token="FALL_EDGE" description="data phase is changed at falling edge of the input clock" />
</bitfield>
<bitfield id="_RESV_2" width="18" begin="30" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OUTPUT_FIELD_FRAME" width="1" begin="12" end="12" resetval="0" description="SDRAM storage mode of output picture 0: field independently stored. 1: frame based." range="" rwaccess="R/W">
<bitenum id="FIELD" value="0" token="FIELD" description="Field storage" />
<bitenum id="FRAME" value="1" token="FRAME" description="Frame storage" />
</bitfield>
<bitfield id="CH2_NIP" width="1" begin="11" end="11" resetval="0" description="Output display format 0: Interlaced (60 [field/sec]) format. 1: Progressive (30 [frame/sec]) format." range="" rwaccess="R/W">
<bitenum id="INTERLACED" value="0" token="INTERLACED" description="Interlaced, 60 field/sec" />
<bitenum id="PROGRESS" value="1" token="PROGRESS" description="Progressive, 30 frame/sec" />
</bitfield>
<bitfield id="CH2_PIX_EN" width="1" begin="10" end="10" resetval="0" description="Pixel data enable or disable                                                                                  0: Pixel data disabled                                                                                       1: Pixel data enabled" range="" rwaccess="R/W">
<bitenum id="PIX_DIS" value="0" token="PIX_DIS" description="Pixel data disabled" />
<bitenum id="PIX_EN" value="1" token="PIX_EN" description="Pixel data enabled" />
</bitfield>
<bitfield id="CH2_VANC_EN" width="1" begin="9" end="9" resetval="0" description="Channel#2 Vertical Ancillary data enable                                                     0: Vertical Ancillary Data not supported                                                       1: Vertical ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="CH2_VRT_DIS" value="0" token="CH2_VRT_DIS" description="Vertical ancillary data disable" />
<bitenum id="CH2_VRT_EN" value="1" token="CH2_VRT_EN" description="Veritical ancillary data enable" />
</bitfield>
<bitfield id="CH2_HANC_EN" width="1" begin="8" end="8" resetval="0" description="Channel#2 Horizontal Ancillary data enable                                                     0: Horizontal ancillary Data not supported                                                       1:Horizontal ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="CH2_HZN_DIS" value="0" token="CH2_HZN_DIS" description="Horizontal ancillary data disable" />
<bitenum id="CH2_HZN_EN" value="1" token="CH2_HZN_EN" description="Horizontal ancillary data enable" />
</bitfield>
<bitfield id="CH2_INT_CTRL" width="2" begin="7" end="6" resetval="0" description="Channel#2 Frame level interrupt to CPU                                                       00: top field V-sync only                                                                               01: bottom field V-sync only                                                                            10: both top and bottom field V-sync                                                                      11: Reserved" range="" rwaccess="R/W">
<bitenum id="CH2_TOP" value="11" token="CH2_TOP" description="Top field V-sync only" />
<bitenum id="CH2_BTM" value="27" token="CH2_BTM" description="Bottom field V-sync" />
<bitenum id="CH2_TOP_BTM" value="267" token="CH2_TOP_BTM" description="Top and Bottom field" />
<bitenum id="RESV" value="283" token="RESV" description="Reserved" />
</bitfield>
<bitfield id="CH2_FID" width="1" begin="5" end="5" resetval="0" description="Channel#2 Field Identification" range="" rwaccess="R"></bitfield>
<bitfield id="CH2_SDR_FMT" width="1" begin="4" end="4" resetval="0" description="SDRAM address format control register                                                         0: raster scanning mode                                                                                  1: sub-picture mode" range="" rwaccess="R/W">
<bitenum id="CH2_RAS" value="0" token="CH2_RAS" description="Channel#2 Raster mode" />
<bitenum id="CH2_SP" value="1" token="CH2_SP" description="Channel#2 sub-picture mode" />
</bitfield>
<bitfield id="CH2_YC_MUX" width="1" begin="3" end="3" resetval="0" description="Channel#2 data format to be transmitted                                                                          0: Y/C non-multiplexed mode                                                                                                              1: Y/C multiplexed mode" range="" rwaccess="R/W">
<bitenum id="CH2_NON_YC" value="0" token="CH2_NON_YC" description="Y/C non-multiplexed mode" />
<bitenum id="CH2_YC_MUX" value="1" token="CH2_YC_MUX" description="Y/C multiplexed mode" />
</bitfield>
<bitfield id="_RESV_12" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_CLKEN" width="1" begin="1" end="1" resetval="0" description="Channel#2 VPIF Clock enable                                                                                       0: Channel#2 clock inactivated                                                                      1: Channel#2 clock activated" range="" rwaccess="R/W">
<bitenum id="CH2_CLKDIS" value="0" token="CH2_CLKDIS" description="Channel#2 clock disable" />
<bitenum id="CH2_CLKEN" value="1" token="CH2_CLKEN" description="Channel#2 clock enable" />
</bitfield>
<bitfield id="CH2_EN" width="1" begin="0" end="0" resetval="0" description="Channel#2 VPIF enable                                                                                       0: Channel#2 VPIF module inactivated                                                                      1: Channel#2 VPIF module activated" range="" rwaccess="R/W">
<bitenum id="CH2_DIS" value="0" token="CH2_DIS" description="Channel#2 disable" />
<bitenum id="CH2_EN" value="1" token="CH2_EN" description="Channel#2 enable" />
</bitfield>
</register>
     <register id="CH3_CTRL" acronym="CH3_CTRL" offset="0x0010" width="32" description="Channel#3 control register">
<bitfield id="CLK_EDGE_CTRL_CH3" width="1" begin="31" end="31" resetval="0" description="This register defines timing relationship between data phase and clock edge for video output data which is connected to VPIF channel 3 (at the chip-pin level). Edge control is carried out outside the module (just register signal is only asserted from the module)                                                                           0: data phase is changed at rising edge of the input clock                                    1: data phase is changed at falling edge of the input clock" range="" rwaccess="R/W">
<bitenum id="RISE_EDGE" value="0" token="RISE_EDGE" description="data phase is changed at rising edge of the input clock" />
<bitenum id="FALL_EDGE" value="1" token="FALL_EDGE" description="data phase is changed at falling edge of the input clock" />
</bitfield>
<bitfield id="_RESV_2" width="19" begin="30" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_NIP" width="1" begin="11" end="11" resetval="0" description="Output display format 0: Interlaced (60 [field/sec]) format. 1: Progressive (30 [frame/sec]) format." range="" rwaccess="R/W">
<bitenum id="INTERLACED" value="0" token="INTERLACED" description="Interlaced, 60 field/sec" />
<bitenum id="PROGRESS" value="1" token="PROGRESS" description="Progressive, 30 frame/sec" />
</bitfield>
<bitfield id="CH3_PIX_EN" width="1" begin="10" end="10" resetval="0" description="Pixel data enable or disable                                                                                  0: Pixel data disabled                                                                                       1: Pixel data enabled" range="" rwaccess="R/W">
<bitenum id="PIX_DIS" value="0" token="PIX_DIS" description="Pixel data disabled" />
<bitenum id="PIX_EN" value="1" token="PIX_EN" description="Pixel data enabled" />
</bitfield>
<bitfield id="CH3_VANC_EN" width="1" begin="9" end="9" resetval="0" description="Channel#3 Vertical Ancillary data enable                                                     0: Vertical Ancillary Data not supported                                                       1: Vertical ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="CH3_VRT_DIS" value="0" token="CH3_VRT_DIS" description="Vertical ancillary data disable" />
<bitenum id="CH3_VRT_EN" value="1" token="CH3_VRT_EN" description="Veritical ancillary data enable" />
</bitfield>
<bitfield id="CH3_HANC_EN" width="1" begin="8" end="8" resetval="0" description="Channel#3 Horizontal Ancillary data enable                                                     0: Horizontal ancillary Data not supported                                                       1:Horizontal ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="CH3_HZN_DIS" value="0" token="CH3_HZN_DIS" description="Horizontal ancillary data disable" />
<bitenum id="CH3_HZN_EN" value="1" token="CH3_HZN_EN" description="Horizontal ancillary data enable" />
</bitfield>
<bitfield id="CH3_INT_CTRL" width="2" begin="7" end="6" resetval="0" description="Channel#3 Frame level interrupt to CPU                                                       00: top field V-sync only                                                                               01: bottom field V-sync only                                                                            10: both top and bottom field V-sync                                                                      11: Reserved" range="" rwaccess="R/W">
<bitenum id="CH3_TOP" value="11" token="CH3_TOP" description="Top field V-sync only" />
<bitenum id="CH3_BTM" value="27" token="CH3_BTM" description="Bottom field V-sync" />
<bitenum id="CH3_TOP_BTM" value="267" token="CH3_TOP_BTM" description="Top and Bottom field" />
<bitenum id="RESV" value="283" token="RESV" description="Reserved" />
</bitfield>
<bitfield id="CH3_FID" width="1" begin="5" end="5" resetval="0" description="Channel#3 Field Identification" range="" rwaccess="R"></bitfield>
<bitfield id="CH3_SDR_FMT" width="1" begin="4" end="4" resetval="0" description="SDRAM address format control register                                                         0: raster scanning mode                                                                                  1: sub-picture mode" range="" rwaccess="R/W">
<bitenum id="CH3_RAS" value="0" token="CH3_RAS" description="Channel#3 Raster mode" />
<bitenum id="CH3_SP" value="1" token="CH3_SP" description="Channel#3 sub-picture mode" />
</bitfield>
<bitfield id="CH3_YC_MUX" width="1" begin="3" end="3" resetval="0" description="Channel#3 data format to be transmitted                                                                          0: Y/C non-multiplexed mode                                                                                                              1: Y/C multiplexed mode" range="" rwaccess="R/W">
<bitenum id="CH3_NON_YC" value="0" token="CH3_NON_YC" description="Y/C non-multiplexed mode" />
<bitenum id="CH3_YC_MUX" value="1" token="CH3_YC_MUX" description="Y/C multiplexed mode" />
</bitfield>
<bitfield id="_RESV_11" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_CLKEN" width="1" begin="1" end="1" resetval="0" description="Channel#3 VPIF Clock enable                                                                                       0: Channel#3 clock inactivated                                                                      1: Channel#3 clock activated" range="" rwaccess="R/W">
<bitenum id="CH3_CLKDIS" value="0" token="CH3_CLKDIS" description="Channel#3 clock disable" />
<bitenum id="CH3_CLKEN" value="1" token="CH3_CLKEN" description="Channel#3 clock enable" />
</bitfield>
<bitfield id="CH3_EN" width="1" begin="0" end="0" resetval="0" description="Channel#3 VPIF enable                                                                                       0: Channel#3 VPIF module inactivated                                                                      1: Channel#3 VPIF module activated" range="" rwaccess="R/W">
<bitenum id="CH3_DIS" value="0" token="CH3_DIS" description="Channel#3 disable" />
<bitenum id="CH3_EN" value="1" token="CH3_EN" description="Channel#3 enable" />
</bitfield>
</register>
     <register id="TI_TEST" acronym="TI_TEST" offset="0x0014" width="32" description="Used for TI internal testing">
<bitfield id="_RESV_1" width="14" begin="31" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SYNC_MODE_CH1" width="1" begin="17" end="17" resetval="0" description="Synchronization mode on VPIF channel 1                                                  0: free mode (searching header code consists of &quot;FF-00-00-SAV (EAV)&quot;         1: hold mode (driven by internal counter)" range="" rwaccess="R/W">
<bitenum id="SYNC_FREE" value="0" token="SYNC_FREE" description="free mode" />
<bitenum id="SYNC_HOLD" value="1" token="SYNC_HOLD" description="hold mode" />
</bitfield>
<bitfield id="SYNC_MODE_CH0" width="1" begin="16" end="16" resetval="0" description="Synchronization mode on VPIF channel 0                                                  0: free mode (searching header code consists of &quot;FF-00-00-SAV (EAV)&quot;         1: hold mode (driven by internal counter)" range="" rwaccess="R/W">
<bitenum id="SYNC_FREE" value="0" token="SYNC_FREE" description="free mode" />
<bitenum id="SYNC_HOLD" value="1" token="SYNC_HOLD" description="hold mode" />
</bitfield>
<bitfield id="_RESV_4" width="6" begin="15" end="10" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_SYNC_LOCK" width="1" begin="9" end="9" resetval="0" description="VPIF channel#1 synchronize status                                                                     0: Channel-1 not synchronized                                                                          1: Channel-1 synchronized" range="" rwaccess="R ">
<bitenum id="CH1_NO_SYNC" value="0" token="CH1_NO_SYNC" description="Ch#1 not synchronized" />
<bitenum id="CH1_SYNC" value="1" token="CH1_SYNC" description="Ch#1 synchronized" />
</bitfield>
<bitfield id="CH0_SYNC_LOCK" width="1" begin="8" end="8" resetval="0" description="VPIF channel#0 synchronize status                                                                     0: Channel-0 not synchronized                                                                          1: Channel-0 synchronized" range="" rwaccess="R ">
<bitenum id="CH0_NO_SYNC" value="0" token="CH0_NO_SYNC" description="Ch#0 not synchronized" />
<bitenum id="CH0_SYNC" value="1" token="CH0_SYNC" description="Ch#0 synchronized" />
</bitfield>
<bitfield id="BUF_ERR_CH3" width="1" begin="7" end="7" resetval="0" description="VPIF channel 3 status register indicating existence of buffer overflow or underflow  0: buffer overflow/underflow error doesn't exist.  1: buffer overflow/underflow error exists." range="" rwaccess="R ">
<bitenum id="NO_BUF_ERR" value="0" token="NO_BUF_ERR" description="buffer overflow/underflow error doesn't exist" />
<bitenum id="BUF_ERR" value="1" token="BUF_ERR" description="buffer overflow/underflow error exist" />
</bitfield>
<bitfield id="BUF_ERR_CH2" width="1" begin="6" end="6" resetval="0" description="VPIF channel 2 status register indicating existence of buffer overflow or underflow  0: buffer overflow/underflow error doesn't exist.  1: buffer overflow/underflow error exists." range="" rwaccess="R ">
<bitenum id="NO_BUF_ERR" value="0" token="NO_BUF_ERR" description="buffer overflow/underflow error doesn't exist" />
<bitenum id="BUF_ERR" value="1" token="BUF_ERR" description="buffer overflow/underflow error exist" />
</bitfield>
<bitfield id="BUF_ERR_CH1" width="1" begin="5" end="5" resetval="0" description="VPIF channel 1 status register indicating existence of buffer overflow or underflow  0: buffer overflow/underflow error doesn't exist.  1: buffer overflow/underflow error exists." range="" rwaccess="R ">
<bitenum id="NO_BUF_ERR" value="0" token="NO_BUF_ERR" description="buffer overflow/underflow error doesn't exist" />
<bitenum id="BUF_ERR" value="1" token="BUF_ERR" description="buffer overflow/underflow error exist" />
</bitfield>
<bitfield id="BUF_ERR_CH0" width="1" begin="4" end="4" resetval="0" description="VPIF channel 0 status register indicating existence of buffer overflow or underflow  0: buffer overflow/underflow error doesn't exist.  1: buffer overflow/underflow error exists." range="" rwaccess="R ">
<bitenum id="NO_BUF_ERR" value="0" token="NO_BUF_ERR" description="buffer overflow/underflow error doesn't exist" />
<bitenum id="BUF_ERR" value="1" token="BUF_ERR" description="buffer overflow/underflow error exist" />
</bitfield>
<bitfield id="SYNC_ERR_CH1" width="1" begin="3" end="3" resetval="0" description="Channel 1 status register indicating existence of error sync distance between SAV and EAV                                                                                           0: Sync distance error doesn't exist                                                                      1: Sync distance error exists" range="" rwaccess="R ">
<bitenum id="NO_SYNC_ERR" value="0" token="NO_SYNC_ERR" description="Sync distance error doesn't exist" />
<bitenum id="SYNC_ERR" value="1" token="SYNC_ERR" description="Sync distance error exist" />
</bitfield>
<bitfield id="SYNC_ERR_CH0" width="1" begin="2" end="2" resetval="0" description="Channel 0 status register indicating existence of error sync distance between SAV and EAV                                                                                           0: Sync distance error doesn't exist                                                                      1: Sync distance error exists" range="" rwaccess="R ">
<bitenum id="NO_SYNC_ERR" value="0" token="NO_SYNC_ERR" description="Sync distance error doesn't exist" />
<bitenum id="SYNC_ERR" value="1" token="SYNC_ERR" description="Sync distance error exist" />
</bitfield>
<bitfield id="BIT_ERR_CH1" width="1" begin="1" end="1" resetval="0" description="status register indicating existence of error bit on SAV and EAV signal for VPIF channel 1                                                                                         0: SAV/EAV bit error doesn't exists                                                                                     1: SAV/EAV bit error exists" range="" rwaccess="R">
<bitenum id="NO_BIT_ERR" value="0" token="NO_BIT_ERR" description="No EAV/SAV bit error" />
<bitenum id="BIT_ERR" value="1" token="BIT_ERR" description="EAV/SAV bit error exist" />
</bitfield>
<bitfield id="BIT_ERR_CH0" width="1" begin="0" end="0" resetval="0" description="status register indicating existence of error bit on SAV and EAV signal for VPIF channel 0                                                                                         0: SAV/EAV bit error doesn't exists                                                                                     1: SAV/EAV bit error exists" range="" rwaccess="R">
<bitenum id="NO_BIT_ERR" value="0" token="NO_BIT_ERR" description="No EAV/SAV bit error" />
<bitenum id="BIT_ERR" value="1" token="BIT_ERR" description="EAV/SAV bit error exist" />
</bitfield>
</register>
     <register id="INTEN" acronym="INTEN" offset="0x0020" width="32" description="Interrupt enable register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTEN_ERR" width="1" begin="4" end="4" resetval="0" description="To activate error interrupt                                                                                    0: Error interrupt disabled                                                                                     1: Error interrupt enabled" range="" rwaccess="R/W">
<bitenum id="INT_ERR_DIS" value="0" token="INT_ERR_DIS" description="Error interrupt disable" />
<bitenum id="INT_ERR_EN" value="1" token="INT_ERR_EN" description="Error interrupt enabled" />
</bitfield>
<bitfield id="INTEN_FRM_CH3" width="1" begin="3" end="3" resetval="0" description="Frame interrupt enable for Channel#3                                                                 0: Channel#3 Frame interrupt disable                                                                     1: Channel#3 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="INT_CH3FRM_DIS" value="0" token="INT_CH3FRM_DIS" description="Channel#3 frame interrupt disable" />
<bitenum id="INT_CH3FRM_EN" value="1" token="INT_CH3FRM_EN" description="Channel#3 frame interrupt enable" />
</bitfield>
<bitfield id="INTEN_FRM_CH2" width="1" begin="2" end="2" resetval="0" description="Frame interrupt enable for Channel#2                                                               0: Channel#2 Frame interrupt disable                                                                     1: Channel#2 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="INT_CH2FRM_DIS" value="0" token="INT_CH2FRM_DIS" description="Channel#2 frame interrupt disable" />
<bitenum id="INT_CH2FRM_EN" value="1" token="INT_CH2FRM_EN" description="Channel#2 frame interrupt enable" />
</bitfield>
<bitfield id="INTEN_FRM_CH1" width="1" begin="1" end="1" resetval="0" description="Frame interrupt enable for Channel#1                                                               0: Channel#1 Frame interrupt disable                                                                     1: Channel#1 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="INT_CH1FRM_DIS" value="0" token="INT_CH1FRM_DIS" description="Channel#1 frame interrupt disable" />
<bitenum id="INT_CH1FRM_EN" value="1" token="INT_CH1FRM_EN" description="Channel#1 frame interrupt enable" />
</bitfield>
<bitfield id="INTEN_FRM_CH0" width="1" begin="0" end="0" resetval="0" description="Frame interrupt enable for Channel#0                                                             0: Channel#0 Frame interrupt disable                                                                     1: Channel#0 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="INT_CH0FRM_DIS" value="0" token="INT_CH0FRM_DIS" description="Channel#0 frame interrupt disable" />
<bitenum id="INT_CH0FRM_EN" value="1" token="INT_CH0FRM_EN" description="Channel#0 frame interrupt enable" />
</bitfield>
</register>
     <register id="INTEN_SET" acronym="INTEN_SET" offset="0x0024" width="32" description="Interrupt activation register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTEN_ERR_SET" width="1" begin="4" end="4" resetval="0" description="To activate error interrupt                                                                                    0: Error interrupt disabled                                                                                     1: Error interrupt enabled" range="" rwaccess="R/W">
<bitenum id="INT_ERR_SET_D" value="0" token="INT_ERR_SET_D" description="vpif_inten_error inactivated" />
<bitenum id="INT_ERR_SET_E" value="1" token="INT_ERR_SET_E" description="vpif_inten_error activated" />
</bitfield>
<bitfield id="INTEN_FRM_SET_CH3" width="1" begin="3" end="3" resetval="0" description="Frame interrupt enable for Channel#3                                                                 0: Channel#3 Frame interrupt disable                                                                     1: Channel#3 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="I_CH3FRMSET_D" value="0" token="I_CH3FRMSET_D" description="vpif_inten_frame_ch3 inactivated" />
<bitenum id="I_CH3FRMSET_E" value="1" token="I_CH3FRMSET_E" description="vpif_inten_frame_ch3 activated" />
</bitfield>
<bitfield id="INTEN_FRM_SET_CH2" width="1" begin="2" end="2" resetval="0" description="Frame interrupt enable for Channel#2                                                               0: Channel#2 Frame interrupt disable                                                                     1: Channel#2 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="I_CH2FRMSET_D" value="0" token="I_CH2FRMSET_D" description="vpif_inten_frame_ch2 inactivated" />
<bitenum id="I_CH2FRMSET_E" value="1" token="I_CH2FRMSET_E" description="vpif_inten_frame_ch2 activated" />
</bitfield>
<bitfield id="INTEN_FRM_SET_CH1" width="1" begin="1" end="1" resetval="0" description="Frame interrupt enable for Channel#1                                                               0: Channel#1 Frame interrupt disable                                                                     1: Channel#1 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="I_CH1FRMSET_D" value="0" token="I_CH1FRMSET_D" description="vpif_inten_frame_ch1 inactivated" />
<bitenum id="I_CH1FRMSET_E" value="1" token="I_CH1FRMSET_E" description="vpif_inten_frame_ch1 activated" />
</bitfield>
<bitfield id="INTEN_FRM_SET_CH0" width="1" begin="0" end="0" resetval="0" description="Frame interrupt enable for Channel#0                                                             0: Channel#0 Frame interrupt disable                                                                     1: Channel#0 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="I_CH0FRMSET_D" value="0" token="I_CH0FRMSET_D" description="vpif_inten_frame_ch0 inactivated" />
<bitenum id="I_CH0FRMSET_E" value="1" token="I_CH0FRMSET_E" description="vpif_inten_frame_ch0 activated" />
</bitfield>
</register>
     <register id="INTEN_CLR" acronym="INTEN_CLR" offset="0x0028" width="32" description="Interrupt clear register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTEN_ERROR" width="1" begin="4" end="4" resetval="0" description="To activate error interrupt                                                                                    0: No change                                                                                                   1: Interrupt on vpif_inten_error inactivated" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change" />
<bitenum id="INT_ERR_DIS" value="1" token="INT_ERR_DIS" description="vpif_inten_error inactivated" />
</bitfield>
<bitfield id="INTEN_FRM_CLR_CH3" width="1" begin="3" end="3" resetval="0" description="Frame interrupt enable for Channel#3                                                                 0: NC                                                                                                            1: Interrupt on vpif_inten_frame_ch3 inactivated" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change" />
<bitenum id="I_CH3FRM_DIS" value="1" token="I_CH3FRM_DIS" description="vpif_inten_frame_ch3 inactivated" />
</bitfield>
<bitfield id="INTEN_FRM_CLR_CH2" width="1" begin="2" end="2" resetval="0" description="Frame interrupt enable for Channel#2                                                               0: NC                                                                                                            1: Channel#2 Frame interrupt enable" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change" />
<bitenum id="I_CH2FRM_DIS" value="1" token="I_CH2FRM_DIS" description="vpif_inten_frame_ch2 inactivated" />
</bitfield>
<bitfield id="INTEN_FRM_CLR_CH1" width="1" begin="1" end="1" resetval="0" description="Frame interrupt enable for Channel#1                                                               0: NC                                                                                                            1: Channel#1 Frame interrupt enable" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change" />
<bitenum id="I_CH1FRM_DIS" value="1" token="I_CH1FRM_DIS" description="vpif_inten_frame_ch1 inactivated" />
</bitfield>
<bitfield id="INTEN_FRM_CLR_CH0" width="1" begin="0" end="0" resetval="0" description="Frame interrupt enable for Channel#0                                                               0: NC                                                                                                            1: Channel#0 Frame interrupt enable" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change" />
<bitenum id="I_CH0FRM_DIS" value="1" token="I_CH0FRM_DIS" description="vpif_inten_frame_ch0 inactivated" />
</bitfield>
</register>
     <register id="INTEN_STATUS" acronym="INTEN_STATUS" offset="0x002C" width="32" description="Interrupt Status register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTEN_ST_ERR" width="1" begin="4" end="4" resetval="0" description="Error interrupt status                                                                                            0: Error is not detected so far                                                                                1: Error is detected and not checked yet" range="" rwaccess="R">
<bitenum id="NO_ERR" value="0" token="NO_ERR" description="Error not detected" />
<bitenum id="ERR_DET" value="1" token="ERR_DET" description="Error detected" />
</bitfield>
<bitfield id="INTEN_ST_FRM_CH3" width="1" begin="3" end="3" resetval="0" description="Frame sync detect for Channel#3                                                                 0: Channel#3 Frame sync not detected                                                                     1: Channel#3 Frame sync detected" range="" rwaccess="R">
<bitenum id="NO_CH3_FRM" value="0" token="NO_CH3_FRM" description="Channel#3 frame sync not detected" />
<bitenum id="CH3_FRM_DET" value="1" token="CH3_FRM_DET" description="Channel#3 frame sync detected" />
</bitfield>
<bitfield id="INTEN_ST_FRM_CH2" width="1" begin="2" end="2" resetval="0" description="Frame sync detect for Channel#2                                                                0: Channel#2 Frame sync not detected                                                                     1: Channel#2 Frame sync detected" range="" rwaccess="R">
<bitenum id="NO_CH2_FRM" value="0" token="NO_CH2_FRM" description="Channel#2 frame sync not detected" />
<bitenum id="CH2_FRM_DET" value="1" token="CH2_FRM_DET" description="Channel#2 frame sync detected" />
</bitfield>
<bitfield id="INTEN_ST_FRM_CH1" width="1" begin="1" end="1" resetval="0" description="Frame sync detect for Channel#1                                                                0: Channel#1 Frame sync not detected                                                                     1: Channel#1 Frame sync detected" range="" rwaccess="R">
<bitenum id="NO_CH1_FRM" value="0" token="NO_CH1_FRM" description="Channel#1 frame sync not detected" />
<bitenum id="CH1_FRM_DET" value="1" token="CH1_FRM_DET" description="Channel#1 frame sync detected" />
</bitfield>
<bitfield id="INTEN_ST_FRM_CH0" width="1" begin="0" end="0" resetval="0" description="Frame sync detect for Channel#0                                                                0: Channel#0 Frame sync not detected                                                                     1: Channel#0 Frame sync detected" range="" rwaccess="R">
<bitenum id="NO_CH0_FRM" value="0" token="NO_CH0_FRM" description="Channel#0 frame sync not detected" />
<bitenum id="CH0_FRM_DET" value="1" token="CH0_FRM_DET" description="Channel#0 frame sync detected" />
</bitfield>
</register>
     <register id="INTEN_STATUS_CLR" acronym="INTEN_STATUS_CLR" offset="0x0030" width="32" description="Interrupt Status clear register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="INTEN_ST_ERR_CLR" width="1" begin="4" end="4" resetval="0" description="Status clear register                                                                                            0: No Change                                                                                                  1: VPIF status clear resiger" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change" />
<bitenum id="CLR" value="1" token="CLR" description="vpif_status clear register" />
</bitfield>
<bitfield id="INTEN_ST_FRM_CLR_CH3" width="1" begin="3" end="3" resetval="0" description="Channel#3 status clear register                                                                            0: No change                                                                                                          1: Channel#3 status clear register" range="" rwaccess="W">
<bitenum id="CH3_NC" value="0" token="CH3_NC" description="Channel#3 No change" />
<bitenum id="CH3_CLR" value="1" token="CH3_CLR" description="Channel#3 clear register" />
</bitfield>
<bitfield id="INTEN_ST_FRM_CLR_CH2" width="1" begin="2" end="2" resetval="0" description="Channel#2 status clear register                                                                            0: No change                                                                                                          1: Channel#2 status clear register" range="" rwaccess="W">
<bitenum id="CH2_NC" value="0" token="CH2_NC" description="Channel#2 No change" />
<bitenum id="CH2_CLR" value="1" token="CH2_CLR" description="Channel#2 clear register" />
</bitfield>
<bitfield id="INTEN_ST_FRM_CLR_CH1" width="1" begin="1" end="1" resetval="0" description="Channel#1 status clear register                                                                            0: No change                                                                                                          1: Channel#1 status clear register" range="" rwaccess="W">
<bitenum id="CH1_NC" value="0" token="CH1_NC" description="Channel#1 No change" />
<bitenum id="CH1_CLR" value="1" token="CH1_CLR" description="Channel#1 clear register" />
</bitfield>
<bitfield id="INTEN_ST_FRM_CLR_CH0" width="1" begin="0" end="0" resetval="0" description="Channel#0 status clear register                                                                            0: No change                                                                                                          1: Channel#0 status clear register" range="" rwaccess="W">
<bitenum id="CH0_NC" value="0" token="CH0_NC" description="Channel#0 No change" />
<bitenum id="CH0_CLR" value="1" token="CH0_CLR" description="Channel#0 clear register" />
</bitfield>
</register>
     <register id="EMUL_CTL" acronym="EMUL_CTL" offset="0x0034" width="32" description="Emulation suspend control register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EMULSUSP_FREE" width="1" begin="0" end="0" resetval="0" description="Peripheral respond to emulation suspend signal control                                          0: Emulation control based on vpif_emulsusp_soft                                                                                1: Emulation configuration ignore" range="" rwaccess="R/W">
<bitenum id="EM_ACT" value="0" token="EM_ACT" description="Emulation control activated" />
<bitenum id="EM_IGN" value="1" token="EM_IGN" description="Emulation control ignore" />
</bitfield>
</register>
     <register id="REQ_SIZE" acronym="REQ_SIZE" offset="0x0038" width="32" description="VPIF DMA request unit size control register">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REQ_SIZE" width="9" begin="8" end="0" resetval="0" description="DMA request unit size                                                                                         000100000: 32 byte                                                                                         001000000: 64 byte                                                                                         010000000: 128 byte                                                                                             100000000: 256 byte" range="" rwaccess="R/W">
<bitenum id="BY_32" value="16777227" token="BY_32" description="32 byte" />
<bitenum id="BY_64" value="268435467" token="BY_64" description="64 byte" />
<bitenum id="BY_128" value="4294967307" token="BY_128" description="128 byte" />
<bitenum id="BY_256" value="68719476747" token="BY_256" description="256 byte" />
</bitfield>
</register>
     <register id="CH0_TOP_STRT_LUMA" acronym="CH0_TOP_STRT_LUMA" offset="0x0040" width="32" description="Channel#0 top start add register for luma">
<bitfield id="CH0_TOP_STRT_LUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 top start address for luma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_BTM_STRT_LUMA" acronym="CH0_BTM_STRT_LUMA" offset="0x0044" width="32" description="Channel#0 btm start add register for luma">
<bitfield id="CH0_BTM_STRT_LUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 btm start address for luma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_TOP_STRT_CHROMA" acronym="CH0_TOP_STRT_CHROMA" offset="0x0048" width="32" description="Channel#0 top start add register for chroma">
<bitfield id="CH0_TOP_STRT_CHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 top start address for chroma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_BTM_STRT_CHROMA" acronym="CH0_BTM_STRT_CHROMA" offset="0x004C" width="32" description="Channel#0 btm start add register for chroma">
<bitfield id="CH0_BTM_STRT_CHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 btm start address for chroma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_TOP_STRT_HANC" acronym="CH0_TOP_STRT_HANC" offset="0x0050" width="32" description="Channel#0 top start add register for hanc">
<bitfield id="CH0_TOP_STRT_HANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 top start address for hanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_BTM_STRT_HANC" acronym="CH0_BTM_STRT_HANC" offset="0x0054" width="32" description="Channel#0 btm start add register for hanc">
<bitfield id="CH0_BTM_STRT_HANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 btm start address for hanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_TOP_STRT_VANC" acronym="CH0_TOP_STRT_VANC" offset="0x0058" width="32" description="Channel#0 top start add register for vanc">
<bitfield id="CH0_TOP_STRT_VANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 top start address for vanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_BTM_STRT_VANC" acronym="CH0_BTM_STRT_VANC" offset="0x005C" width="32" description="Channel#0 btm start add register for vanc">
<bitfield id="CH0_BTM_STRT_VANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 btm start address for vanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_SP_CFG" acronym="CH0_SP_CFG" offset="0x0060" width="32" description="Channel#0 sub-picture configuration">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_SP_STRT" width="8" begin="23" end="16" resetval="0" description="Channel#0 horizontal start position" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Sub-picture horizontal size                                                                             000010000: 16 byte                                                                           000100000: 32 byte                                                                                         001000000: 64 byte                                                                                         010000000: 128 byte                                                                                             100000000: 256 byte                                              " range="" rwaccess="R/W">
<bitenum id="BY_16" value="1048587" token="BY_16" description="16 byte" />
<bitenum id="BY_32" value="16777227" token="BY_32" description="32 byte" />
<bitenum id="BY_64" value="268435467" token="BY_64" description="64 byte" />
<bitenum id="BY_128" value="4294967307" token="BY_128" description="128 byte" />
<bitenum id="BY_256" value="68719476747" token="BY_256" description="256 byte" />
</bitfield>
</register>
     <register id="CH0_IMG_ADD_OFST" acronym="CH0_IMG_ADD_OFST" offset="0x0064" width="32" description="Channel#0 image offset address">
<bitfield id="CH0_IMG_ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Channel#0 image offset address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_HANC_ADD_OFST" acronym="CH0_HANC_ADD_OFST" offset="0x0068" width="32" description="Channel#0 hanc offset address">
<bitfield id="CH0_HANC_ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Channel#0 hanc offset address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_H_CFG" acronym="CH0_H_CFG" offset="0x006C" width="32" description="Channel#0 horizontal configuration">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_EAV2SAV" width="13" begin="28" end="16" resetval="0" description="Distance between EAV to SAV" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_SAV2EAV" width="13" begin="12" end="0" resetval="0" description="Distance between SAV to EAV" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_V_CFG_00" acronym="CH0_V_CFG_00" offset="0x0070" width="32" description="Channel#0 vertical data size configuration 0">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_L1" width="12" begin="27" end="16" resetval="0" description="L1 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_L3" width="12" begin="11" end="0" resetval="0" description="L3 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_V_CFG_01" acronym="CH0_V_CFG_01" offset="0x0074" width="32" description="Channel#0 vertical data size configuration 1">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_L5" width="12" begin="27" end="16" resetval="0" description="L5 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_L7" width="12" begin="11" end="0" resetval="0" description="L7 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_V_CFG_02" acronym="CH0_V_CFG_02" offset="0x0078" width="32" description="Channel#0 vertical data size configuration 2">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_L9" width="12" begin="27" end="16" resetval="0" description="L9 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_L11" width="12" begin="11" end="0" resetval="0" description="L11 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH0_V_SIZE" acronym="CH0_V_SIZE" offset="0x007C" width="32" description="Channel#0 vertical image size of incoming video data">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH0_VSZ" width="12" begin="11" end="0" resetval="0" description="Vertical image size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_TOP_STRT_LUMA" acronym="CH1_TOP_STRT_LUMA" offset="0x0080" width="32" description="Channel#1 top start add register for luma">
<bitfield id="CH1_TOP_STRT_LUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 top start address for luma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_BTM_STRT_LUMA" acronym="CH1_BTM_STRT_LUMA" offset="0x0084" width="32" description="Channel#1 btm start add register for luma">
<bitfield id="CH1_BTM_STRT_LUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 btm start address for luma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_TOP_STRT_CHROMA" acronym="CH1_TOP_STRT_CHROMA" offset="0x0088" width="32" description="Channel#1 top start add register for chroma">
<bitfield id="CH1_TOP_STRT_CHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 top start address for chroma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_BTM_STRT_CHROMA" acronym="CH1_BTM_STRT_CHROMA" offset="0x008C" width="32" description="Channel#1 btm start add register for chroma">
<bitfield id="CH1_BTM_STRT_CHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 btm start address for chroma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_TOP_STRT_HANC" acronym="CH1_TOP_STRT_HANC" offset="0x0090" width="32" description="Channel#1 top start add register for hanc">
<bitfield id="CH1_TOP_STRT_HANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 top start address for hanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_BTM_STRT_HANC" acronym="CH1_BTM_STRT_HANC" offset="0x0094" width="32" description="Channel#0 btm start add register for hanc">
<bitfield id="CH1_BTM_STRT_HANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 btm start address for hanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_TOP_STRT_VANC" acronym="CH1_TOP_STRT_VANC" offset="0x0098" width="32" description="Channel#1 top start add register for vanc">
<bitfield id="CH1_TOP_STRT_VANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 top start address for vanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_BTM_STRT_VANC" acronym="CH1_BTM_STRT_VANC" offset="0x009C" width="32" description="Channel#1 btm start add register for vanc">
<bitfield id="CH1_BTM_STRT_VANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 btm start address for vanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_SP_CFG" acronym="CH1_SP_CFG" offset="0x00A0" width="32" description="Channel#1 sub-picture configuration">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_SP_STRT" width="8" begin="23" end="16" resetval="0" description="Channel#1 horizontal start position" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Sub-picture horizontal size                                                                             000010000: 16 byte                                                                           000100000: 32 byte                                                                                         001000000: 64 byte                                                                                         010000000: 128 byte                                                                                             100000000: 256 byte                                              " range="" rwaccess="R/W">
<bitenum id="BY_16" value="1048587" token="BY_16" description="16 byte" />
<bitenum id="BY_32" value="16777227" token="BY_32" description="32 byte" />
<bitenum id="BY_64" value="268435467" token="BY_64" description="64 byte" />
<bitenum id="BY_128" value="4294967307" token="BY_128" description="128 byte" />
<bitenum id="BY_256" value="68719476747" token="BY_256" description="256 byte" />
</bitfield>
</register>
     <register id="CH1_IMG_ADD_OFST" acronym="CH1_IMG_ADD_OFST" offset="0x00A4" width="32" description="Channel#1 image offset address">
<bitfield id="CH1_IMG_ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Channel#1 image offset address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_HANC_ADD_OFST" acronym="CH1_HANC_ADD_OFST" offset="0x00A8" width="32" description="Channel#1 hanc offset address">
<bitfield id="CH1_HANC_ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Channel#1 hanc offset address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_H_CFG" acronym="CH1_H_CFG" offset="0x00AC" width="32" description="Channel#1 horizontal configuration">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_EAV2SAV" width="13" begin="28" end="16" resetval="0" description="Distance between EAV to SAV" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_SAV2EAV" width="13" begin="12" end="0" resetval="0" description="Distance between SAV to EAV" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_V_CFG_00" acronym="CH1_V_CFG_00" offset="0x00B0" width="32" description="Channel#1 vertical data size configuration 0">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_L1" width="12" begin="27" end="16" resetval="0" description="L1 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_L3" width="12" begin="11" end="0" resetval="0" description="L3 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_V_CFG_01" acronym="CH1_V_CFG_01" offset="0x00B4" width="32" description="Channel#1 vertical data size configuration 1">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_L5" width="12" begin="27" end="16" resetval="0" description="L5 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_L7" width="12" begin="11" end="0" resetval="0" description="L7 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_V_CFG_02" acronym="CH1_V_CFG_02" offset="0x00B8" width="32" description="Channel#1 vertical data size configuration 2">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_L9" width="12" begin="27" end="16" resetval="0" description="L9 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_L11" width="12" begin="11" end="0" resetval="0" description="L11 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH1_V_SIZE" acronym="CH1_V_SIZE" offset="0x00BC" width="32" description="Channel#1 vertical image size ">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH1_VSZ" width="12" begin="11" end="0" resetval="0" description="Vertical image size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_TOP_STRT_LUMA" acronym="CH2_TOP_STRT_LUMA" offset="0x00C0" width="32" description="Channel#2 top start add register for luma">
<bitfield id="CH2_TOP_STRT_LUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 top start address for luma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_BTM_STRT_LUMA" acronym="CH2_BTM_STRT_LUMA" offset="0x00C4" width="32" description="Channel#1 btm start add register for luma">
<bitfield id="CH2_BTM_STRT_LUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 btm start address for luma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_TOP_STRT_CHROMA" acronym="CH2_TOP_STRT_CHROMA" offset="0x00C8" width="32" description="Channel#2 top start add register for chroma">
<bitfield id="CH2_TOP_STRT_CHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 top start address for chroma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_BTM_STRT_CHROMA" acronym="CH2_BTM_STRT_CHROMA" offset="0x00CC" width="32" description="Channel#2 btm start add register for chroma">
<bitfield id="CH2_BTM_STRT_CHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 btm start address for chroma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_TOP_STRT_HANC" acronym="CH2_TOP_STRT_HANC" offset="0x00D0" width="32" description="Channel#2 top start add register for hanc">
<bitfield id="CH2_TOP_STRT_HANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 top start address for hanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_BTM_STRT_HANC" acronym="CH2_BTM_STRT_HANC" offset="0x00D4" width="32" description="Channel#2 btm start add register for hanc">
<bitfield id="CH2_BTM_STRT_HANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 btm start address for hanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_TOP_STRT_VANC" acronym="CH2_TOP_STRT_VANC" offset="0x00D8" width="32" description="Channel#2 top start add register for vanc">
<bitfield id="CH2_TOP_STRT_VANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 top start address for vanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_BTM_STRT_VANC" acronym="CH2_BTM_STRT_VANC" offset="0x00DC" width="32" description="Channel#2 btm start add register for vanc">
<bitfield id="CH2_BTM_STRT_VANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 btm start address for vanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_SP_CFG" acronym="CH2_SP_CFG" offset="0x00E0" width="32" description="Channel#2 sub-picture configuration">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_SP_STRT" width="8" begin="23" end="16" resetval="0" description="Channel#2 horizontal start position" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Sub-picture horizontal size                                                                             000010000: 16 byte                                                                           000100000: 32 byte                                                                                         001000000: 64 byte                                                                                         010000000: 128 byte                                                                                             100000000: 256 byte                                              " range="" rwaccess="R/W">
<bitenum id="BY_16" value="1048587" token="BY_16" description="16 byte" />
<bitenum id="BY_32" value="16777227" token="BY_32" description="32 byte" />
<bitenum id="BY_64" value="268435467" token="BY_64" description="64 byte" />
<bitenum id="BY_128" value="4294967307" token="BY_128" description="128 byte" />
<bitenum id="BY_256" value="68719476747" token="BY_256" description="256 byte" />
</bitfield>
</register>
     <register id="CH2_IMG_ADD_OFST" acronym="CH2_IMG_ADD_OFST" offset="0x00E4" width="32" description="Channel#2 image offset address">
<bitfield id="CH2_IMG_ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Channel#2 image offset address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_HANC_ADD_OFST" acronym="CH2_HANC_ADD_OFST" offset="0x00E8" width="32" description="Channel#2 hanc offset address">
<bitfield id="CH2_HANC_ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Channel#2 hanc offset address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_H_CFG" acronym="CH2_H_CFG" offset="0x00EC" width="32" description="Channel#2 horizontal configuration">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_EAV2SAV" width="11" begin="26" end="16" resetval="0" description="Distance between EAV to SAV" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_SAV2EAV" width="11" begin="10" end="0" resetval="0" description="Distance between SAV to EAV" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_V_CFG_00" acronym="CH2_V_CFG_00" offset="0x00F0" width="32" description="Channel#2 vertical data size configuration 0">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_L1" width="11" begin="26" end="16" resetval="0" description="L1 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_L3" width="11" begin="10" end="0" resetval="0" description="L3 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_V_CFG_01" acronym="CH2_V_CFG_01" offset="0x00F4" width="32" description="Channel#2 vertical data size configuration 1">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_L5" width="11" begin="26" end="16" resetval="0" description="L5 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_L7" width="11" begin="10" end="0" resetval="0" description="L7 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_V_CFG_02" acronym="CH2_V_CFG_02" offset="0x00F8" width="32" description="Channel#2 vertical data size configuration 2">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_L9" width="11" begin="26" end="16" resetval="0" description="L9 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_L11" width="11" begin="10" end="0" resetval="0" description="L11 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_V_SIZE" acronym="CH2_V_SIZE" offset="0x00FC" width="32" description="Channel#2 vertical image size">
<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VSZ" width="11" begin="10" end="0" resetval="0" description="Vertical image size of incoming video data" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_HANC0_STRT" acronym="CH2_HANC0_STRT" offset="0x0100" width="32" description="Channel#2 Horizontal ancillary data insertion top start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_HANC0_VPS" width="11" begin="26" end="16" resetval="0" description="Channel#2 veritical start position for hanc0" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_HANC0_HPS" width="11" begin="10" end="0" resetval="0" description="Channel#2 horizontal start position for hanc0" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_HANC0_SIZE" acronym="CH2_HANC0_SIZE" offset="0x0104" width="32" description="Channel#2 Horizontal ancillary data top size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_HANC0_VSZ" width="11" begin="26" end="16" resetval="0" description="Channel#2 hanc0 vertical size" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_HANC0_HSZ" width="11" begin="10" end="0" resetval="0" description="Channel#2 hanc0 horizontal size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_HANC1_STRT" acronym="CH2_HANC1_STRT" offset="0x0108" width="32" description="Channel#2 Horizontal ancillary data insertion btm start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_HANC1_VPS" width="11" begin="26" end="16" resetval="0" description="Channel#2 veritical start position for hanc1" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_HANC1_HPS" width="11" begin="10" end="0" resetval="0" description="Channel#2 horizontal start position for hanc1" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_HANC1_SIZE" acronym="CH2_HANC1_SIZE" offset="0x010C" width="32" description="Channel#2 Horizontal ancillary data btm size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_HANC1_VSZ" width="11" begin="26" end="16" resetval="0" description="Channel#2 hanc1 vertical size" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_HANC1_HSZ" width="11" begin="10" end="0" resetval="0" description="Channel#2 hanc1 horizontal size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_VANC0_STRT" acronym="CH2_VANC0_STRT" offset="0x0110" width="32" description="Channel#2 Vertical ancillary data insertion top start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VANC0_VPS" width="11" begin="26" end="16" resetval="0" description="Channel#2 veritical start position for vanc0" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VANC0_HPS" width="11" begin="10" end="0" resetval="0" description="Channel#2 horizontal start position for vanc0" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_VANC0_SIZE" acronym="CH2_VANC0_SIZE" offset="0x0114" width="32" description="Channel#2 Vertical ancillary data top size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VANC0_VSZ" width="11" begin="26" end="16" resetval="0" description="Channel#2 vanc0 vertical size" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VANC0_HSZ" width="11" begin="10" end="0" resetval="0" description="Channel#2 vanc0 horizontal size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_VANC1_STRT" acronym="CH2_VANC1_STRT" offset="0x0118" width="32" description="Channel#2 Vertical ancillary data insertion btm start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VANC1_VPS" width="11" begin="26" end="16" resetval="0" description="Channel#2 veritical start position for vanc1" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VANC1_HPS" width="11" begin="10" end="0" resetval="0" description="Channel#2 vertical start position for vanc1" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH2_VANC1_SIZE" acronym="CH2_VANC1_SIZE" offset="0x011C" width="32" description="Channel#2 Vertical ancillary data btm size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VANC1_VSZ" width="11" begin="26" end="16" resetval="0" description="Channel#2 vanc1 vertical size" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH2_VANC1_HSZ" width="11" begin="10" end="0" resetval="0" description="Channel#2 vanc1 horizontal size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_TOP_STRT_LUMA" acronym="CH3_TOP_STRT_LUMA" offset="0x0140" width="32" description="Channel#3 top start add register for luma">
<bitfield id="CH3_TOP_STRT_LUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 top start address for luma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_BTM_STRT_LUMA" acronym="CH3_BTM_STRT_LUMA" offset="0x0144" width="32" description="Channel#3 btm start add register for luma">
<bitfield id="CH3_BTM_STRT_LUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 btm start address for luma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_TOP_STRT_CHROMA" acronym="CH3_TOP_STRT_CHROMA" offset="0x0148" width="32" description="Channel#3 top start add register for chroma">
<bitfield id="CH3_TOP_STRT_CHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 top start address for chroma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_BTM_STRT_CHROMA" acronym="CH3_BTM_STRT_CHROMA" offset="0x014C" width="32" description="Channel#3 btm start add register for chroma">
<bitfield id="CH3_BTM_STRT_CHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 btm start address for chroma" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_TOP_STRT_HANC" acronym="CH3_TOP_STRT_HANC" offset="0x0150" width="32" description="Channel#3 top start add register for hanc">
<bitfield id="CH3_TOP_STRT_HANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 top start address for hanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_BTM_STRT_HANC" acronym="CH3_BTM_STRT_HANC" offset="0x0154" width="32" description="Channel#3 btm start add register for hanc">
<bitfield id="CH3_BTM_STRT_HANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 btm start address for hanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_TOP_STRT_VANC" acronym="CH3_TOP_STRT_VANC" offset="0x0158" width="32" description="Channel#3 top start add register for vanc">
<bitfield id="CH3_TOP_STRT_VANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 top start address for vanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_BTM_STRT_VANC" acronym="CH3_BTM_STRT_VANC" offset="0x015C" width="32" description="Channel#3 btm start add register for vanc">
<bitfield id="CH3_BTM_STRT_VANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 btm start address for vanc" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_SP_CFG" acronym="CH3_SP_CFG" offset="0x0160" width="32" description="Channel#3 sub-picture configuration">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_SP_STRT" width="8" begin="23" end="16" resetval="0" description="Channel#3 horizontal start position" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_SP_HSZ" width="9" begin="8" end="0" resetval="0" description="Sub-picture horizontal size                                                                             000010000: 16 byte                                                                           000100000: 32 byte                                                                                         001000000: 64 byte                                                                                         010000000: 128 byte                                                                                             100000000: 256 byte                                              " range="" rwaccess="R/W">
<bitenum id="BY_16" value="1048587" token="BY_16" description="16 byte" />
<bitenum id="BY_32" value="16777227" token="BY_32" description="32 byte" />
<bitenum id="BY_64" value="268435467" token="BY_64" description="64 byte" />
<bitenum id="BY_128" value="4294967307" token="BY_128" description="128 byte" />
<bitenum id="BY_256" value="68719476747" token="BY_256" description="256 byte" />
</bitfield>
</register>
     <register id="CH3_IMG_ADD_OFST" acronym="CH3_IMG_ADD_OFST" offset="0x0164" width="32" description="Channel#3 image offset address">
<bitfield id="CH3_IMG_ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Channel#3 image offset address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_HANC_ADD_OFST" acronym="CH3_HANC_ADD_OFST" offset="0x0168" width="32" description="Channel#3 hanc offset address">
<bitfield id="CH3_HANC_ADD_OFST" width="32" begin="31" end="0" resetval="0" description="Channel#3 hanc offset address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_H_CFG" acronym="CH3_H_CFG" offset="0x016C" width="32" description="Channel#3 horizontal configuration">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_EAV2SAV" width="11" begin="26" end="16" resetval="0" description="Distance between EAV to SAV" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_SAV2EAV" width="11" begin="10" end="0" resetval="0" description="Distance between SAV to EAV" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_V_CFG_00" acronym="CH3_V_CFG_00" offset="0x0170" width="32" description="Channel#3 vertical data size configuration 0">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_L1" width="11" begin="26" end="16" resetval="0" description="L1 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_L3" width="11" begin="10" end="0" resetval="0" description="L3 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_V_CFG_01" acronym="CH3_V_CFG_01" offset="0x0174" width="32" description="Channel#3 vertical data size configuration 1">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_L5" width="11" begin="26" end="16" resetval="0" description="L5 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_L7" width="11" begin="10" end="0" resetval="0" description="L7 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_V_CFG_02" acronym="CH3_V_CFG_02" offset="0x0178" width="32" description="Channel#3 vertical data size configuration 2">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_L9" width="11" begin="26" end="16" resetval="0" description="L9 register configuraion" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_L11" width="11" begin="10" end="0" resetval="0" description="L11 register configuration" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_V_SIZE" acronym="CH3_V_SIZE" offset="0x017C" width="32" description="Channel#3 vertical Image size">
<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VSZ" width="11" begin="10" end="0" resetval="0" description="L12 register configuraion" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_HANC0_STRT" acronym="CH3_HANC0_STRT" offset="0x0180" width="32" description="Channel#3 Horizontal ancillary data insertion top start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_HANC0_VPS" width="11" begin="26" end="16" resetval="0" description="Channel#3 veritical start position for hanc0" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_HANC0_HPS" width="11" begin="10" end="0" resetval="0" description="Channel#3 horizontal start position for hanc0" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_HANC0_SIZE" acronym="CH3_HANC0_SIZE" offset="0x0184" width="32" description="Channel#3 Horizontal ancillary data top size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_HANC0_VSZ" width="11" begin="26" end="16" resetval="0" description="Channel#3 hanc0 vertical size" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_HANC0_HSZ" width="11" begin="10" end="0" resetval="0" description="Channel#3 hanc0 horizontal size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_HANC1_STRT" acronym="CH3_HANC1_STRT" offset="0x0188" width="32" description="Channel#3 Horizontal ancillary data insertion btm start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_HANC1_VPS" width="11" begin="26" end="16" resetval="0" description="Channel#3 veritical start position for hanc1" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_HANC1_HPS" width="11" begin="10" end="0" resetval="0" description="Channel#3 horizontal start position for hanc1" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_HANC1_SIZE" acronym="CH3_HANC1_SIZE" offset="0x018C" width="32" description="Channel#3 Horizontal ancillary data btm size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_HANC1_VSZ" width="11" begin="26" end="16" resetval="0" description="Channel#3 hanc1 vertical size" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_HANC1_HSZ" width="11" begin="10" end="0" resetval="0" description="Channel#3 hanc1 horizontal size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_VANC0_STRT" acronym="CH3_VANC0_STRT" offset="0x0190" width="32" description="Channel#3 Vertical ancillary data insertion top start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VANC0_VPS" width="11" begin="26" end="16" resetval="0" description="Channel#3 veritical start position for vanc0" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VANC0_HPS" width="11" begin="10" end="0" resetval="0" description="Channel#3 horizontal start position for vanc0" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_VANC0_SIZE" acronym="CH3_VANC0_SIZE" offset="0x0194" width="32" description="Channel#3 Vertical ancillary data top size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VANC0_VSZ" width="11" begin="26" end="16" resetval="0" description="Channel#3 vanc0 vertical size" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VANC0_HSZ" width="11" begin="10" end="0" resetval="0" description="Channel#3 vanc0 horizontal size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_VANC1_STRT" acronym="CH3_VANC1_STRT" offset="0x0198" width="32" description="Channel#3 Vertical ancillary data insertion btm start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VANC1_VPS" width="11" begin="26" end="16" resetval="0" description="Channel#3 veritical start position for vanc1" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VANC1_HPS" width="11" begin="10" end="0" resetval="0" description="Channel#3 vertical start position for vanc1" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="CH3_VANC1_SIZE" acronym="CH3_VANC1_SIZE" offset="0x019C" width="32" description="Channel#3 Vertical ancillary data btm size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VANC1_VSZ" width="11" begin="26" end="16" resetval="0" description="Channel#3 vanc1 vertical size" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CH3_VANC1_HSZ" width="11" begin="10" end="0" resetval="0" description="Channel#3 vanc1 horizontal size" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="IODFT_CTRL" acronym="IODFT_CTRL" offset="0x01C0" width="32" description="IODFT control register">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IODFT_CTRL" width="3" begin="2" end="0" resetval="0" description="IODFT control bits                                                                                                000: Normal function mode                                                                                     001: Reserved                                                                                                            010: Reserved                                                                                                     011: Reserved                                                                                                        100: Loop Back with PAD                                                                                                 101: Internal loop back                                                                                           110: Input buffer test                                                                                                      111: Reserved " range="" rwaccess="R/W">
<bitenum id="NOR_MODE" value="11" token="NOR_MODE" description="Normal function mode" />
<bitenum id="LOP_BACK" value="4107" token="LOP_BACK" description="Loop back, with PAD" />
<bitenum id="INT_LOP" value="4123" token="INT_LOP" description="Internal Loop Back" />
<bitenum id="INPUT_BUF" value="4363" token="INPUT_BUF" description="Input buffer test" />
</bitfield>
</register>
</module>
