(edif vga_test
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 12 29 15 40 36)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure vga_test.ngc vga_test.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library vga_test_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell vga_test
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (port hysnc
              (direction OUTPUT)
            )
            (port vsync
              (direction OUTPUT)
            )
            (port (array (rename sw "sw<2:0>") 3)
              (direction INPUT))
            (port (array (rename rgb "rgb<2:0>") 3)
              (direction OUTPUT))
            (designator "xc7k160t-1-ffg676")
            (property TYPE (string "vga_test") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:sw<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:rgb<2:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "vga_test_vga_test") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_reg_0
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance rgb_reg_1
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance rgb_reg_2
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename sw_2_IBUF_renamed_0 "sw_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_1_IBUF_renamed_1 "sw_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sw_0_IBUF_renamed_2 "sw_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_renamed_3 "reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance vsync_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_4 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net sw_2_IBUF
              (joined
                (portRef D (instanceRef rgb_reg_2))
                (portRef O (instanceRef sw_2_IBUF_renamed_0))
              )
            )
            (net sw_1_IBUF
              (joined
                (portRef D (instanceRef rgb_reg_1))
                (portRef O (instanceRef sw_1_IBUF_renamed_1))
              )
            )
            (net sw_0_IBUF
              (joined
                (portRef D (instanceRef rgb_reg_0))
                (portRef O (instanceRef sw_0_IBUF_renamed_2))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef rgb_reg_0))
                (portRef C (instanceRef rgb_reg_1))
                (portRef C (instanceRef rgb_reg_2))
                (portRef O (instanceRef clk_BUFGP_renamed_4))
              )
            )
            (net reset_IBUF
              (joined
                (portRef CLR (instanceRef rgb_reg_0))
                (portRef CLR (instanceRef rgb_reg_1))
                (portRef CLR (instanceRef rgb_reg_2))
                (portRef O (instanceRef reset_IBUF_renamed_3))
              )
            )
            (net (rename rgb_reg_2_ "rgb_reg<2>")
              (joined
                (portRef Q (instanceRef rgb_reg_2))
                (portRef I (instanceRef rgb_2_OBUF))
              )
            )
            (net (rename rgb_reg_1_ "rgb_reg<1>")
              (joined
                (portRef Q (instanceRef rgb_reg_1))
                (portRef I (instanceRef rgb_1_OBUF))
              )
            )
            (net (rename rgb_reg_0_ "rgb_reg<0>")
              (joined
                (portRef Q (instanceRef rgb_reg_0))
                (portRef I (instanceRef rgb_0_OBUF))
              )
            )
            (net (rename vsync_unit_h_count_reg_0_ "vsync_unit/h_count_reg<0>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef vsync_OBUF))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_4))
              )
            )
            (net (rename sw_2_ "sw<2>")
              (joined
                (portRef (member sw 0))
                (portRef I (instanceRef sw_2_IBUF_renamed_0))
              )
            )
            (net (rename sw_1_ "sw<1>")
              (joined
                (portRef (member sw 1))
                (portRef I (instanceRef sw_1_IBUF_renamed_1))
              )
            )
            (net (rename sw_0_ "sw<0>")
              (joined
                (portRef (member sw 2))
                (portRef I (instanceRef sw_0_IBUF_renamed_2))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef I (instanceRef reset_IBUF_renamed_3))
              )
            )
            (net (rename rgb_2_ "rgb<2>")
              (joined
                (portRef (member rgb 0))
                (portRef O (instanceRef rgb_2_OBUF))
              )
            )
            (net (rename rgb_1_ "rgb<1>")
              (joined
                (portRef (member rgb 1))
                (portRef O (instanceRef rgb_1_OBUF))
              )
            )
            (net (rename rgb_0_ "rgb<0>")
              (joined
                (portRef (member rgb 2))
                (portRef O (instanceRef rgb_0_OBUF))
              )
            )
            (net vsync
              (joined
                (portRef vsync)
                (portRef O (instanceRef vsync_OBUF))
              )
            )
          )
      )
    )
  )

  (design vga_test
    (cellRef vga_test
      (libraryRef vga_test_lib)
    )
    (property PART (string "xc7k160t-1-ffg676") (owner "Xilinx"))
  )
)

