# Custom D Flip-Flop with Integrated Clock Gating Cell
# 1.	Design AND gate

1.1. Sơ đồ nguyên lý

![image](https://github.com/user-attachments/assets/9242ca5e-acaf-48f4-b3cf-5dfa7d3ad5a6)

1.2 Kết quả mô phỏng

![image](https://github.com/user-attachments/assets/0c71e5ff-1982-4bc7-8c6d-fea97860b0eb)

# 2.	Design D_Latch

2.1. Sơ đồ nguyên lý

![image](https://github.com/user-attachments/assets/6a1788e3-6a2b-43dd-9e48-dba7e32f4ed4)

2.2 Kết quả mô phỏng

![image](https://github.com/user-attachments/assets/2eb017ca-69ce-4190-bfbe-1d9752fdace6)


# 3.	Design D_Flip_Flop

3.1. Sơ đồ nguyên lý

![image](https://github.com/user-attachments/assets/e3dc1c0a-f94d-4c38-9ef0-4ae5d645bfae)

3.2 Kết quả mô phỏng

![image](https://github.com/user-attachments/assets/0ea755b7-c6a6-4ec1-9c4a-badba30b924b)

3.3. Power

![image](https://github.com/user-attachments/assets/1e34abd3-82e2-463c-bf38-46016b092429)


# 4. D Flip-Flop with Integrated Clock Gating Cell

4.1. Sơ đồ nguyên lý

![image](https://github.com/user-attachments/assets/3f4c811c-d838-47b7-8a40-fa96e316b899)

4.2. Kết quả mô phỏng

![image](https://github.com/user-attachments/assets/4eb026ff-9221-49ef-b771-682333a7e08b)

4.3. Power

![image](https://github.com/user-attachments/assets/48c0331f-9288-49d4-b838-439e265e3b76)


# 5. D Flip-Flop with Integrated Clock Gating Cell using System verilog

5.1. Code RTL 

![image](https://github.com/user-attachments/assets/07db8a21-8de6-40cc-ac06-fb6ddf602e78)


5.2. Testbench

![image](https://github.com/user-attachments/assets/af951023-a35f-4769-bc94-3685ec7eaffe)


5.3. Monitor

![image](https://github.com/user-attachments/assets/b60196ab-cbba-47f2-9490-1dc47a6f8a1a)


5.4. Wave

![image](https://github.com/user-attachments/assets/48ea74a8-ebf0-41d3-b9be-4f14c90e4028)









