("MC_6TWrite_Test:/\tMC_6TWrite_Test 16nm_Tests ams_config" (("cfgopen" (nil hierarchy "/{16nm_Tests MC_6TWrite_Test ams_config}:a"))) nil)("Dual_Supply_Test:/\tDual_Supply_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests Dual_Supply_Test schematic }:a"))) (((-7.2875 -2.6875) (2.8125 4.9625)) "a" "Schematics" 0))("MC_Datapath_Test:/\tMC_Datapath_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests MC_Datapath_Test schematic }:a"))) (((-8.125 0.6375) (5.05625 7.8625)) "a" "Schematics" 5))("MC_6TWrite_Test2:/\tMC_6TWrite_Test2 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests MC_6TWrite_Test2 schematic }:a"))) (((-5.84375 0.975) (2.7625 7.65)) "a" "Schematics" 6))("Dual_Supply_Word_Test:/\tDual_Supply_Word_Test 20nm schematic" (("open" (nil hierarchy "/{20nm Dual_Supply_Word_Test schematic }:a"))) (((-3.1875 -5.03125) (6.35 1.89375)) "a" "analogArtist-Schematic" 4))("6T_32x4_PWR:/\t6T_32x4_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_32x4_PWR schematic }:a"))) (((-6.5125 1.4) (0.8375 7.0)) "a" "Schematics" 4))("6T_32x4:/\t6T_32x4 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_32x4 schematic }:a"))) (((-6.8625 -2.4875) (7.7375 8.575)) "a" "Schematics" 0))("6T_32x4_PWR:/\t6T_32x4_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_32x4_PWR schematic }:a"))) (((-5.6125 -1.45625) (1.875 4.21875)) "a" "Schematics" 0))("6T_SetRead_PWR:/\t6T_SetRead_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_SetRead_PWR schematic }:a"))) (((-2.15625 -1.56875) (2.01875 1.59375)) "a" "Schematics" 0))("Dual_Supply_Test:/\tDual_Supply_Test 20nm schematic" (("open" (nil hierarchy "/{20nm Dual_Supply_Test schematic }:a"))) (((-7.6375 -2.55) (2.4 5.05)) "a" "Schematics" 0))