// Seed: 2944226614
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0][1][1] id_19 = id_15;
  assign module_1.id_3 = 0;
  assign id_2 = 1 ? 1 : 1;
  wire id_20;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  rtran (1, 1'b0);
  wire id_2;
  wor  id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3
  );
  wire id_5;
  assign id_1 = (1);
endmodule
