#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\a2000\Desktop\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\a2000\Desktop\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\a2000\Desktop\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\a2000\Desktop\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\a2000\Desktop\iverilog\lib\ivl\va_math.vpi";
S_00000127dba02410 .scope module, "fir_tb" "fir_tb" 2 23;
 .timescale -9 -12;
P_00000127db964460 .param/l "Data_Num" 0 2 27, +C4<00000000000000000000001001011000>;
P_00000127db964498 .param/l "Tape_Num" 0 2 26, +C4<00000000000000000000000000001011>;
P_00000127db9644d0 .param/l "pADDR_WIDTH" 0 2 24, +C4<00000000000000000000000000001100>;
P_00000127db964508 .param/l "pDATA_WIDTH" 0 2 25, +C4<00000000000000000000000000100000>;
v00000127dbdb16f0_0 .var/i "Din", 31 0;
v00000127dbdb10b0 .array/s "Din_list", 599 0, 31 0;
v00000127dbdb1e70_0 .var "araddr", 11 0;
v00000127dbdb1f10_0 .net "arready", 0 0, v00000127db9fde00_0;  1 drivers
v00000127dbdb0250_0 .var "arvalid", 0 0;
v00000127dbdb0430_0 .var "awaddr", 11 0;
v00000127dbdb07f0_0 .net "awready", 0 0, v00000127db9fe300_0;  1 drivers
v00000127dbdb0890_0 .var "awvalid", 0 0;
v00000127dbdb2b20_0 .var "axis_clk", 0 0;
v00000127dbdb26c0_0 .var "axis_rst_n", 0 0;
v00000127dbdb3020 .array/s "coef", 10 0, 31 0;
v00000127dbdb30c0_0 .net "data_A", 11 0, L_00000127dbdb2940;  1 drivers
v00000127dbdb2bc0_0 .net "data_Di", 31 0, L_00000127db9fa230;  1 drivers
v00000127dbdb3200_0 .net "data_Do", 31 0, L_00000127dbe0e280;  1 drivers
v00000127dbdb37a0_0 .net "data_EN", 0 0, L_00000127db9f9a50;  1 drivers
v00000127dbdb3840_0 .net "data_WE", 3 0, L_00000127db9f9e40;  1 drivers
v00000127dbdb2c60_0 .var "data_length", 31 0;
v00000127dbdb2620_0 .var "error", 0 0;
v00000127dbdb38e0_0 .var "error_coef", 0 0;
v00000127dbdb3ac0_0 .var/i "golden", 31 0;
v00000127dbdb3f20_0 .var/i "golden_data", 31 0;
v00000127dbdb2d00 .array/s "golden_list", 599 0, 31 0;
v00000127dbdb2760_0 .var/i "i", 31 0;
v00000127dbdb3c00_0 .var/i "input_data", 31 0;
v00000127dbdb3a20_0 .var/i "k", 31 0;
v00000127dbdb3b60_0 .var/i "m", 31 0;
v00000127dbdb21c0_0 .net/s "rdata", 31 0, L_00000127db9cf4a0;  1 drivers
v00000127dbdb2e40_0 .var "rready", 0 0;
v00000127dbdb2da0_0 .net "rvalid", 0 0, L_00000127db9cfe40;  1 drivers
v00000127dbdb3980_0 .net/s "sm_tdata", 31 0, L_00000127db9fa0e0;  1 drivers
v00000127dbdb28a0_0 .net "sm_tlast", 0 0, L_00000127db9f9ac0;  1 drivers
v00000127dbdb3ca0_0 .var "sm_tready", 0 0;
v00000127dbdb3160_0 .net "sm_tvalid", 0 0, L_00000127db9f9740;  1 drivers
v00000127dbdb3e80_0 .var/s "ss_tdata", 31 0;
v00000127dbdb2260_0 .var "ss_tlast", 0 0;
v00000127dbdb3520_0 .net "ss_tready", 0 0, L_00000127db9f9d60;  1 drivers
v00000127dbdb2800_0 .var "ss_tvalid", 0 0;
v00000127dbdb33e0_0 .var "status_error", 0 0;
v00000127dbdb35c0_0 .net "tap_A", 11 0, L_00000127dbdb2580;  1 drivers
v00000127dbdb32a0_0 .net "tap_Di", 31 0, L_00000127db9cf430;  1 drivers
v00000127dbdb2ee0_0 .net "tap_Do", 31 0, L_00000127dbe0e0c0;  1 drivers
v00000127dbdb3d40_0 .net "tap_EN", 0 0, L_00000127db9cf5f0;  1 drivers
v00000127dbdb3de0_0 .net "tap_WE", 3 0, L_00000127dbdb29e0;  1 drivers
v00000127dbdb2f80_0 .var/i "timeout", 31 0;
v00000127dbdb24e0_0 .var/s "wdata", 31 0;
v00000127dbdb2080_0 .net "wready", 0 0, v00000127dbdb11f0_0;  1 drivers
v00000127dbdb2120_0 .var "wvalid", 0 0;
S_00000127db9641e0 .scope task, "config_read_check" "config_read_check" 2 275, 2 275 0, S_00000127dba02410;
 .timescale -9 -12;
v00000127db9fdea0_0 .var "addr", 11 0;
v00000127db9fec60_0 .var/s "exp_data", 31 0;
v00000127db9fdd60_0 .var "mask", 31 0;
E_00000127db9f1d70 .event posedge, v00000127db9fee40_0;
TD_fir_tb.config_read_check ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0250_0, 0;
    %wait E_00000127db9f1d70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb0250_0, 0;
    %load/vec4 v00000127db9fdea0_0;
    %assign/vec4 v00000127dbdb1e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb2e40_0, 0;
    %wait E_00000127db9f1d70;
T_0.0 ;
    %load/vec4 v00000127dbdb2da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_00000127db9f1d70;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v00000127dbdb21c0_0;
    %load/vec4 v00000127db9fdd60_0;
    %and;
    %load/vec4 v00000127db9fec60_0;
    %load/vec4 v00000127db9fdd60_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 289 "$display", "ERROR: exp = %d, rdata = %d", v00000127db9fec60_0, v00000127dbdb21c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb38e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 293 "$display", "OK: exp = %d, rdata = %d", v00000127db9fec60_0, v00000127dbdb21c0_0 {0 0 0};
T_0.3 ;
    %end;
S_00000127db9d8310 .scope task, "config_write" "config_write" 2 258, 2 258 0, S_00000127dba02410;
 .timescale -9 -12;
v00000127db9ff020_0 .var "addr", 11 0;
v00000127db9fe6c0_0 .var "data", 31 0;
TD_fir_tb.config_write ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb2120_0, 0;
    %wait E_00000127db9f1d70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb0890_0, 0;
    %load/vec4 v00000127db9ff020_0;
    %assign/vec4 v00000127dbdb0430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb2120_0, 0;
    %load/vec4 v00000127db9fe6c0_0;
    %assign/vec4 v00000127dbdb24e0_0, 0;
    %wait E_00000127db9f1d70;
T_1.4 ;
    %load/vec4 v00000127dbdb2080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_00000127db9f1d70;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_00000127db9d84a0 .scope module, "data_RAM" "bram11" 2 120, 3 3 0, S_00000127dba02410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_00000127dbe0e280 .functor AND 32, L_00000127dbe0d190, L_00000127dbe0c790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000127dbe0e980 .functor BUFZ 12, L_00000127dbdb2940, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v00000127db9fe080_0 .net "A", 11 0, L_00000127dbdb2940;  alias, 1 drivers
v00000127db9fee40_0 .net "CLK", 0 0, v00000127dbdb2b20_0;  1 drivers
v00000127db9ff0c0_0 .net "Di", 31 0, L_00000127db9fa230;  alias, 1 drivers
v00000127db9fed00_0 .net "Do", 31 0, L_00000127dbe0e280;  alias, 1 drivers
v00000127db9fe1c0_0 .net "EN", 0 0, L_00000127db9f9a50;  alias, 1 drivers
v00000127db9fe760 .array "RAM", 0 11, 31 0;
v00000127db9ff160_0 .net "WA", 11 0, L_00000127dbe0e980;  1 drivers
v00000127db9fdcc0_0 .net "WE", 3 0, L_00000127db9f9e40;  alias, 1 drivers
v00000127db9ff200_0 .net *"_ivl_0", 31 0, L_00000127dbe0d190;  1 drivers
v00000127db9feda0_0 .net *"_ivl_2", 31 0, L_00000127dbe0c790;  1 drivers
v00000127db9fe800_0 .net *"_ivl_4", 11 0, L_00000127dbe0da50;  1 drivers
v00000127db9feee0_0 .net *"_ivl_6", 9 0, L_00000127dbe0de10;  1 drivers
L_00000127dbdb4120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000127db9ff2a0_0 .net *"_ivl_8", 1 0, L_00000127dbdb4120;  1 drivers
v00000127db9ff3e0_0 .var "r_A", 11 0;
LS_00000127dbe0d190_0_0 .concat [ 1 1 1 1], L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50;
LS_00000127dbe0d190_0_4 .concat [ 1 1 1 1], L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50;
LS_00000127dbe0d190_0_8 .concat [ 1 1 1 1], L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50;
LS_00000127dbe0d190_0_12 .concat [ 1 1 1 1], L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50;
LS_00000127dbe0d190_0_16 .concat [ 1 1 1 1], L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50;
LS_00000127dbe0d190_0_20 .concat [ 1 1 1 1], L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50;
LS_00000127dbe0d190_0_24 .concat [ 1 1 1 1], L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50;
LS_00000127dbe0d190_0_28 .concat [ 1 1 1 1], L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50, L_00000127db9f9a50;
LS_00000127dbe0d190_1_0 .concat [ 4 4 4 4], LS_00000127dbe0d190_0_0, LS_00000127dbe0d190_0_4, LS_00000127dbe0d190_0_8, LS_00000127dbe0d190_0_12;
LS_00000127dbe0d190_1_4 .concat [ 4 4 4 4], LS_00000127dbe0d190_0_16, LS_00000127dbe0d190_0_20, LS_00000127dbe0d190_0_24, LS_00000127dbe0d190_0_28;
L_00000127dbe0d190 .concat [ 16 16 0 0], LS_00000127dbe0d190_1_0, LS_00000127dbe0d190_1_4;
L_00000127dbe0c790 .array/port v00000127db9fe760, L_00000127dbe0da50;
L_00000127dbe0de10 .part v00000127db9ff3e0_0, 2, 10;
L_00000127dbe0da50 .concat [ 10 2 0 0], L_00000127dbe0de10, L_00000127dbdb4120;
S_00000127db9cde70 .scope module, "fir_DUT" "fir" 2 68, 4 2 0, S_00000127dba02410;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "awready";
    .port_info 1 /OUTPUT 1 "wready";
    .port_info 2 /INPUT 1 "awvalid";
    .port_info 3 /INPUT 12 "awaddr";
    .port_info 4 /INPUT 1 "wvalid";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 1 "arready";
    .port_info 7 /INPUT 1 "rready";
    .port_info 8 /INPUT 1 "arvalid";
    .port_info 9 /INPUT 12 "araddr";
    .port_info 10 /OUTPUT 1 "rvalid";
    .port_info 11 /OUTPUT 32 "rdata";
    .port_info 12 /INPUT 1 "ss_tvalid";
    .port_info 13 /INPUT 32 "ss_tdata";
    .port_info 14 /INPUT 1 "ss_tlast";
    .port_info 15 /OUTPUT 1 "ss_tready";
    .port_info 16 /INPUT 1 "sm_tready";
    .port_info 17 /OUTPUT 1 "sm_tvalid";
    .port_info 18 /OUTPUT 32 "sm_tdata";
    .port_info 19 /OUTPUT 1 "sm_tlast";
    .port_info 20 /OUTPUT 4 "tap_WE";
    .port_info 21 /OUTPUT 1 "tap_EN";
    .port_info 22 /OUTPUT 32 "tap_Di";
    .port_info 23 /OUTPUT 12 "tap_A";
    .port_info 24 /INPUT 32 "tap_Do";
    .port_info 25 /OUTPUT 4 "data_WE";
    .port_info 26 /OUTPUT 1 "data_EN";
    .port_info 27 /OUTPUT 32 "data_Di";
    .port_info 28 /OUTPUT 12 "data_A";
    .port_info 29 /INPUT 32 "data_Do";
    .port_info 30 /INPUT 1 "axis_clk";
    .port_info 31 /INPUT 1 "axis_rst_n";
P_00000127db9ce000 .param/l "Tape_Num" 0 4 5, +C4<00000000000000000000000000001011>;
P_00000127db9ce038 .param/l "finish" 0 4 51, +C4<00000000000000000000000000000010>;
P_00000127db9ce070 .param/l "pADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000001100>;
P_00000127db9ce0a8 .param/l "pDATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_00000127db9ce0e0 .param/l "ready" 0 4 49, +C4<00000000000000000000000000000000>;
P_00000127db9ce118 .param/l "start" 0 4 50, +C4<00000000000000000000000000000001>;
L_00000127db9f9d60 .functor BUFZ 1, v00000127dbdb1c90_0, C4<0>, C4<0>, C4<0>;
L_00000127db9f9e40 .functor BUFZ 4, v00000127dbdaf1e0_0, C4<0000>, C4<0000>, C4<0000>;
L_00000127db9fa230 .functor BUFZ 32, v00000127dbdae4c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000127db9f9eb0 .functor BUFZ 4, v00000127dbdafe60_0, C4<0000>, C4<0000>, C4<0000>;
L_00000127db9fa2a0 .functor BUFZ 1, v00000127dbdb0570_0, C4<0>, C4<0>, C4<0>;
L_00000127db9f96d0 .functor BUFZ 1, v00000127dbdae1a0_0, C4<0>, C4<0>, C4<0>;
L_00000127db9f9a50 .functor OR 1, v00000127dbdaed80_0, v00000127dbdafbe0_0, C4<0>, C4<0>;
L_00000127db9f9740 .functor BUFZ 1, v00000127dbdaff00_0, C4<0>, C4<0>, C4<0>;
L_00000127db9fa0e0 .functor BUFZ 32, v00000127dbdaf780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000127db9f9ac0 .functor BUFZ 1, v00000127dbdaeb00_0, C4<0>, C4<0>, C4<0>;
L_00000127db9fa150 .functor NOT 1, v00000127dbdaef60_0, C4<0>, C4<0>, C4<0>;
L_00000127db9fa380 .functor BUFZ 12, v00000127dbdaee20_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_00000127db9f9ba0 .functor BUFZ 12, v00000127dbdae600_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_00000127db9fa310 .functor BUFZ 4, v00000127db9dc680_0, C4<0000>, C4<0000>, C4<0000>;
L_00000127db9f9b30 .functor NOT 1, v00000127dbdae6a0_0, C4<0>, C4<0>, C4<0>;
L_00000127db9f9c10 .functor AND 1, v00000127db9dc040_0, v00000127dbdaf5a0_0, C4<1>, C4<1>;
L_00000127db9cf740 .functor BUFZ 32, L_00000127dbe0e0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000127db9cff20 .functor BUFZ 32, L_00000127dbe0e280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000127db9cfc10 .functor AND 1, v00000127db9fe300_0, v00000127dbdb11f0_0, C4<1>, C4<1>;
L_00000127db9cf430 .functor BUFZ 32, v00000127dbdb0610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000127db9cfe40 .functor BUFZ 1, v00000127dbdafd20_0, C4<0>, C4<0>, C4<0>;
L_00000127db9cf4a0 .functor BUFZ 32, v00000127dbdaf0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000127db9cfc80 .functor AND 1, v00000127db9fe300_0, v00000127dbdb11f0_0, C4<1>, C4<1>;
L_00000127db9cf5f0 .functor OR 1, L_00000127dbdb2300, v00000127dbdb1970_0, C4<0>, C4<0>;
L_00000127dbe0ec20 .functor AND 1, v00000127db9fe300_0, v00000127dbdb11f0_0, C4<1>, C4<1>;
L_00000127dbe0e130 .functor AND 1, v00000127dbdb0250_0, v00000127db9fde00_0, C4<1>, C4<1>;
L_00000127dbe0eec0 .functor OR 1, L_00000127dbdb3700, v00000127dbdb1d30_0, C4<0>, C4<0>;
v00000127db9ff340_0 .net *"_ivl_100", 11 0, L_00000127dbdb2440;  1 drivers
L_00000127dbdb4048 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000127db9fdf40_0 .net/2u *"_ivl_20", 11 0, L_00000127dbdb4048;  1 drivers
v00000127db9fdc20_0 .net *"_ivl_22", 11 0, L_00000127dbdb3480;  1 drivers
v00000127db9fd540_0 .net *"_ivl_66", 0 0, L_00000127db9cfc10;  1 drivers
v00000127db9fe8a0_0 .net *"_ivl_82", 0 0, L_00000127db9cfc80;  1 drivers
v00000127db9fd5e0_0 .net *"_ivl_84", 0 0, L_00000127dbdb2300;  1 drivers
v00000127db9fe940_0 .net *"_ivl_88", 0 0, L_00000127dbe0ec20;  1 drivers
v00000127db9fd7c0_0 .net *"_ivl_90", 0 0, L_00000127dbdb23a0;  1 drivers
v00000127db9fd680_0 .net *"_ivl_92", 0 0, L_00000127dbe0e130;  1 drivers
v00000127db9fd720_0 .net *"_ivl_94", 0 0, L_00000127dbdb3700;  1 drivers
v00000127db9fd900_0 .net *"_ivl_96", 0 0, L_00000127dbe0eec0;  1 drivers
L_00000127dbdb4090 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000127db9fd860_0 .net/2u *"_ivl_98", 11 0, L_00000127dbdb4090;  1 drivers
v00000127db9fd9a0_0 .var "ap_start_sig", 0 0;
v00000127db9fda40_0 .net "araddr", 11 0, v00000127dbdb1e70_0;  1 drivers
v00000127db9fdae0_0 .net "arready", 0 0, v00000127db9fde00_0;  alias, 1 drivers
v00000127db9fde00_0 .var "arready_r", 0 0;
v00000127db9fdb80_0 .net "arvalid", 0 0, v00000127dbdb0250_0;  1 drivers
v00000127db9fdfe0_0 .net "awaddr", 11 0, v00000127dbdb0430_0;  1 drivers
v00000127db9fe260_0 .net "awready", 0 0, v00000127db9fe300_0;  alias, 1 drivers
v00000127db9fe300_0 .var "awready_r", 0 0;
v00000127db9fe3a0_0 .net "awvalid", 0 0, v00000127dbdb0890_0;  1 drivers
v00000127db9fe440_0 .net "axis_clk", 0 0, v00000127dbdb2b20_0;  alias, 1 drivers
v00000127db9dbbe0_0 .net "axis_rst_n", 0 0, v00000127dbdb26c0_0;  1 drivers
v00000127db9dc680_0 .var "count_r", 3 0;
v00000127db9dba00_0 .net "ctrl_count", 3 0, L_00000127db9fa310;  1 drivers
v00000127db9dbf00_0 .net "ctrl_data_addr", 11 0, L_00000127db9fa380;  1 drivers
v00000127db9dbfa0_0 .net "ctrl_tap_addr", 11 0, L_00000127db9f9ba0;  1 drivers
v00000127db9dbaa0_0 .net "ctrl_tap_ready", 0 0, v00000127db9dc040_0;  1 drivers
v00000127db9dc040_0 .var "ctrl_tap_ready_r", 0 0;
v00000127db9dc0e0_0 .net "ctrl_tap_valid", 0 0, v00000127dbdaf5a0_0;  1 drivers
v00000127db9dc220_0 .net "data_A", 11 0, L_00000127dbdb2940;  alias, 1 drivers
v00000127dbdaf140_0 .net "data_Di", 31 0, L_00000127db9fa230;  alias, 1 drivers
v00000127dbdae4c0_0 .var "data_Di_r", 31 0;
v00000127dbdaec40_0 .net "data_Do", 31 0, L_00000127dbe0e280;  alias, 1 drivers
v00000127dbdae420_0 .net "data_EN", 0 0, L_00000127db9f9a50;  alias, 1 drivers
v00000127dbdafbe0_0 .var "data_EN_r_d", 0 0;
v00000127dbdafa00_0 .var "data_EN_sr_r", 0 0;
v00000127dbdaed80_0 .var "data_EN_sw_r", 0 0;
v00000127dbdafaa0_0 .net "data_RA", 11 0, v00000127dbdae560_0;  1 drivers
v00000127dbdae560_0 .var "data_RA_r", 11 0;
v00000127dbdae100_0 .net "data_WA", 11 0, v00000127dbdaf820_0;  1 drivers
v00000127dbdaf820_0 .var "data_WA_r", 11 0;
v00000127dbdae880_0 .net "data_WE", 3 0, L_00000127db9f9e40;  alias, 1 drivers
v00000127dbdaf1e0_0 .var "data_WE_r", 3 0;
v00000127dbdaeba0_0 .var "data_length", 31 0;
v00000127dbdaf3c0_0 .net "en", 0 0, L_00000127db9f9c10;  1 drivers
v00000127dbdaf320_0 .net "ffen", 0 0, v00000127dbdae6a0_0;  1 drivers
v00000127dbdae060_0 .var "ffen_d", 0 0;
v00000127dbdae6a0_0 .var "ffen_r", 0 0;
v00000127dbdaf8c0_0 .net "muxsel", 0 0, L_00000127db9f9b30;  1 drivers
v00000127dbdaf500_0 .net "new_cof_data", 31 0, L_00000127db9cf740;  1 drivers
v00000127dbdaf960_0 .net "new_ram_data", 31 0, L_00000127db9cff20;  1 drivers
v00000127dbdaf460_0 .net "o_cof_data", 31 0, L_00000127dbdb2a80;  1 drivers
v00000127dbdaee20_0 .var "o_data_addr_r", 11 0;
v00000127dbdafb40_0 .net "o_ram_data", 31 0, L_00000127dbdb3660;  1 drivers
v00000127dbdae600_0 .var "o_tap_addr_r", 11 0;
v00000127dbdaf5a0_0 .var "o_valid_r", 0 0;
v00000127dbdafc80_0 .net "old_cof_data", 31 0, v00000127dbdaf280_0;  1 drivers
v00000127dbdaf280_0 .var "old_cof_data_r", 31 0;
v00000127dbdae740_0 .net "old_ram_data", 31 0, v00000127dbdae920_0;  1 drivers
v00000127dbdae920_0 .var "old_ram_data_r", 31 0;
v00000127dbdae9c0_0 .net "rdata", 31 0, L_00000127db9cf4a0;  alias, 1 drivers
v00000127dbdaf0a0_0 .var "rdata_r", 31 0;
v00000127dbdaf640_0 .net "rready", 0 0, v00000127dbdb2e40_0;  1 drivers
v00000127dbdae7e0_0 .net "rvalid", 0 0, L_00000127db9cfe40;  alias, 1 drivers
v00000127dbdafd20_0 .var "rvalid_r", 0 0;
v00000127dbdaea60_0 .net "sm_tdata", 31 0, L_00000127db9fa0e0;  alias, 1 drivers
v00000127dbdaf780_0 .var "sm_tdata_r", 31 0;
v00000127dbdafdc0_0 .net "sm_tlast", 0 0, L_00000127db9f9ac0;  alias, 1 drivers
v00000127dbdaeb00_0 .var "sm_tlast_r", 0 0;
v00000127dbdaf6e0_0 .net "sm_tready", 0 0, v00000127dbdb3ca0_0;  1 drivers
v00000127dbdaece0_0 .net "sm_tvalid", 0 0, L_00000127db9f9740;  alias, 1 drivers
v00000127dbdaff00_0 .var "sm_tvalid_r", 0 0;
v00000127dbdaeec0_0 .net "ss_count", 3 0, L_00000127db9f9eb0;  1 drivers
v00000127dbdafe60_0 .var "ss_count_r", 3 0;
v00000127dbdae240_0 .net "ss_finish", 0 0, L_00000127db9f96d0;  1 drivers
v00000127dbdae1a0_0 .var "ss_finish_r", 0 0;
v00000127dbdae2e0_0 .net "ss_read_valid", 0 0, v00000127dbdaef60_0;  1 drivers
v00000127dbdaef60_0 .var "ss_read_valid_r", 0 0;
v00000127dbdae380_0 .net "ss_tdata", 31 0, v00000127dbdb3e80_0;  1 drivers
v00000127dbdaf000_0 .net "ss_tlast", 0 0, v00000127dbdb2260_0;  1 drivers
v00000127dbdb0930_0 .net "ss_tready", 0 0, L_00000127db9f9d60;  alias, 1 drivers
v00000127dbdb1c90_0 .var "ss_tready_r", 0 0;
v00000127dbdb0a70_0 .net "ss_tvalid", 0 0, v00000127dbdb2800_0;  1 drivers
v00000127dbdb09d0_0 .net "ss_write_valid", 0 0, L_00000127db9fa150;  1 drivers
v00000127dbdb1790_0 .var "state", 1 0;
v00000127dbdb1a10_0 .net "stream_prepared", 0 0, L_00000127db9fa2a0;  1 drivers
v00000127dbdb0570_0 .var "stream_prepared_r", 0 0;
v00000127dbdb0e30_0 .net "tap_A", 11 0, L_00000127dbdb2580;  alias, 1 drivers
v00000127dbdb1b50_0 .net "tap_Di", 31 0, L_00000127db9cf430;  alias, 1 drivers
v00000127dbdb0610_0 .var "tap_Di_r", 31 0;
v00000127dbdb04d0_0 .net "tap_Do", 31 0, L_00000127dbe0e0c0;  alias, 1 drivers
v00000127dbdb0390_0 .net "tap_EN", 0 0, L_00000127db9cf5f0;  alias, 1 drivers
v00000127dbdb1970_0 .var "tap_EN_r_d", 0 0;
v00000127dbdb1d30_0 .var "tap_EN_sr_r", 0 0;
v00000127dbdb0ed0_0 .net "tap_RA", 11 0, L_00000127dbdb3340;  1 drivers
v00000127dbdb1510_0 .var "tap_RA_lr_r", 11 0;
v00000127dbdb0070_0 .var "tap_RA_sr_r", 11 0;
v00000127dbdb0750_0 .net "tap_WA", 11 0, v00000127dbdb02f0_0;  1 drivers
v00000127dbdb02f0_0 .var "tap_WA_r", 11 0;
v00000127dbdb0bb0_0 .net "tap_WE", 3 0, L_00000127dbdb29e0;  alias, 1 drivers
v00000127dbdb1150_0 .var "tap_last_addr_r", 11 0;
v00000127dbdb0b10_0 .net "wdata", 31 0, v00000127dbdb24e0_0;  1 drivers
v00000127dbdb0110_0 .net "wready", 0 0, v00000127dbdb11f0_0;  alias, 1 drivers
v00000127dbdb11f0_0 .var "wready_r", 0 0;
v00000127dbdb1290_0 .net "wvalid", 0 0, v00000127dbdb2120_0;  1 drivers
E_00000127db9f1630/0 .event anyedge, v00000127dbdb1790_0, v00000127db9fda40_0, v00000127dbdae7e0_0, v00000127db9fd9a0_0;
E_00000127db9f1630/1 .event anyedge, v00000127dbdb04d0_0, v00000127db9fdfe0_0, v00000127dbdaeba0_0;
E_00000127db9f1630 .event/or E_00000127db9f1630/0, E_00000127db9f1630/1;
L_00000127dbdb3480 .functor MUXZ 12, L_00000127dbdb4048, v00000127dbdae560_0, v00000127dbdafa00_0, C4<>;
L_00000127dbdb2940 .functor MUXZ 12, L_00000127dbdb3480, v00000127dbdaf820_0, v00000127dbdaed80_0, C4<>;
L_00000127dbdb3660 .functor MUXZ 32, L_00000127db9cff20, v00000127dbdae920_0, L_00000127db9f9b30, C4<>;
L_00000127dbdb2a80 .functor MUXZ 32, L_00000127db9cf740, v00000127dbdaf280_0, L_00000127db9f9b30, C4<>;
L_00000127dbdb29e0 .concat [ 1 1 1 1], L_00000127db9cfc10, L_00000127db9cfc10, L_00000127db9cfc10, L_00000127db9cfc10;
L_00000127dbdb3340 .functor MUXZ 12, v00000127dbdb1510_0, v00000127dbdb0070_0, v00000127dbdb1d30_0, C4<>;
L_00000127dbdb2300 .concat [ 1 0 0 0], L_00000127db9cfc80;
L_00000127dbdb23a0 .concat [ 1 0 0 0], L_00000127dbe0ec20;
L_00000127dbdb3700 .concat [ 1 0 0 0], L_00000127dbe0e130;
L_00000127dbdb2440 .functor MUXZ 12, L_00000127dbdb4090, L_00000127dbdb3340, L_00000127dbe0eec0, C4<>;
L_00000127dbdb2580 .functor MUXZ 12, L_00000127dbdb2440, v00000127dbdb02f0_0, L_00000127dbdb23a0, C4<>;
S_00000127db932980 .scope task, "sm" "sm" 2 313, 2 313 0, S_00000127dba02410;
 .timescale -9 -12;
v00000127dbdb18d0_0 .var/s "in2", 31 0;
v00000127dbdb06b0_0 .var "pcnt", 31 0;
E_00000127db9f52f0 .event anyedge, v00000127dbdaece0_0;
TD_fir_tb.sm ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb3ca0_0, 0;
    %wait E_00000127db9f1d70;
T_2.6 ;
    %load/vec4 v00000127dbdb3160_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_00000127db9f52f0;
    %jmp T_2.6;
T_2.7 ;
T_2.8 ;
    %load/vec4 v00000127dbdb3160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %wait E_00000127db9f1d70;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v00000127dbdb3980_0;
    %load/vec4 v00000127dbdb18d0_0;
    %cmp/ne;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 323 "$display", "[ERROR] [Pattern %d] Golden answer: %d, Your answer: %d", v00000127dbdb06b0_0, v00000127dbdb18d0_0, v00000127dbdb3980_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb2620_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 327 "$display", "[PASS] [Pattern %d] Golden answer: %d, Your answer: %d", v00000127dbdb06b0_0, v00000127dbdb18d0_0, v00000127dbdb3980_0 {0 0 0};
T_2.11 ;
    %wait E_00000127db9f1d70;
    %end;
S_00000127dba0cb00 .scope task, "ss" "ss" 2 300, 2 300 0, S_00000127dba02410;
 .timescale -9 -12;
v00000127dbdb1330_0 .var/s "in1", 31 0;
TD_fir_tb.ss ;
    %wait E_00000127db9f1d70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb2800_0, 0;
    %load/vec4 v00000127dbdb1330_0;
    %assign/vec4 v00000127dbdb3e80_0, 0;
    %wait E_00000127db9f1d70;
T_3.12 ;
    %load/vec4 v00000127dbdb3520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.13, 8;
    %wait E_00000127db9f1d70;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_00000127dba0cc90 .scope module, "tap_RAM" "bram11" 2 110, 3 3 0, S_00000127dba02410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_00000127dbe0e0c0 .functor AND 32, L_00000127dbe0c8d0, L_00000127dbe0c6f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000127dbe0ea60 .functor BUFZ 12, L_00000127dbdb2580, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v00000127dbdb13d0_0 .net "A", 11 0, L_00000127dbdb2580;  alias, 1 drivers
v00000127dbdb15b0_0 .net "CLK", 0 0, v00000127dbdb2b20_0;  alias, 1 drivers
v00000127dbdb0c50_0 .net "Di", 31 0, L_00000127db9cf430;  alias, 1 drivers
v00000127dbdb1dd0_0 .net "Do", 31 0, L_00000127dbe0e0c0;  alias, 1 drivers
v00000127dbdb1830_0 .net "EN", 0 0, L_00000127db9cf5f0;  alias, 1 drivers
v00000127dbdb0cf0 .array "RAM", 0 11, 31 0;
v00000127dbdb1ab0_0 .net "WA", 11 0, L_00000127dbe0ea60;  1 drivers
v00000127dbdb1470_0 .net "WE", 3 0, L_00000127dbdb29e0;  alias, 1 drivers
v00000127dbdb0d90_0 .net *"_ivl_0", 31 0, L_00000127dbe0c8d0;  1 drivers
v00000127dbdb1bf0_0 .net *"_ivl_2", 31 0, L_00000127dbe0c6f0;  1 drivers
v00000127dbdb0f70_0 .net *"_ivl_4", 11 0, L_00000127dbe0dc30;  1 drivers
v00000127dbdb01b0_0 .net *"_ivl_6", 9 0, L_00000127dbe0c510;  1 drivers
L_00000127dbdb40d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000127dbdb1650_0 .net *"_ivl_8", 1 0, L_00000127dbdb40d8;  1 drivers
v00000127dbdb1010_0 .var "r_A", 11 0;
LS_00000127dbe0c8d0_0_0 .concat [ 1 1 1 1], L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0;
LS_00000127dbe0c8d0_0_4 .concat [ 1 1 1 1], L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0;
LS_00000127dbe0c8d0_0_8 .concat [ 1 1 1 1], L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0;
LS_00000127dbe0c8d0_0_12 .concat [ 1 1 1 1], L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0;
LS_00000127dbe0c8d0_0_16 .concat [ 1 1 1 1], L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0;
LS_00000127dbe0c8d0_0_20 .concat [ 1 1 1 1], L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0;
LS_00000127dbe0c8d0_0_24 .concat [ 1 1 1 1], L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0;
LS_00000127dbe0c8d0_0_28 .concat [ 1 1 1 1], L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0, L_00000127db9cf5f0;
LS_00000127dbe0c8d0_1_0 .concat [ 4 4 4 4], LS_00000127dbe0c8d0_0_0, LS_00000127dbe0c8d0_0_4, LS_00000127dbe0c8d0_0_8, LS_00000127dbe0c8d0_0_12;
LS_00000127dbe0c8d0_1_4 .concat [ 4 4 4 4], LS_00000127dbe0c8d0_0_16, LS_00000127dbe0c8d0_0_20, LS_00000127dbe0c8d0_0_24, LS_00000127dbe0c8d0_0_28;
L_00000127dbe0c8d0 .concat [ 16 16 0 0], LS_00000127dbe0c8d0_1_0, LS_00000127dbe0c8d0_1_4;
L_00000127dbe0c6f0 .array/port v00000127dbdb0cf0, L_00000127dbe0dc30;
L_00000127dbe0c510 .part v00000127dbdb1010_0, 2, 10;
L_00000127dbe0dc30 .concat [ 10 2 0 0], L_00000127dbe0c510, L_00000127dbdb40d8;
    .scope S_00000127db9cde70;
T_4 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9dbbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000127dbdb1790_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000127dbdb1790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000127dbdb1790_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000127dbdb1a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.9, 9;
    %load/vec4 v00000127db9fd9a0_0;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000127dbdb1790_0, 0;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaeb00_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000127dbdae240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v00000127dbdafdc0_0;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000127dbdb1790_0, 0;
T_4.10 ;
    %load/vec4 v00000127dbdae240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.15, 9;
    %load/vec4 v00000127db9dc0e0_0;
    %nor/r;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdaeb00_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaeb00_0, 0;
T_4.14 ;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaeb00_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000127db9cde70;
T_5 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9dbbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb1c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdae1a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000127dbdaf820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000127dbdafe60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaef60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000127dbdb0930_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v00000127dbdb0a70_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000127dbdb1790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v00000127dbdaeec0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_5.10, 5;
    %load/vec4 v00000127dbdb1a10_0;
    %nor/r;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000127dbdaf1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdaed80_0, 0;
    %load/vec4 v00000127dbdaeec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %load/vec4 v00000127dbdaf820_0;
    %addi 4, 0, 12;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %assign/vec4 v00000127dbdaf820_0, 0;
    %load/vec4 v00000127dbdafe60_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000127dbdafe60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000127dbdae4c0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb0570_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000127dbdafe60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaed80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000127dbdaf1e0_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000127dbdb09d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb1c90_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000127dbdaf1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdaed80_0, 0;
    %load/vec4 v00000127dbdaeec0_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %load/vec4 v00000127dbdaf820_0;
    %addi 4, 0, 12;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %assign/vec4 v00000127dbdaf820_0, 0;
    %load/vec4 v00000127dbdaeec0_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %load/vec4 v00000127dbdafe60_0;
    %addi 1, 0, 4;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %assign/vec4 v00000127dbdafe60_0, 0;
    %load/vec4 v00000127dbdae380_0;
    %assign/vec4 v00000127dbdae4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdaef60_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v00000127dbdaece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaef60_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000127dbdaf1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb1c90_0, 0;
T_5.20 ;
T_5.14 ;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000127dbdaf1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaed80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb1c90_0, 0;
    %load/vec4 v00000127dbdaf000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdae1a0_0, 0;
T_5.21 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000127db9cde70;
T_6 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127dbdafa00_0;
    %assign/vec4 v00000127dbdafbe0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000127db9cde70;
T_7 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9dbbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000127dbdaee20_0, 0;
    %pushi/vec4 40, 0, 12;
    %assign/vec4 v00000127dbdae600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdae6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaf5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000127db9dc680_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000127dbdaf3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000127db9dba00_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %assign/vec4 v00000127dbdaf5a0_0, 0;
    %load/vec4 v00000127db9dba00_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v00000127dbdaee20_0;
    %addi 4, 0, 12;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v00000127dbdaee20_0, 0;
    %load/vec4 v00000127db9dba00_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %load/vec4 v00000127dbdb1150_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v00000127db9dbfa0_0;
    %cmpi/e 40, 0, 12;
    %flag_mov 9, 4;
    %jmp/0 T_7.10, 9;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_7.11, 9;
T_7.10 ; End of true expr.
    %load/vec4 v00000127db9dbfa0_0;
    %addi 4, 0, 12;
    %jmp/0 T_7.11, 9;
 ; End of false expr.
    %blend;
T_7.11;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %assign/vec4 v00000127dbdae600_0, 0;
    %load/vec4 v00000127db9dba00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.14, 4;
    %load/vec4 v00000127db9dbfa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 40, 0, 12;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v00000127db9dba00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_7.15, 9;
    %load/vec4 v00000127db9dbfa0_0;
    %subi 4, 0, 12;
    %jmp/1 T_7.16, 9;
T_7.15 ; End of true expr.
    %load/vec4 v00000127dbdb1150_0;
    %jmp/0 T_7.16, 9;
 ; End of false expr.
    %blend;
T_7.16;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v00000127dbdb1150_0, 0;
    %load/vec4 v00000127db9dba00_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %load/vec4 v00000127db9dba00_0;
    %addi 1, 0, 4;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %assign/vec4 v00000127db9dc680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdae6a0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdaf5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdae6a0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000127db9cde70;
T_8 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9dbbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9dc040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdafa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb1d30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000127dbdaf6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v00000127dbdaece0_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000127dbdb1790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.5 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v00000127dbdae2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v00000127db9dc0e0_0;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaff00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdafa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb1d30_0, 0;
    %load/vec4 v00000127db9dbf00_0;
    %assign/vec4 v00000127dbdae560_0, 0;
    %load/vec4 v00000127db9dbfa0_0;
    %assign/vec4 v00000127dbdb0070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127db9dc040_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v00000127dbdae2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.13, 9;
    %load/vec4 v00000127db9dc0e0_0;
    %nor/r;
    %and;
T_8.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdaff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9dc040_0, 0;
T_8.11 ;
T_8.9 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdaff00_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000127db9cde70;
T_9 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127dbdaf320_0;
    %assign/vec4 v00000127dbdae060_0, 0;
    %load/vec4 v00000127db9dbbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000127dbdaf780_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000127dbdaece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000127dbdaf780_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000127dbdae060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v00000127dbdaf780_0;
    %load/vec4 v00000127dbdafb40_0;
    %load/vec4 v00000127dbdaf460_0;
    %mul;
    %add;
    %assign/vec4 v00000127dbdaf780_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000127db9cde70;
T_10 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127dbdaf320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000127dbdaf960_0;
    %assign/vec4 v00000127dbdae920_0, 0;
    %load/vec4 v00000127dbdaf500_0;
    %assign/vec4 v00000127dbdaf280_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000127db9cde70;
T_11 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9dbbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fe300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb11f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fd9a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000127db9fe260_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v00000127db9fe3a0_0;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000127db9fdfe0_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.7, 5;
    %load/vec4 v00000127db9fdfe0_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127db9fe300_0, 0;
    %load/vec4 v00000127db9fdfe0_0;
    %subi 32, 0, 12;
    %assign/vec4 v00000127dbdb02f0_0, 0;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fe300_0, 0;
T_11.6 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fe300_0, 0;
T_11.3 ;
    %load/vec4 v00000127dbdb0110_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v00000127dbdb1290_0;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdb11f0_0, 0;
    %load/vec4 v00000127db9fdfe0_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.13, 5;
    %load/vec4 v00000127db9fdfe0_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v00000127dbdb0b10_0;
    %assign/vec4 v00000127dbdb0610_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %load/vec4 v00000127db9fdfe0_0;
    %cmpi/e 16, 0, 12;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v00000127dbdb0b10_0;
    %assign/vec4 v00000127dbdaeba0_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v00000127db9fdfe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.18, 4;
    %load/vec4 v00000127dbdb0b10_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127db9fd9a0_0, 0;
T_11.16 ;
T_11.15 ;
T_11.12 ;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb11f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fd9a0_0, 0;
T_11.9 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000127db9cde70;
T_12 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9fdb80_0;
    %load/vec4 v00000127db9fdae0_0;
    %and;
    %load/vec4 v00000127dbdb1d30_0;
    %or;
    %assign/vec4 v00000127dbdb1970_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000127db9cde70;
T_13 ;
    %wait E_00000127db9f1630;
    %load/vec4 v00000127dbdb1790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v00000127db9fda40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.7, 4;
    %load/vec4 v00000127dbdae7e0_0;
    %and;
T_13.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v00000127db9fda40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.11, 4;
    %load/vec4 v00000127dbdae7e0_0;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v00000127db9fd9a0_0;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v00000127dbdb04d0_0;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
T_13.9 ;
T_13.6 ;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v00000127db9fda40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.14, 4;
    %load/vec4 v00000127dbdae7e0_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v00000127db9fdfe0_0;
    %cmpi/e 16, 0, 12;
    %flag_get/vec4 4;
    %jmp/0 T_13.17, 4;
    %load/vec4 v00000127dbdae7e0_0;
    %and;
T_13.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v00000127dbdaeba0_0;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v00000127dbdb04d0_0;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
T_13.16 ;
T_13.13 ;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v00000127db9fda40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.20, 4;
    %load/vec4 v00000127dbdae7e0_0;
    %and;
T_13.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v00000127dbdb04d0_0;
    %store/vec4 v00000127dbdaf0a0_0, 0, 32;
T_13.19 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000127db9cde70;
T_14 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9dbbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fde00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdafd20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000127db9fdae0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.5, 10;
    %load/vec4 v00000127db9fdb80_0;
    %and;
T_14.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v00000127dbdae7e0_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000127db9fda40_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_14.8, 5;
    %load/vec4 v00000127db9fda40_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127db9fde00_0, 0;
    %load/vec4 v00000127db9fda40_0;
    %subi 32, 0, 12;
    %assign/vec4 v00000127dbdb1510_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v00000127db9fda40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127db9fde00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v00000127db9fdfe0_0;
    %cmpi/e 16, 0, 12;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127db9fde00_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fde00_0, 0;
T_14.12 ;
T_14.10 ;
T_14.7 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000127db9fdae0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.16, 10;
    %load/vec4 v00000127db9fdb80_0;
    %and;
T_14.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v00000127dbdae7e0_0;
    %nor/r;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fde00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000127dbdafd20_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127db9fde00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdafd20_0, 0;
T_14.14 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000127dba0cc90;
T_15 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127dbdb13d0_0;
    %assign/vec4 v00000127dbdb1010_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_00000127dba0cc90;
T_16 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127dbdb1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000127dbdb1470_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000127dbdb0c50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000127dbdb1ab0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000127dbdb0cf0, 0, 4;
T_16.2 ;
    %load/vec4 v00000127dbdb1470_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v00000127dbdb0c50_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000127dbdb1ab0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000127dbdb0cf0, 4, 5;
T_16.4 ;
    %load/vec4 v00000127dbdb1470_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v00000127dbdb0c50_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000127dbdb1ab0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000127dbdb0cf0, 4, 5;
T_16.6 ;
    %load/vec4 v00000127dbdb1470_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v00000127dbdb0c50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000127dbdb1ab0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000127dbdb0cf0, 4, 5;
T_16.8 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000127db9d84a0;
T_17 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9fe080_0;
    %assign/vec4 v00000127db9ff3e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000127db9d84a0;
T_18 ;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127db9fe1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000127db9fdcc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000127db9ff0c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000127db9ff160_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000127db9fe760, 0, 4;
T_18.2 ;
    %load/vec4 v00000127db9fdcc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v00000127db9ff0c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000127db9ff160_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000127db9fe760, 4, 5;
T_18.4 ;
    %load/vec4 v00000127db9fdcc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v00000127db9ff0c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000127db9ff160_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000127db9fe760, 4, 5;
T_18.6 ;
    %load/vec4 v00000127db9fdcc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v00000127db9ff0c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000127db9ff160_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000127db9fe760, 4, 5;
T_18.8 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000127dba02410;
T_19 ;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v00000127dbdb2f80_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_00000127dba02410;
T_20 ;
    %vpi_call 2 133 "$dumpfile", "fir.vcd" {0 0 0};
    %vpi_call 2 134 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
    .scope S_00000127dba02410;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000127dbdb2b20_0, 0, 1;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v00000127dbdb2b20_0;
    %inv;
    %store/vec4 v00000127dbdb2b20_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_00000127dba02410;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000127dbdb26c0_0, 0, 1;
    %wait E_00000127db9f1d70;
    %wait E_00000127db9f1d70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000127dbdb26c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000127dba02410;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127dbdb2c60_0, 0, 32;
    %vpi_func 2 156 "$fopen" 32, "./fir/samples_triangular_wave.dat", "r" {0 0 0};
    %store/vec4 v00000127dbdb16f0_0, 0, 32;
    %vpi_func 2 157 "$fopen" 32, "./fir/out_gold.dat", "r" {0 0 0};
    %store/vec4 v00000127dbdb3ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127dbdb3b60_0, 0, 32;
T_23.0 ;
    %load/vec4 v00000127dbdb3b60_0;
    %cmpi/s 600, 0, 32;
    %jmp/0xz T_23.1, 5;
    %vpi_func 2 159 "$fscanf" 32, v00000127dbdb16f0_0, "%d", &A<v00000127dbdb10b0, v00000127dbdb3b60_0 > {0 0 0};
    %store/vec4 v00000127dbdb3c00_0, 0, 32;
    %vpi_func 2 160 "$fscanf" 32, v00000127dbdb3ac0_0, "%d", &A<v00000127dbdb2d00, v00000127dbdb3b60_0 > {0 0 0};
    %store/vec4 v00000127dbdb3f20_0, 0, 32;
    %load/vec4 v00000127dbdb2c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000127dbdb2c60_0, 0, 32;
    %load/vec4 v00000127dbdb3b60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000127dbdb3b60_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_00000127dba02410;
T_24 ;
    %vpi_call 2 168 "$display", "------------Start simulation-----------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000127dbdb2800_0, 0, 1;
    %vpi_call 2 170 "$display", "----Start the data input(AXI-Stream)----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127dbdb2760_0, 0, 32;
T_24.0 ;
    %load/vec4 v00000127dbdb2760_0;
    %load/vec4 v00000127dbdb2c60_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000127dbdb2260_0, 0, 1;
    %ix/getv/s 4, v00000127dbdb2760_0;
    %load/vec4a v00000127dbdb10b0, 4;
    %store/vec4 v00000127dbdb1330_0, 0, 32;
    %fork TD_fir_tb.ss, S_00000127dba0cb00;
    %join;
    %load/vec4 v00000127dbdb2760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000127dbdb2760_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000127db9fdea0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127db9fec60_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v00000127db9fdd60_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_00000127db9641e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0250_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000127dbdb2260_0, 0, 1;
    %ix/load 4, 599, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000127dbdb10b0, 4;
    %store/vec4 v00000127dbdb1330_0, 0, 32;
    %fork TD_fir_tb.ss, S_00000127dba0cb00;
    %join;
    %vpi_call 2 179 "$display", "------End the data input(AXI-Stream)------" {0 0 0};
    %end;
    .thread T_24;
    .scope S_00000127dba02410;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000127dbdb2620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000127dbdb33e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000127dbdb3ca0_0, 0, 1;
T_25.0 ;
    %load/vec4 v00000127dbdb3160_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_25.1, 6;
    %wait E_00000127db9f52f0;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127dbdb3a20_0, 0, 32;
T_25.2 ;
    %load/vec4 v00000127dbdb3a20_0;
    %load/vec4 v00000127dbdb2c60_0;
    %cmp/u;
    %jmp/0xz T_25.3, 5;
    %ix/getv/s 4, v00000127dbdb3a20_0;
    %load/vec4a v00000127dbdb2d00, 4;
    %store/vec4 v00000127dbdb18d0_0, 0, 32;
    %load/vec4 v00000127dbdb3a20_0;
    %store/vec4 v00000127dbdb06b0_0, 0, 32;
    %fork TD_fir_tb.sm, S_00000127db932980;
    %join;
    %load/vec4 v00000127dbdb3a20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000127dbdb3a20_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000127db9fdea0_0, 0, 12;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000127db9fec60_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000127db9fdd60_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_00000127db9641e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0250_0, 0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000127db9fdea0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000127db9fec60_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000127db9fdd60_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_00000127db9641e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0250_0, 0;
    %load/vec4 v00000127dbdb2620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000127dbdb38e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call 2 198 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call 2 199 "$display", "-----------Congratulations! Pass-------------" {0 0 0};
    %jmp T_25.5;
T_25.4 ;
    %vpi_call 2 202 "$display", "--------Simulation Failed---------" {0 0 0};
T_25.5 ;
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_00000127dba02410;
T_26 ;
T_26.0 ;
    %load/vec4 v00000127dbdb2f80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.1, 5;
    %wait E_00000127db9f1d70;
    %load/vec4 v00000127dbdb2f80_0;
    %subi 1, 0, 32;
    %store/vec4 v00000127dbdb2f80_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 2 214 "$display", $time, "Simualtion Hang ...." {0 0 0};
    %vpi_call 2 215 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000127dba02410;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 4294967286, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 63, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 4294967286, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000127dbdb3020, 4, 0;
    %end;
    .thread T_27;
    .scope S_00000127dba02410;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000127dbdb38e0_0, 0, 1;
    %vpi_call 2 237 "$display", "----Start the coefficient input(AXI-lite)----" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v00000127db9ff020_0, 0, 12;
    %load/vec4 v00000127dbdb2c60_0;
    %store/vec4 v00000127db9fe6c0_0, 0, 32;
    %fork TD_fir_tb.config_write, S_00000127db9d8310;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127dbdb3a20_0, 0, 32;
T_28.0 ;
    %load/vec4 v00000127dbdb3a20_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000127dbdb3a20_0;
    %muli 4, 0, 32;
    %add;
    %pad/u 12;
    %store/vec4 v00000127db9ff020_0, 0, 12;
    %ix/getv/s 4, v00000127dbdb3a20_0;
    %load/vec4a v00000127dbdb3020, 4;
    %store/vec4 v00000127db9fe6c0_0, 0, 32;
    %fork TD_fir_tb.config_write, S_00000127db9d8310;
    %join;
    %load/vec4 v00000127dbdb3a20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000127dbdb3a20_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb2120_0, 0;
    %vpi_call 2 245 "$display", " Check Coefficient ..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000127dbdb3a20_0, 0, 32;
T_28.2 ;
    %load/vec4 v00000127dbdb3a20_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000127dbdb3a20_0;
    %muli 4, 0, 32;
    %add;
    %pad/u 12;
    %store/vec4 v00000127db9fdea0_0, 0, 12;
    %ix/getv/s 4, v00000127dbdb3a20_0;
    %load/vec4a v00000127dbdb3020, 4;
    %store/vec4 v00000127db9fec60_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000127db9fdd60_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_00000127db9641e0;
    %join;
    %load/vec4 v00000127dbdb3a20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000127dbdb3a20_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0250_0, 0;
    %vpi_call 2 250 "$display", " Tape programming done ..." {0 0 0};
    %vpi_call 2 251 "$display", " Start FIR" {0 0 0};
    %wait E_00000127db9f1d70;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000127db9ff020_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000127db9fe6c0_0, 0, 32;
    %fork TD_fir_tb.config_write, S_00000127db9d8310;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb0890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000127dbdb2120_0, 0;
    %vpi_call 2 255 "$display", "----End the coefficient input(AXI-lite)----" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./fir/tb/fir_tb.v";
    "./bram/bram11.v";
    "./fir/rtl/fir.v";
