<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_138_p2" SOURCE="equalizer.cpp:76" VARIABLE="icmp_ln76" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_144_p2" SOURCE="equalizer.cpp:76" VARIABLE="add_ln76" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_167_p2" SOURCE="equalizer.cpp:79" VARIABLE="add_ln79" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="accumulate_1_fu_209_p2" SOURCE="equalizer.cpp:79" VARIABLE="accumulate_1" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_175_p2" SOURCE="equalizer.cpp:51" VARIABLE="icmp_ln51" MODULE="equalizer_Pipeline_VITIS_LOOP_51_1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_181_p2" SOURCE="equalizer.cpp:51" VARIABLE="add_ln51" MODULE="equalizer_Pipeline_VITIS_LOOP_51_1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_203_p2" SOURCE="equalizer.cpp:57" VARIABLE="add_ln57" MODULE="equalizer_Pipeline_VITIS_LOOP_51_1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_247_p2" SOURCE="equalizer.cpp:57" VARIABLE="add_ln57_1" MODULE="equalizer_Pipeline_VITIS_LOOP_51_1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="coefs_2_d0" SOURCE="equalizer.cpp:58" VARIABLE="add_ln58" MODULE="equalizer_Pipeline_VITIS_LOOP_51_1" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="coefs_2_U" SOURCE="equalizer.cpp:21" VARIABLE="coefs_2" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="equalizer.cpp:84" VARIABLE="mul_ln84" MODULE="equalizer" LOOP="Running_Loop" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="accumulate_fu_597_p2" SOURCE="equalizer.cpp:84" VARIABLE="accumulate" MODULE="equalizer" LOOP="Running_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_661_p2" SOURCE="equalizer.cpp:43" VARIABLE="add_ln43" MODULE="equalizer" LOOP="Coef_Clear_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_686_p2" SOURCE="equalizer.cpp:42" VARIABLE="add_ln42" MODULE="equalizer" LOOP="Coef_Clear_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_692_p2" SOURCE="equalizer.cpp:48" VARIABLE="icmp_ln48" MODULE="equalizer" LOOP="Coef_Read_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_698_p2" SOURCE="equalizer.cpp:48" VARIABLE="j_1" MODULE="equalizer" LOOP="Coef_Read_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_fu_704_p2" SOURCE="equalizer.cpp:67" VARIABLE="icmp_ln67" MODULE="equalizer" LOOP="Running_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_1_fu_710_p3" SOURCE="equalizer.cpp:17" VARIABLE="select_ln17_1" MODULE="equalizer" LOOP="Running_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_571_p2" SOURCE="equalizer.cpp:34" VARIABLE="icmp_ln34" MODULE="equalizer" LOOP="Running_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_fu_577_p3" SOURCE="equalizer.cpp:17" VARIABLE="select_ln17" MODULE="equalizer" LOOP="Running_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="signal_shift_reg_U" SOURCE="" VARIABLE="signal_shift_reg" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="equalizer" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="equalizer" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
