// Generated by CIRCT unknown git version
module SIMDadd(	// file.cleaned.mlir:2:3
  input  [15:0] A,	// file.cleaned.mlir:2:25
                B,	// file.cleaned.mlir:2:38
  input         H,	// file.cleaned.mlir:2:51
                O,	// file.cleaned.mlir:2:63
                Q,	// file.cleaned.mlir:2:75
                sub,	// file.cleaned.mlir:2:87
  output [15:0] Cout	// file.cleaned.mlir:2:102
);

  wire [15:0] B_real = {16{sub}} ^ B;	// file.cleaned.mlir:6:10, :7:10
  wire [4:0]  _GEN = {4'h0, sub};	// file.cleaned.mlir:4:14, :12:10
  wire [4:0]  C0 = {1'h0, A[3:0]} + {1'h0, B_real[3:0]} + _GEN;	// file.cleaned.mlir:5:14, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10
  wire [4:0]  _GEN_0 = {4'h0, O};	// file.cleaned.mlir:4:14, :20:11
  wire [4:0]  _GEN_1 = {4'h0, H};	// file.cleaned.mlir:4:14, :21:11
  wire [4:0]  _GEN_2 = _GEN_0 | _GEN_1;	// file.cleaned.mlir:20:11, :21:11, :22:11
  wire [4:0]  _GEN_3 = {4'h0, Q};	// file.cleaned.mlir:4:14, :24:11
  wire [4:0]  _GEN_4 = _GEN_3 & _GEN;	// file.cleaned.mlir:12:10, :24:11, :25:11
  wire [4:0]  C1 =
    {1'h0, A[7:4]} + {1'h0, B_real[7:4]} + ({4'h0, C0[4]} & _GEN_2) + _GEN_4;	// file.cleaned.mlir:4:14, :5:14, :7:10, :13:10, :14:10, :15:10, :16:11, :17:11, :18:11, :19:11, :22:11, :23:11, :25:11, :26:11
  wire [4:0]  C2 =
    {1'h0, A[11:8]} + {1'h0, B_real[11:8]} + ({4'h0, C1[4]} & _GEN_1)
    + ((_GEN_3 | _GEN_0) & _GEN);	// file.cleaned.mlir:4:14, :5:14, :7:10, :12:10, :20:11, :21:11, :24:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11
  assign Cout =
    {A[15:12] + B_real[15:12] + ({3'h0, C2[4]} & _GEN_2[3:0]) + _GEN_4[3:0],
     C2[3:0],
     C1[3:0],
     C0[3:0]};	// file.cleaned.mlir:3:14, :7:10, :13:10, :22:11, :25:11, :26:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:5
endmodule

