Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d18f2812358840d29db78b504dce1e6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sha256_behav xil_defaultlib.tb_sha256 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/shish/Desktop/work/SeRFI/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sha256_k_constants
Compiling module xil_defaultlib.sha256_w_mem
Compiling module xil_defaultlib.sha256_core
Compiling module xil_defaultlib.sha256
Compiling module xil_defaultlib.tb_sha256
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sha256_behav
