// Seed: 1182047510
macromodule module_0 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5,
    input tri0 id_6
);
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input uwire id_5
);
  assign id_1 = id_5;
  wire id_7;
  always_latch id_0 <= 1;
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_3, id_4, id_3, id_1, id_3, id_5
  );
  wire id_10;
endmodule
