Warning (10268): Verilog HDL information at SIPO.sv(7): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.0/ECE_272_Final_Project/SIPO.sv Line: 7
