
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//loadkeys_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013b0 <.init>:
  4013b0:	stp	x29, x30, [sp, #-16]!
  4013b4:	mov	x29, sp
  4013b8:	bl	401dc0 <ferror@plt+0x640>
  4013bc:	ldp	x29, x30, [sp], #16
  4013c0:	ret

Disassembly of section .plt:

00000000004013d0 <memcpy@plt-0x20>:
  4013d0:	stp	x16, x30, [sp, #-16]!
  4013d4:	adrp	x16, 432000 <ferror@plt+0x30880>
  4013d8:	ldr	x17, [x16, #4088]
  4013dc:	add	x16, x16, #0xff8
  4013e0:	br	x17
  4013e4:	nop
  4013e8:	nop
  4013ec:	nop

00000000004013f0 <memcpy@plt>:
  4013f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4013f4:	ldr	x17, [x16]
  4013f8:	add	x16, x16, #0x0
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 433000 <ferror@plt+0x31880>
  401404:	ldr	x17, [x16, #8]
  401408:	add	x16, x16, #0x8
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 433000 <ferror@plt+0x31880>
  401414:	ldr	x17, [x16, #16]
  401418:	add	x16, x16, #0x10
  40141c:	br	x17

0000000000401420 <__sprintf_chk@plt>:
  401420:	adrp	x16, 433000 <ferror@plt+0x31880>
  401424:	ldr	x17, [x16, #24]
  401428:	add	x16, x16, #0x18
  40142c:	br	x17

0000000000401430 <exit@plt>:
  401430:	adrp	x16, 433000 <ferror@plt+0x31880>
  401434:	ldr	x17, [x16, #32]
  401438:	add	x16, x16, #0x20
  40143c:	br	x17

0000000000401440 <__xpg_strerror_r@plt>:
  401440:	adrp	x16, 433000 <ferror@plt+0x31880>
  401444:	ldr	x17, [x16, #40]
  401448:	add	x16, x16, #0x28
  40144c:	br	x17

0000000000401450 <readlink@plt>:
  401450:	adrp	x16, 433000 <ferror@plt+0x31880>
  401454:	ldr	x17, [x16, #48]
  401458:	add	x16, x16, #0x30
  40145c:	br	x17

0000000000401460 <fputc@plt>:
  401460:	adrp	x16, 433000 <ferror@plt+0x31880>
  401464:	ldr	x17, [x16, #56]
  401468:	add	x16, x16, #0x38
  40146c:	br	x17

0000000000401470 <__memcpy_chk@plt>:
  401470:	adrp	x16, 433000 <ferror@plt+0x31880>
  401474:	ldr	x17, [x16, #64]
  401478:	add	x16, x16, #0x40
  40147c:	br	x17

0000000000401480 <__snprintf_chk@plt>:
  401480:	adrp	x16, 433000 <ferror@plt+0x31880>
  401484:	ldr	x17, [x16, #72]
  401488:	add	x16, x16, #0x48
  40148c:	br	x17

0000000000401490 <fclose@plt>:
  401490:	adrp	x16, 433000 <ferror@plt+0x31880>
  401494:	ldr	x17, [x16, #80]
  401498:	add	x16, x16, #0x50
  40149c:	br	x17

00000000004014a0 <fopen@plt>:
  4014a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014a4:	ldr	x17, [x16, #88]
  4014a8:	add	x16, x16, #0x58
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014b4:	ldr	x17, [x16, #96]
  4014b8:	add	x16, x16, #0x60
  4014bc:	br	x17

00000000004014c0 <open@plt>:
  4014c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014c4:	ldr	x17, [x16, #104]
  4014c8:	add	x16, x16, #0x68
  4014cc:	br	x17

00000000004014d0 <__strcpy_chk@plt>:
  4014d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014d4:	ldr	x17, [x16, #112]
  4014d8:	add	x16, x16, #0x70
  4014dc:	br	x17

00000000004014e0 <popen@plt>:
  4014e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014e4:	ldr	x17, [x16, #120]
  4014e8:	add	x16, x16, #0x78
  4014ec:	br	x17

00000000004014f0 <strncmp@plt>:
  4014f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014f4:	ldr	x17, [x16, #128]
  4014f8:	add	x16, x16, #0x80
  4014fc:	br	x17

0000000000401500 <bindtextdomain@plt>:
  401500:	adrp	x16, 433000 <ferror@plt+0x31880>
  401504:	ldr	x17, [x16, #136]
  401508:	add	x16, x16, #0x88
  40150c:	br	x17

0000000000401510 <__libc_start_main@plt>:
  401510:	adrp	x16, 433000 <ferror@plt+0x31880>
  401514:	ldr	x17, [x16, #144]
  401518:	add	x16, x16, #0x90
  40151c:	br	x17

0000000000401520 <__printf_chk@plt>:
  401520:	adrp	x16, 433000 <ferror@plt+0x31880>
  401524:	ldr	x17, [x16, #152]
  401528:	add	x16, x16, #0x98
  40152c:	br	x17

0000000000401530 <memset@plt>:
  401530:	adrp	x16, 433000 <ferror@plt+0x31880>
  401534:	ldr	x17, [x16, #160]
  401538:	add	x16, x16, #0xa0
  40153c:	br	x17

0000000000401540 <__vfprintf_chk@plt>:
  401540:	adrp	x16, 433000 <ferror@plt+0x31880>
  401544:	ldr	x17, [x16, #168]
  401548:	add	x16, x16, #0xa8
  40154c:	br	x17

0000000000401550 <calloc@plt>:
  401550:	adrp	x16, 433000 <ferror@plt+0x31880>
  401554:	ldr	x17, [x16, #176]
  401558:	add	x16, x16, #0xb0
  40155c:	br	x17

0000000000401560 <strcasecmp@plt>:
  401560:	adrp	x16, 433000 <ferror@plt+0x31880>
  401564:	ldr	x17, [x16, #184]
  401568:	add	x16, x16, #0xb8
  40156c:	br	x17

0000000000401570 <realloc@plt>:
  401570:	adrp	x16, 433000 <ferror@plt+0x31880>
  401574:	ldr	x17, [x16, #192]
  401578:	add	x16, x16, #0xc0
  40157c:	br	x17

0000000000401580 <getc@plt>:
  401580:	adrp	x16, 433000 <ferror@plt+0x31880>
  401584:	ldr	x17, [x16, #200]
  401588:	add	x16, x16, #0xc8
  40158c:	br	x17

0000000000401590 <strdup@plt>:
  401590:	adrp	x16, 433000 <ferror@plt+0x31880>
  401594:	ldr	x17, [x16, #208]
  401598:	add	x16, x16, #0xd0
  40159c:	br	x17

00000000004015a0 <strerror@plt>:
  4015a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015a4:	ldr	x17, [x16, #216]
  4015a8:	add	x16, x16, #0xd8
  4015ac:	br	x17

00000000004015b0 <close@plt>:
  4015b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015b4:	ldr	x17, [x16, #224]
  4015b8:	add	x16, x16, #0xe0
  4015bc:	br	x17

00000000004015c0 <strrchr@plt>:
  4015c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015c4:	ldr	x17, [x16, #232]
  4015c8:	add	x16, x16, #0xe8
  4015cc:	br	x17

00000000004015d0 <__gmon_start__@plt>:
  4015d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015d4:	ldr	x17, [x16, #240]
  4015d8:	add	x16, x16, #0xf0
  4015dc:	br	x17

00000000004015e0 <abort@plt>:
  4015e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015e4:	ldr	x17, [x16, #248]
  4015e8:	add	x16, x16, #0xf8
  4015ec:	br	x17

00000000004015f0 <access@plt>:
  4015f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015f4:	ldr	x17, [x16, #256]
  4015f8:	add	x16, x16, #0x100
  4015fc:	br	x17

0000000000401600 <textdomain@plt>:
  401600:	adrp	x16, 433000 <ferror@plt+0x31880>
  401604:	ldr	x17, [x16, #264]
  401608:	add	x16, x16, #0x108
  40160c:	br	x17

0000000000401610 <getopt_long@plt>:
  401610:	adrp	x16, 433000 <ferror@plt+0x31880>
  401614:	ldr	x17, [x16, #272]
  401618:	add	x16, x16, #0x110
  40161c:	br	x17

0000000000401620 <__fprintf_chk@plt>:
  401620:	adrp	x16, 433000 <ferror@plt+0x31880>
  401624:	ldr	x17, [x16, #280]
  401628:	add	x16, x16, #0x118
  40162c:	br	x17

0000000000401630 <strcmp@plt>:
  401630:	adrp	x16, 433000 <ferror@plt+0x31880>
  401634:	ldr	x17, [x16, #288]
  401638:	add	x16, x16, #0x120
  40163c:	br	x17

0000000000401640 <__ctype_b_loc@plt>:
  401640:	adrp	x16, 433000 <ferror@plt+0x31880>
  401644:	ldr	x17, [x16, #296]
  401648:	add	x16, x16, #0x128
  40164c:	br	x17

0000000000401650 <strtol@plt>:
  401650:	adrp	x16, 433000 <ferror@plt+0x31880>
  401654:	ldr	x17, [x16, #304]
  401658:	add	x16, x16, #0x130
  40165c:	br	x17

0000000000401660 <fread@plt>:
  401660:	adrp	x16, 433000 <ferror@plt+0x31880>
  401664:	ldr	x17, [x16, #312]
  401668:	add	x16, x16, #0x138
  40166c:	br	x17

0000000000401670 <free@plt>:
  401670:	adrp	x16, 433000 <ferror@plt+0x31880>
  401674:	ldr	x17, [x16, #320]
  401678:	add	x16, x16, #0x140
  40167c:	br	x17

0000000000401680 <__strcat_chk@plt>:
  401680:	adrp	x16, 433000 <ferror@plt+0x31880>
  401684:	ldr	x17, [x16, #328]
  401688:	add	x16, x16, #0x148
  40168c:	br	x17

0000000000401690 <scandir@plt>:
  401690:	adrp	x16, 433000 <ferror@plt+0x31880>
  401694:	ldr	x17, [x16, #336]
  401698:	add	x16, x16, #0x150
  40169c:	br	x17

00000000004016a0 <strndup@plt>:
  4016a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016a4:	ldr	x17, [x16, #344]
  4016a8:	add	x16, x16, #0x158
  4016ac:	br	x17

00000000004016b0 <strchr@plt>:
  4016b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016b4:	ldr	x17, [x16, #352]
  4016b8:	add	x16, x16, #0x160
  4016bc:	br	x17

00000000004016c0 <fwrite@plt>:
  4016c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016c4:	ldr	x17, [x16, #360]
  4016c8:	add	x16, x16, #0x168
  4016cc:	br	x17

00000000004016d0 <clearerr@plt>:
  4016d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016d4:	ldr	x17, [x16, #368]
  4016d8:	add	x16, x16, #0x170
  4016dc:	br	x17

00000000004016e0 <dcngettext@plt>:
  4016e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016e4:	ldr	x17, [x16, #376]
  4016e8:	add	x16, x16, #0x178
  4016ec:	br	x17

00000000004016f0 <isatty@plt>:
  4016f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016f4:	ldr	x17, [x16, #384]
  4016f8:	add	x16, x16, #0x180
  4016fc:	br	x17

0000000000401700 <dcgettext@plt>:
  401700:	adrp	x16, 433000 <ferror@plt+0x31880>
  401704:	ldr	x17, [x16, #392]
  401708:	add	x16, x16, #0x188
  40170c:	br	x17

0000000000401710 <strncpy@plt>:
  401710:	adrp	x16, 433000 <ferror@plt+0x31880>
  401714:	ldr	x17, [x16, #400]
  401718:	add	x16, x16, #0x190
  40171c:	br	x17

0000000000401720 <pclose@plt>:
  401720:	adrp	x16, 433000 <ferror@plt+0x31880>
  401724:	ldr	x17, [x16, #408]
  401728:	add	x16, x16, #0x198
  40172c:	br	x17

0000000000401730 <__errno_location@plt>:
  401730:	adrp	x16, 433000 <ferror@plt+0x31880>
  401734:	ldr	x17, [x16, #416]
  401738:	add	x16, x16, #0x1a0
  40173c:	br	x17

0000000000401740 <getenv@plt>:
  401740:	adrp	x16, 433000 <ferror@plt+0x31880>
  401744:	ldr	x17, [x16, #424]
  401748:	add	x16, x16, #0x1a8
  40174c:	br	x17

0000000000401750 <__xstat@plt>:
  401750:	adrp	x16, 433000 <ferror@plt+0x31880>
  401754:	ldr	x17, [x16, #432]
  401758:	add	x16, x16, #0x1b0
  40175c:	br	x17

0000000000401760 <ioctl@plt>:
  401760:	adrp	x16, 433000 <ferror@plt+0x31880>
  401764:	ldr	x17, [x16, #440]
  401768:	add	x16, x16, #0x1b8
  40176c:	br	x17

0000000000401770 <setlocale@plt>:
  401770:	adrp	x16, 433000 <ferror@plt+0x31880>
  401774:	ldr	x17, [x16, #448]
  401778:	add	x16, x16, #0x1c0
  40177c:	br	x17

0000000000401780 <ferror@plt>:
  401780:	adrp	x16, 433000 <ferror@plt+0x31880>
  401784:	ldr	x17, [x16, #456]
  401788:	add	x16, x16, #0x1c8
  40178c:	br	x17

Disassembly of section .text:

0000000000401790 <.text>:
  401790:	sub	sp, sp, #0x250
  401794:	mov	x2, #0x1c0                 	// #448
  401798:	stp	x29, x30, [sp]
  40179c:	mov	x29, sp
  4017a0:	stp	x19, x20, [sp, #16]
  4017a4:	mov	x19, x1
  4017a8:	mov	w20, w0
  4017ac:	stp	x23, x24, [sp, #48]
  4017b0:	adrp	x23, 40c000 <ferror@plt+0xa880>
  4017b4:	add	x23, x23, #0x270
  4017b8:	add	x1, x23, #0x20
  4017bc:	add	x0, sp, #0x90
  4017c0:	stp	x21, x22, [sp, #32]
  4017c4:	adrp	x21, 40c000 <ferror@plt+0xa880>
  4017c8:	add	x21, x21, #0x58
  4017cc:	stp	x25, x26, [sp, #64]
  4017d0:	stp	x27, x28, [sp, #80]
  4017d4:	bl	4013f0 <memcpy@plt>
  4017d8:	ldr	x0, [x19]
  4017dc:	stp	xzr, xzr, [sp, #128]
  4017e0:	bl	40baa8 <ferror@plt+0xa328>
  4017e4:	adrp	x1, 416000 <ferror@plt+0x14880>
  4017e8:	mov	w0, #0x6                   	// #6
  4017ec:	add	x1, x1, #0x348
  4017f0:	bl	401770 <setlocale@plt>
  4017f4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4017f8:	add	x1, x1, #0x40
  4017fc:	mov	x0, x21
  401800:	bl	401500 <bindtextdomain@plt>
  401804:	mov	x0, x21
  401808:	bl	401600 <textdomain@plt>
  40180c:	bl	4022d8 <ferror@plt+0xb58>
  401810:	cbz	x0, 401954 <ferror@plt+0x1d4>
  401814:	mov	x21, x0
  401818:	bl	409e60 <ferror@plt+0x86e0>
  40181c:	mov	x24, x0
  401820:	cbz	x0, 40199c <ferror@plt+0x21c>
  401824:	adrp	x22, 40c000 <ferror@plt+0xa880>
  401828:	add	x22, x22, #0x60
  40182c:	mov	x27, #0x0                   	// #0
  401830:	mov	w26, #0x0                   	// #0
  401834:	mov	w25, #0x0                   	// #0
  401838:	mov	w28, #0x12                  	// #18
  40183c:	add	x3, sp, #0x90
  401840:	mov	x2, x22
  401844:	mov	x1, x19
  401848:	mov	w0, w20
  40184c:	mov	x4, #0x0                   	// #0
  401850:	bl	401610 <getopt_long@plt>
  401854:	cmn	w0, #0x1
  401858:	b.eq	4019a0 <ferror@plt+0x220>  // b.none
  40185c:	cmp	w0, #0x68
  401860:	b.eq	401968 <ferror@plt+0x1e8>  // b.none
  401864:	b.gt	40188c <ferror@plt+0x10c>
  401868:	cmp	w0, #0x61
  40186c:	b.eq	401970 <ferror@plt+0x1f0>  // b.none
  401870:	b.le	4018c8 <ferror@plt+0x148>
  401874:	cmp	w0, #0x63
  401878:	b.eq	401978 <ferror@plt+0x1f8>  // b.none
  40187c:	cmp	w0, #0x64
  401880:	b.ne	4018b8 <ferror@plt+0x138>  // b.any
  401884:	orr	w25, w25, #0x8
  401888:	b	40183c <ferror@plt+0xbc>
  40188c:	cmp	w0, #0x73
  401890:	b.eq	401980 <ferror@plt+0x200>  // b.none
  401894:	b.le	4018dc <ferror@plt+0x15c>
  401898:	cmp	w0, #0x75
  40189c:	b.eq	40195c <ferror@plt+0x1dc>  // b.none
  4018a0:	cmp	w0, #0x76
  4018a4:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  4018a8:	mov	x0, x21
  4018ac:	mov	w1, #0x6                   	// #6
  4018b0:	bl	402108 <ferror@plt+0x988>
  4018b4:	b	40183c <ferror@plt+0xbc>
  4018b8:	cmp	w0, #0x62
  4018bc:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  4018c0:	orr	w25, w25, #0x4
  4018c4:	b	40183c <ferror@plt+0xbc>
  4018c8:	cmp	w0, #0x43
  4018cc:	b.eq	401988 <ferror@plt+0x208>  // b.none
  4018d0:	cmp	w0, #0x56
  4018d4:	b.ne	4018fc <ferror@plt+0x17c>  // b.any
  4018d8:	bl	40baf0 <ferror@plt+0xa370>
  4018dc:	cmp	w0, #0x70
  4018e0:	b.eq	401994 <ferror@plt+0x214>  // b.none
  4018e4:	cmp	w0, #0x71
  4018e8:	b.ne	40190c <ferror@plt+0x18c>  // b.any
  4018ec:	mov	x0, x21
  4018f0:	mov	w1, #0x3                   	// #3
  4018f4:	bl	402108 <ferror@plt+0x988>
  4018f8:	b	40183c <ferror@plt+0xbc>
  4018fc:	cmp	w0, #0x3f
  401900:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  401904:	mov	w0, #0x40                  	// #64
  401908:	bl	401ea0 <ferror@plt+0x720>
  40190c:	cmp	w0, #0x6d
  401910:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  401914:	orr	w25, w25, #0x10
  401918:	b	40183c <ferror@plt+0xbc>
  40191c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401920:	add	x1, x1, #0x70
  401924:	adrp	x0, 433000 <ferror@plt+0x31880>
  401928:	ldr	x20, [x0, #800]
  40192c:	mov	w2, #0x5                   	// #5
  401930:	mov	x0, #0x0                   	// #0
  401934:	bl	401700 <dcgettext@plt>
  401938:	mov	x19, x0
  40193c:	bl	40bae0 <ferror@plt+0xa360>
  401940:	mov	x2, x19
  401944:	mov	x3, x0
  401948:	mov	w1, #0x1                   	// #1
  40194c:	mov	x0, x20
  401950:	bl	401620 <__fprintf_chk@plt>
  401954:	mov	w0, #0x1                   	// #1
  401958:	bl	401430 <exit@plt>
  40195c:	orr	w25, w25, #0x20
  401960:	orr	w26, w26, w28
  401964:	b	40183c <ferror@plt+0xbc>
  401968:	mov	w0, #0x0                   	// #0
  40196c:	bl	401ea0 <ferror@plt+0x720>
  401970:	orr	w25, w25, #0x2
  401974:	b	40183c <ferror@plt+0xbc>
  401978:	orr	w26, w26, #0x4
  40197c:	b	40183c <ferror@plt+0xbc>
  401980:	orr	w26, w26, #0x8
  401984:	b	40183c <ferror@plt+0xbc>
  401988:	adrp	x0, 433000 <ferror@plt+0x31880>
  40198c:	ldr	x27, [x0, #808]
  401990:	b	40183c <ferror@plt+0xbc>
  401994:	orr	w25, w25, #0x40
  401998:	b	40183c <ferror@plt+0xbc>
  40199c:	bl	40bb30 <ferror@plt+0xa3b0>
  4019a0:	mov	w1, #0x22                  	// #34
  4019a4:	and	w1, w25, w1
  4019a8:	cmp	w1, #0x22
  4019ac:	b.eq	40191c <ferror@plt+0x19c>  // b.none
  4019b0:	mov	w1, #0x14                  	// #20
  4019b4:	tst	w25, w1
  4019b8:	b.ne	401a48 <ferror@plt+0x2c8>  // b.any
  4019bc:	mov	x0, x27
  4019c0:	bl	40b7c0 <ferror@plt+0xa040>
  4019c4:	str	w0, [sp, #108]
  4019c8:	tbnz	w0, #31, 401c10 <ferror@plt+0x490>
  4019cc:	add	x2, sp, #0x78
  4019d0:	mov	x1, #0x4b44                	// #19268
  4019d4:	bl	401760 <ioctl@plt>
  4019d8:	cbnz	w0, 401c00 <ferror@plt+0x480>
  4019dc:	ldr	w0, [sp, #108]
  4019e0:	add	x2, sp, #0x7c
  4019e4:	mov	x1, #0x4b3b                	// #19259
  4019e8:	bl	401760 <ioctl@plt>
  4019ec:	cbnz	w0, 401c00 <ferror@plt+0x480>
  4019f0:	ldr	w0, [sp, #120]
  4019f4:	cmp	w0, #0x3
  4019f8:	b.eq	401cf0 <ferror@plt+0x570>  // b.none
  4019fc:	tbz	w25, #5, 401a4c <ferror@plt+0x2cc>
  401a00:	ldr	w0, [sp, #124]
  401a04:	cmp	w0, #0x1
  401a08:	b.eq	401a4c <ferror@plt+0x2cc>  // b.none
  401a0c:	adrp	x0, 433000 <ferror@plt+0x31880>
  401a10:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401a14:	add	x1, x1, #0x178
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	ldr	x28, [x0, #800]
  401a20:	mov	x0, #0x0                   	// #0
  401a24:	bl	401700 <dcgettext@plt>
  401a28:	mov	x27, x0
  401a2c:	bl	40bae0 <ferror@plt+0xa360>
  401a30:	mov	x3, x0
  401a34:	mov	x2, x27
  401a38:	mov	x0, x28
  401a3c:	mov	w1, #0x1                   	// #1
  401a40:	bl	401620 <__fprintf_chk@plt>
  401a44:	b	401a4c <ferror@plt+0x2cc>
  401a48:	str	w0, [sp, #108]
  401a4c:	mov	w1, w26
  401a50:	mov	x0, x21
  401a54:	bl	402140 <ferror@plt+0x9c0>
  401a58:	adrp	x0, 40c000 <ferror@plt+0xa880>
  401a5c:	add	x0, x0, #0x1e0
  401a60:	bl	401740 <getenv@plt>
  401a64:	cbz	x0, 401c9c <ferror@plt+0x51c>
  401a68:	add	x27, sp, #0x80
  401a6c:	str	x0, [sp, #128]
  401a70:	tbnz	w25, #3, 401c34 <ferror@plt+0x4b4>
  401a74:	adrp	x26, 433000 <ferror@plt+0x31880>
  401a78:	ldr	w0, [x26, #816]
  401a7c:	cmp	w0, w20
  401a80:	b.eq	401b88 <ferror@plt+0x408>  // b.none
  401a84:	mov	w20, #0xffffffff            	// #-1
  401a88:	ldrsw	x0, [x26, #816]
  401a8c:	add	x1, x23, #0x1e0
  401a90:	adrp	x26, 40f000 <ferror@plt+0xd880>
  401a94:	adrp	x28, 40c000 <ferror@plt+0xa880>
  401a98:	add	x26, x26, #0xa28
  401a9c:	add	x28, x28, #0x208
  401aa0:	add	x19, x19, x0, lsl #3
  401aa4:	str	x1, [sp, #96]
  401aa8:	b	401aec <ferror@plt+0x36c>
  401aac:	adrp	x1, 433000 <ferror@plt+0x31880>
  401ab0:	mov	x0, x22
  401ab4:	ldr	x1, [x1, #832]
  401ab8:	bl	40a8e8 <ferror@plt+0x9168>
  401abc:	mov	x1, x28
  401ac0:	mov	x0, x22
  401ac4:	bl	40a8b0 <ferror@plt+0x9130>
  401ac8:	mov	x1, x22
  401acc:	mov	x0, x21
  401ad0:	bl	406b38 <ferror@plt+0x53b8>
  401ad4:	mov	w20, w0
  401ad8:	mov	x0, x22
  401adc:	add	x19, x19, #0x8
  401ae0:	bl	40a940 <ferror@plt+0x91c0>
  401ae4:	cmn	w20, #0x1
  401ae8:	b.eq	401bd4 <ferror@plt+0x454>  // b.none
  401aec:	ldr	x0, [x19]
  401af0:	cbz	x0, 401ca4 <ferror@plt+0x524>
  401af4:	mov	x0, x24
  401af8:	bl	40a830 <ferror@plt+0x90b0>
  401afc:	mov	x22, x0
  401b00:	cbz	x0, 40199c <ferror@plt+0x21c>
  401b04:	ldr	x23, [x19]
  401b08:	mov	x1, x26
  401b0c:	mov	x0, x23
  401b10:	bl	401630 <strcmp@plt>
  401b14:	cbz	w0, 401aac <ferror@plt+0x32c>
  401b18:	ldr	x2, [sp, #96]
  401b1c:	mov	x0, x23
  401b20:	mov	x3, x22
  401b24:	mov	x1, x27
  401b28:	bl	40a998 <ferror@plt+0x9218>
  401b2c:	cbz	w0, 401ac8 <ferror@plt+0x348>
  401b30:	adrp	x0, 433000 <ferror@plt+0x31880>
  401b34:	mov	w2, #0x5                   	// #5
  401b38:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401b3c:	add	x1, x1, #0x210
  401b40:	ldr	x23, [x0, #800]
  401b44:	mov	x0, #0x0                   	// #0
  401b48:	bl	401700 <dcgettext@plt>
  401b4c:	mov	x2, x0
  401b50:	ldr	x3, [x19]
  401b54:	mov	x0, x23
  401b58:	mov	w1, #0x1                   	// #1
  401b5c:	bl	401620 <__fprintf_chk@plt>
  401b60:	mov	x0, x21
  401b64:	bl	402160 <ferror@plt+0x9e0>
  401b68:	mov	x0, x24
  401b6c:	bl	409eb8 <ferror@plt+0x8738>
  401b70:	ldr	w0, [sp, #108]
  401b74:	cmn	w0, #0x1
  401b78:	b.ne	401bf4 <ferror@plt+0x474>  // b.any
  401b7c:	tbnz	w20, #31, 401954 <ferror@plt+0x1d4>
  401b80:	mov	w0, #0x0                   	// #0
  401b84:	bl	401430 <exit@plt>
  401b88:	mov	x0, x24
  401b8c:	bl	40a830 <ferror@plt+0x90b0>
  401b90:	mov	x28, x0
  401b94:	cbz	x0, 40199c <ferror@plt+0x21c>
  401b98:	adrp	x1, 433000 <ferror@plt+0x31880>
  401b9c:	ldr	x1, [x1, #832]
  401ba0:	bl	40a8e8 <ferror@plt+0x9168>
  401ba4:	mov	x0, x28
  401ba8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401bac:	add	x1, x1, #0x208
  401bb0:	bl	40a8b0 <ferror@plt+0x9130>
  401bb4:	mov	x1, x28
  401bb8:	mov	x0, x21
  401bbc:	bl	406b38 <ferror@plt+0x53b8>
  401bc0:	mov	w20, w0
  401bc4:	mov	x0, x28
  401bc8:	bl	40a940 <ferror@plt+0x91c0>
  401bcc:	cmn	w20, #0x1
  401bd0:	b.ne	401a88 <ferror@plt+0x308>  // b.any
  401bd4:	mov	x0, x21
  401bd8:	bl	402160 <ferror@plt+0x9e0>
  401bdc:	mov	x0, x24
  401be0:	bl	409eb8 <ferror@plt+0x8738>
  401be4:	ldr	w0, [sp, #108]
  401be8:	cmn	w0, #0x1
  401bec:	b.eq	401954 <ferror@plt+0x1d4>  // b.none
  401bf0:	mov	w20, #0xffffffff            	// #-1
  401bf4:	ldr	w0, [sp, #108]
  401bf8:	bl	4015b0 <close@plt>
  401bfc:	b	401b7c <ferror@plt+0x3fc>
  401c00:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c04:	adrp	x0, 433000 <ferror@plt+0x31880>
  401c08:	add	x1, x1, #0xe8
  401c0c:	b	401928 <ferror@plt+0x1a8>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0xb0
  401c20:	bl	401700 <dcgettext@plt>
  401c24:	mov	x2, x0
  401c28:	mov	w1, #0x0                   	// #0
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	40b9c0 <ferror@plt+0xa240>
  401c34:	mov	x0, x24
  401c38:	bl	40a830 <ferror@plt+0x90b0>
  401c3c:	mov	x26, x0
  401c40:	cbz	x0, 40199c <ferror@plt+0x21c>
  401c44:	adrp	x20, 40c000 <ferror@plt+0xa880>
  401c48:	add	x20, x20, #0x28
  401c4c:	mov	x0, x20
  401c50:	mov	x3, x26
  401c54:	add	x2, x23, #0x1e0
  401c58:	mov	x1, x27
  401c5c:	bl	40a998 <ferror@plt+0x9218>
  401c60:	cbz	w0, 401cc8 <ferror@plt+0x548>
  401c64:	adrp	x0, 433000 <ferror@plt+0x31880>
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c70:	add	x1, x1, #0x1f8
  401c74:	ldr	x19, [x0, #800]
  401c78:	mov	x0, #0x0                   	// #0
  401c7c:	bl	401700 <dcgettext@plt>
  401c80:	mov	x2, x0
  401c84:	mov	x3, x20
  401c88:	mov	w1, #0x1                   	// #1
  401c8c:	mov	x0, x19
  401c90:	bl	401620 <__fprintf_chk@plt>
  401c94:	mov	w0, #0x1                   	// #1
  401c98:	bl	401430 <exit@plt>
  401c9c:	mov	x27, x23
  401ca0:	b	401a70 <ferror@plt+0x2f0>
  401ca4:	tbnz	w25, #6, 401b60 <ferror@plt+0x3e0>
  401ca8:	tbnz	w25, #2, 401d18 <ferror@plt+0x598>
  401cac:	tbz	w25, #4, 401d00 <ferror@plt+0x580>
  401cb0:	adrp	x1, 433000 <ferror@plt+0x31880>
  401cb4:	mov	x0, x21
  401cb8:	ldr	x1, [x1, #824]
  401cbc:	bl	402a58 <ferror@plt+0x12d8>
  401cc0:	mov	w20, w0
  401cc4:	b	401b60 <ferror@plt+0x3e0>
  401cc8:	mov	x1, x26
  401ccc:	mov	x0, x21
  401cd0:	bl	406b38 <ferror@plt+0x53b8>
  401cd4:	mov	w20, w0
  401cd8:	mov	x0, x26
  401cdc:	bl	40a940 <ferror@plt+0x91c0>
  401ce0:	cmn	w20, #0x1
  401ce4:	b.eq	401bd4 <ferror@plt+0x454>  // b.none
  401ce8:	adrp	x26, 433000 <ferror@plt+0x31880>
  401cec:	b	401a88 <ferror@plt+0x308>
  401cf0:	tbnz	w25, #1, 401d30 <ferror@plt+0x5b0>
  401cf4:	orr	w26, w26, #0x10
  401cf8:	eor	w26, w26, #0x2
  401cfc:	b	401a4c <ferror@plt+0x2cc>
  401d00:	ldr	w1, [sp, #108]
  401d04:	mov	x0, x21
  401d08:	ldr	w2, [sp, #120]
  401d0c:	bl	404c50 <ferror@plt+0x34d0>
  401d10:	mov	w20, w0
  401d14:	b	401b60 <ferror@plt+0x3e0>
  401d18:	adrp	x1, 433000 <ferror@plt+0x31880>
  401d1c:	mov	x0, x21
  401d20:	ldr	x1, [x1, #824]
  401d24:	bl	4028e0 <ferror@plt+0x1160>
  401d28:	mov	w20, w0
  401d2c:	b	401b60 <ferror@plt+0x3e0>
  401d30:	adrp	x0, 433000 <ferror@plt+0x31880>
  401d34:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401d38:	add	x1, x1, #0x110
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	ldr	x28, [x0, #800]
  401d44:	mov	x0, #0x0                   	// #0
  401d48:	bl	401700 <dcgettext@plt>
  401d4c:	mov	x27, x0
  401d50:	bl	40bae0 <ferror@plt+0xa360>
  401d54:	eor	w26, w26, #0x2
  401d58:	mov	x3, x0
  401d5c:	mov	x2, x27
  401d60:	mov	x0, x28
  401d64:	mov	w1, #0x1                   	// #1
  401d68:	bl	401620 <__fprintf_chk@plt>
  401d6c:	b	401a4c <ferror@plt+0x2cc>
  401d70:	mov	x29, #0x0                   	// #0
  401d74:	mov	x30, #0x0                   	// #0
  401d78:	mov	x5, x0
  401d7c:	ldr	x1, [sp]
  401d80:	add	x2, sp, #0x8
  401d84:	mov	x6, sp
  401d88:	movz	x0, #0x0, lsl #48
  401d8c:	movk	x0, #0x0, lsl #32
  401d90:	movk	x0, #0x40, lsl #16
  401d94:	movk	x0, #0x1790
  401d98:	movz	x3, #0x0, lsl #48
  401d9c:	movk	x3, #0x0, lsl #32
  401da0:	movk	x3, #0x40, lsl #16
  401da4:	movk	x3, #0xbc20
  401da8:	movz	x4, #0x0, lsl #48
  401dac:	movk	x4, #0x0, lsl #32
  401db0:	movk	x4, #0x40, lsl #16
  401db4:	movk	x4, #0xbca0
  401db8:	bl	401510 <__libc_start_main@plt>
  401dbc:	bl	4015e0 <abort@plt>
  401dc0:	adrp	x0, 432000 <ferror@plt+0x30880>
  401dc4:	ldr	x0, [x0, #4040]
  401dc8:	cbz	x0, 401dd0 <ferror@plt+0x650>
  401dcc:	b	4015d0 <__gmon_start__@plt>
  401dd0:	ret
  401dd4:	adrp	x0, 433000 <ferror@plt+0x31880>
  401dd8:	add	x1, x0, #0x320
  401ddc:	adrp	x0, 433000 <ferror@plt+0x31880>
  401de0:	add	x0, x0, #0x320
  401de4:	cmp	x1, x0
  401de8:	b.eq	401e14 <ferror@plt+0x694>  // b.none
  401dec:	sub	sp, sp, #0x10
  401df0:	adrp	x1, 40b000 <ferror@plt+0x9880>
  401df4:	ldr	x1, [x1, #3264]
  401df8:	str	x1, [sp, #8]
  401dfc:	cbz	x1, 401e0c <ferror@plt+0x68c>
  401e00:	mov	x16, x1
  401e04:	add	sp, sp, #0x10
  401e08:	br	x16
  401e0c:	add	sp, sp, #0x10
  401e10:	ret
  401e14:	ret
  401e18:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e1c:	add	x1, x0, #0x320
  401e20:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e24:	add	x0, x0, #0x320
  401e28:	sub	x1, x1, x0
  401e2c:	mov	x2, #0x2                   	// #2
  401e30:	asr	x1, x1, #3
  401e34:	sdiv	x1, x1, x2
  401e38:	cbz	x1, 401e64 <ferror@plt+0x6e4>
  401e3c:	sub	sp, sp, #0x10
  401e40:	adrp	x2, 40b000 <ferror@plt+0x9880>
  401e44:	ldr	x2, [x2, #3272]
  401e48:	str	x2, [sp, #8]
  401e4c:	cbz	x2, 401e5c <ferror@plt+0x6dc>
  401e50:	mov	x16, x2
  401e54:	add	sp, sp, #0x10
  401e58:	br	x16
  401e5c:	add	sp, sp, #0x10
  401e60:	ret
  401e64:	ret
  401e68:	stp	x29, x30, [sp, #-32]!
  401e6c:	mov	x29, sp
  401e70:	str	x19, [sp, #16]
  401e74:	adrp	x19, 433000 <ferror@plt+0x31880>
  401e78:	ldrb	w0, [x19, #840]
  401e7c:	cbnz	w0, 401e8c <ferror@plt+0x70c>
  401e80:	bl	401dd4 <ferror@plt+0x654>
  401e84:	mov	w0, #0x1                   	// #1
  401e88:	strb	w0, [x19, #840]
  401e8c:	ldr	x19, [sp, #16]
  401e90:	ldp	x29, x30, [sp], #32
  401e94:	ret
  401e98:	b	401e18 <ferror@plt+0x698>
  401e9c:	nop
  401ea0:	stp	x29, x30, [sp, #-48]!
  401ea4:	adrp	x3, 433000 <ferror@plt+0x31880>
  401ea8:	adrp	x1, 40b000 <ferror@plt+0x9880>
  401eac:	add	x1, x1, #0xd40
  401eb0:	mov	x29, sp
  401eb4:	mov	w2, #0x5                   	// #5
  401eb8:	stp	x19, x20, [sp, #16]
  401ebc:	mov	w19, w0
  401ec0:	mov	x0, #0x0                   	// #0
  401ec4:	str	x21, [sp, #32]
  401ec8:	ldr	x21, [x3, #800]
  401ecc:	bl	401700 <dcgettext@plt>
  401ed0:	mov	x20, x0
  401ed4:	bl	40bae0 <ferror@plt+0xa360>
  401ed8:	mov	x2, x20
  401edc:	mov	x4, x0
  401ee0:	adrp	x5, 40c000 <ferror@plt+0xa880>
  401ee4:	adrp	x3, 40c000 <ferror@plt+0xa880>
  401ee8:	add	x5, x5, #0x28
  401eec:	add	x3, x3, #0x38
  401ef0:	mov	w1, #0x1                   	// #1
  401ef4:	mov	x0, x21
  401ef8:	bl	401620 <__fprintf_chk@plt>
  401efc:	mov	w0, w19
  401f00:	bl	401430 <exit@plt>
  401f04:	nop
  401f08:	stp	x29, x30, [sp, #-96]!
  401f0c:	mov	x2, x5
  401f10:	mov	w1, #0x1                   	// #1
  401f14:	mov	x29, sp
  401f18:	ldp	x4, x5, [x6]
  401f1c:	stp	x4, x5, [sp, #32]
  401f20:	add	x3, sp, #0x20
  401f24:	ldp	x4, x5, [x6, #16]
  401f28:	str	x19, [sp, #16]
  401f2c:	mov	x19, x0
  401f30:	stp	x4, x5, [sp, #48]
  401f34:	bl	401540 <__vfprintf_chk@plt>
  401f38:	mov	x1, x19
  401f3c:	mov	w0, #0xa                   	// #10
  401f40:	ldr	x19, [sp, #16]
  401f44:	ldp	x29, x30, [sp], #96
  401f48:	b	401460 <fputc@plt>
  401f4c:	nop
  401f50:	stp	x29, x30, [sp, #-224]!
  401f54:	mov	x29, sp
  401f58:	str	q0, [sp, #80]
  401f5c:	str	q1, [sp, #96]
  401f60:	ldr	x8, [x0, #40]
  401f64:	str	q2, [sp, #112]
  401f68:	str	q3, [sp, #128]
  401f6c:	str	q4, [sp, #144]
  401f70:	str	q5, [sp, #160]
  401f74:	str	q6, [sp, #176]
  401f78:	str	q7, [sp, #192]
  401f7c:	stp	x6, x7, [sp, #208]
  401f80:	cbz	x8, 401fbc <ferror@plt+0x83c>
  401f84:	add	x6, sp, #0xe0
  401f88:	stp	x6, x6, [sp, #48]
  401f8c:	add	x10, sp, #0xd0
  401f90:	mov	w9, #0xfffffff0            	// #-16
  401f94:	mov	w7, #0xffffff80            	// #-128
  401f98:	str	x10, [sp, #64]
  401f9c:	add	x6, sp, #0x10
  401fa0:	stp	w9, w7, [sp, #72]
  401fa4:	ldp	x10, x11, [sp, #48]
  401fa8:	ldr	x0, [x0, #48]
  401fac:	stp	x10, x11, [sp, #16]
  401fb0:	ldp	x10, x11, [sp, #64]
  401fb4:	stp	x10, x11, [sp, #32]
  401fb8:	blr	x8
  401fbc:	ldp	x29, x30, [sp], #224
  401fc0:	ret
  401fc4:	nop
  401fc8:	stp	x29, x30, [sp, #-48]!
  401fcc:	mov	x29, sp
  401fd0:	stp	x19, x20, [sp, #16]
  401fd4:	mov	x20, x2
  401fd8:	stp	x21, x22, [sp, #32]
  401fdc:	mov	x22, x0
  401fe0:	mov	x21, x1
  401fe4:	mov	x0, #0x20                  	// #32
  401fe8:	bl	4014b0 <malloc@plt>
  401fec:	cbz	x0, 402084 <ferror@plt+0x904>
  401ff0:	mov	x1, x20
  401ff4:	mov	x19, x0
  401ff8:	mov	x2, #0x0                   	// #0
  401ffc:	bl	40ae48 <ferror@plt+0x96c8>
  402000:	mov	w20, w0
  402004:	tbnz	w0, #31, 402020 <ferror@plt+0x8a0>
  402008:	mov	w0, #0x0                   	// #0
  40200c:	str	x19, [x21]
  402010:	ldp	x19, x20, [sp, #16]
  402014:	ldp	x21, x22, [sp, #32]
  402018:	ldp	x29, x30, [sp], #48
  40201c:	ret
  402020:	ldr	w0, [x22, #56]
  402024:	cmp	w0, #0x2
  402028:	b.gt	402034 <ferror@plt+0x8b4>
  40202c:	mov	w0, #0xffffffff            	// #-1
  402030:	b	402010 <ferror@plt+0x890>
  402034:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402038:	add	x1, x1, #0x490
  40203c:	mov	w2, #0x5                   	// #5
  402040:	mov	x0, #0x0                   	// #0
  402044:	bl	401700 <dcgettext@plt>
  402048:	mov	x19, x0
  40204c:	mov	w0, w20
  402050:	bl	4015a0 <strerror@plt>
  402054:	mov	x5, x19
  402058:	mov	x6, x0
  40205c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  402060:	mov	x0, x22
  402064:	add	x4, x4, #0x4b0
  402068:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40206c:	mov	w3, #0x8d                  	// #141
  402070:	add	x2, x2, #0x480
  402074:	mov	w1, #0x3                   	// #3
  402078:	bl	401f50 <ferror@plt+0x7d0>
  40207c:	mov	w0, #0xffffffff            	// #-1
  402080:	b	402010 <ferror@plt+0x890>
  402084:	ldr	w1, [x22, #56]
  402088:	cmp	w1, #0x2
  40208c:	b.le	40202c <ferror@plt+0x8ac>
  402090:	mov	w2, #0x5                   	// #5
  402094:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402098:	add	x1, x1, #0x470
  40209c:	bl	401700 <dcgettext@plt>
  4020a0:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4020a4:	mov	x5, x0
  4020a8:	add	x4, x4, #0x4b0
  4020ac:	mov	x0, x22
  4020b0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4020b4:	mov	w3, #0x87                  	// #135
  4020b8:	add	x2, x2, #0x480
  4020bc:	mov	w1, #0x3                   	// #3
  4020c0:	bl	401f50 <ferror@plt+0x7d0>
  4020c4:	mov	w0, #0xffffffff            	// #-1
  4020c8:	b	402010 <ferror@plt+0x890>
  4020cc:	nop
  4020d0:	mov	x3, x0
  4020d4:	cbz	x0, 4020e4 <ferror@plt+0x964>
  4020d8:	mov	w0, #0x0                   	// #0
  4020dc:	stp	x1, x2, [x3, #40]
  4020e0:	ret
  4020e4:	mov	w0, #0xffffffff            	// #-1
  4020e8:	ret
  4020ec:	nop
  4020f0:	cbz	x0, 4020fc <ferror@plt+0x97c>
  4020f4:	ldr	w0, [x0, #56]
  4020f8:	ret
  4020fc:	mov	w0, #0xffffffff            	// #-1
  402100:	ret
  402104:	nop
  402108:	mov	x2, x0
  40210c:	cbz	x0, 40211c <ferror@plt+0x99c>
  402110:	mov	w0, #0x0                   	// #0
  402114:	str	w1, [x2, #56]
  402118:	ret
  40211c:	mov	w0, #0xffffffff            	// #-1
  402120:	ret
  402124:	nop
  402128:	cbz	x0, 402134 <ferror@plt+0x9b4>
  40212c:	ldr	w0, [x0]
  402130:	ret
  402134:	mov	w0, #0xffffffff            	// #-1
  402138:	ret
  40213c:	nop
  402140:	mov	x2, x0
  402144:	cbz	x0, 402154 <ferror@plt+0x9d4>
  402148:	mov	w0, #0x0                   	// #0
  40214c:	str	w1, [x2]
  402150:	ret
  402154:	mov	w0, #0xffffffff            	// #-1
  402158:	ret
  40215c:	nop
  402160:	cbz	x0, 4022d0 <ferror@plt+0xb50>
  402164:	stp	x29, x30, [sp, #-48]!
  402168:	mov	x29, sp
  40216c:	stp	x19, x20, [sp, #16]
  402170:	mov	x19, x0
  402174:	ldr	x0, [x0, #8]
  402178:	cbz	x0, 4021dc <ferror@plt+0xa5c>
  40217c:	ldr	x1, [x0, #24]
  402180:	cmp	x1, #0x0
  402184:	b.le	4021cc <ferror@plt+0xa4c>
  402188:	mov	x1, #0x0                   	// #0
  40218c:	str	x21, [sp, #32]
  402190:	mov	w21, #0x0                   	// #0
  402194:	nop
  402198:	bl	40b058 <ferror@plt+0x98d8>
  40219c:	add	w21, w21, #0x1
  4021a0:	mov	x20, x0
  4021a4:	cbz	x0, 4021b4 <ferror@plt+0xa34>
  4021a8:	bl	40aee0 <ferror@plt+0x9760>
  4021ac:	mov	x0, x20
  4021b0:	bl	401670 <free@plt>
  4021b4:	ldr	x0, [x19, #8]
  4021b8:	mov	w1, w21
  4021bc:	ldr	x2, [x0, #24]
  4021c0:	cmp	x2, w21, uxtw
  4021c4:	b.gt	402198 <ferror@plt+0xa18>
  4021c8:	ldr	x21, [sp, #32]
  4021cc:	bl	40aee0 <ferror@plt+0x9760>
  4021d0:	ldr	x0, [x19, #8]
  4021d4:	bl	401670 <free@plt>
  4021d8:	str	xzr, [x19, #8]
  4021dc:	ldr	x0, [x19, #16]
  4021e0:	cbz	x0, 40222c <ferror@plt+0xaac>
  4021e4:	ldr	x1, [x0, #24]
  4021e8:	cmp	x1, #0x0
  4021ec:	b.le	40221c <ferror@plt+0xa9c>
  4021f0:	mov	w20, #0x0                   	// #0
  4021f4:	mov	x1, #0x0                   	// #0
  4021f8:	add	w20, w20, #0x1
  4021fc:	bl	40b058 <ferror@plt+0x98d8>
  402200:	cbz	x0, 402208 <ferror@plt+0xa88>
  402204:	bl	401670 <free@plt>
  402208:	ldr	x0, [x19, #16]
  40220c:	mov	w1, w20
  402210:	ldr	x2, [x0, #24]
  402214:	cmp	x2, w20, uxtw
  402218:	b.gt	4021f8 <ferror@plt+0xa78>
  40221c:	bl	40aee0 <ferror@plt+0x9760>
  402220:	ldr	x0, [x19, #16]
  402224:	bl	401670 <free@plt>
  402228:	str	xzr, [x19, #16]
  40222c:	ldr	x0, [x19, #24]
  402230:	cbz	x0, 40227c <ferror@plt+0xafc>
  402234:	ldr	x1, [x0, #24]
  402238:	cmp	x1, #0x0
  40223c:	b.le	40226c <ferror@plt+0xaec>
  402240:	mov	w20, #0x0                   	// #0
  402244:	mov	x1, #0x0                   	// #0
  402248:	add	w20, w20, #0x1
  40224c:	bl	40b058 <ferror@plt+0x98d8>
  402250:	cbz	x0, 402258 <ferror@plt+0xad8>
  402254:	bl	401670 <free@plt>
  402258:	ldr	x0, [x19, #24]
  40225c:	mov	w1, w20
  402260:	ldr	x2, [x0, #24]
  402264:	cmp	x2, w20, uxtw
  402268:	b.gt	402248 <ferror@plt+0xac8>
  40226c:	bl	40aee0 <ferror@plt+0x9760>
  402270:	ldr	x0, [x19, #24]
  402274:	bl	401670 <free@plt>
  402278:	str	xzr, [x19, #24]
  40227c:	ldr	x0, [x19, #64]
  402280:	cbz	x0, 402294 <ferror@plt+0xb14>
  402284:	bl	40aee0 <ferror@plt+0x9760>
  402288:	ldr	x0, [x19, #64]
  40228c:	bl	401670 <free@plt>
  402290:	str	xzr, [x19, #64]
  402294:	ldr	x0, [x19, #72]
  402298:	cbz	x0, 4022ac <ferror@plt+0xb2c>
  40229c:	bl	40aee0 <ferror@plt+0x9760>
  4022a0:	ldr	x0, [x19, #72]
  4022a4:	bl	401670 <free@plt>
  4022a8:	str	xzr, [x19, #72]
  4022ac:	ldr	x0, [x19, #32]
  4022b0:	cbz	x0, 4022b8 <ferror@plt+0xb38>
  4022b4:	bl	409eb8 <ferror@plt+0x8738>
  4022b8:	mov	x0, x19
  4022bc:	bl	401670 <free@plt>
  4022c0:	mov	w0, #0x0                   	// #0
  4022c4:	ldp	x19, x20, [sp, #16]
  4022c8:	ldp	x29, x30, [sp], #48
  4022cc:	ret
  4022d0:	mov	w0, #0xffffffff            	// #-1
  4022d4:	ret
  4022d8:	stp	x29, x30, [sp, #-32]!
  4022dc:	mov	x1, #0x1                   	// #1
  4022e0:	mov	x0, #0xf8                  	// #248
  4022e4:	mov	x29, sp
  4022e8:	str	x19, [sp, #16]
  4022ec:	bl	401550 <calloc@plt>
  4022f0:	mov	x19, x0
  4022f4:	cbz	x0, 40239c <ferror@plt+0xc1c>
  4022f8:	adrp	x2, 432000 <ferror@plt+0x30880>
  4022fc:	adrp	x1, 401000 <memcpy@plt-0x3f0>
  402300:	add	x1, x1, #0xf08
  402304:	ldr	x2, [x2, #3992]
  402308:	ldr	x2, [x2]
  40230c:	bl	4020d0 <ferror@plt+0x950>
  402310:	mov	w1, #0x3                   	// #3
  402314:	mov	x0, x19
  402318:	bl	402108 <ferror@plt+0x988>
  40231c:	mov	x2, #0x8                   	// #8
  402320:	mov	x0, x19
  402324:	add	x1, x19, x2
  402328:	bl	401fc8 <ferror@plt+0x848>
  40232c:	tbnz	w0, #31, 402390 <ferror@plt+0xc10>
  402330:	add	x1, x19, #0x10
  402334:	mov	x0, x19
  402338:	mov	x2, #0x8                   	// #8
  40233c:	bl	401fc8 <ferror@plt+0x848>
  402340:	tbnz	w0, #31, 402390 <ferror@plt+0xc10>
  402344:	add	x1, x19, #0x18
  402348:	mov	x0, x19
  40234c:	mov	x2, #0x8                   	// #8
  402350:	bl	401fc8 <ferror@plt+0x848>
  402354:	tbnz	w0, #31, 402390 <ferror@plt+0xc10>
  402358:	add	x1, x19, #0x40
  40235c:	mov	x0, x19
  402360:	mov	x2, #0x1                   	// #1
  402364:	bl	401fc8 <ferror@plt+0x848>
  402368:	tbnz	w0, #31, 402390 <ferror@plt+0xc10>
  40236c:	add	x1, x19, #0x48
  402370:	mov	x0, x19
  402374:	mov	x2, #0x4                   	// #4
  402378:	bl	401fc8 <ferror@plt+0x848>
  40237c:	tbnz	w0, #31, 402390 <ferror@plt+0xc10>
  402380:	bl	409e60 <ferror@plt+0x86e0>
  402384:	str	x0, [x19, #32]
  402388:	cbnz	x0, 40239c <ferror@plt+0xc1c>
  40238c:	nop
  402390:	mov	x0, x19
  402394:	mov	x19, #0x0                   	// #0
  402398:	bl	402160 <ferror@plt+0x9e0>
  40239c:	mov	x0, x19
  4023a0:	ldr	x19, [sp, #16]
  4023a4:	ldp	x29, x30, [sp], #32
  4023a8:	ret
  4023ac:	nop
  4023b0:	stp	x29, x30, [sp, #-48]!
  4023b4:	mov	x29, sp
  4023b8:	stp	x19, x20, [sp, #16]
  4023bc:	mov	w19, w1
  4023c0:	mov	x20, x0
  4023c4:	mov	x1, x0
  4023c8:	mov	w0, #0x27                  	// #39
  4023cc:	str	x21, [sp, #32]
  4023d0:	mov	w21, w2
  4023d4:	bl	401460 <fputc@plt>
  4023d8:	cmp	w19, #0x27
  4023dc:	mov	w0, #0x5c                  	// #92
  4023e0:	ccmp	w19, w0, #0x4, ne  // ne = any
  4023e4:	b.eq	40244c <ferror@plt+0xccc>  // b.none
  4023e8:	bl	401640 <__ctype_b_loc@plt>
  4023ec:	ldr	x0, [x0]
  4023f0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4023f4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4023f8:	add	x2, x2, #0x4d0
  4023fc:	add	x1, x1, #0x4c8
  402400:	ldrsh	w0, [x0, w19, sxtw #1]
  402404:	cmp	w0, #0x0
  402408:	csel	x2, x1, x2, lt  // lt = tstop
  40240c:	mov	w3, w19
  402410:	mov	x0, x20
  402414:	mov	w1, #0x1                   	// #1
  402418:	bl	401620 <__fprintf_chk@plt>
  40241c:	cmp	w21, #0x0
  402420:	mov	x0, x20
  402424:	ldp	x19, x20, [sp, #16]
  402428:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40242c:	ldr	x21, [sp, #32]
  402430:	add	x1, x1, #0x4e0
  402434:	ldp	x29, x30, [sp], #48
  402438:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40243c:	add	x2, x2, #0x4d8
  402440:	csel	x2, x2, x1, ne  // ne = any
  402444:	mov	w1, #0x1                   	// #1
  402448:	b	401620 <__fprintf_chk@plt>
  40244c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402450:	add	x2, x0, #0x4c0
  402454:	b	40240c <ferror@plt+0xc8c>
  402458:	stp	x29, x30, [sp, #-96]!
  40245c:	mov	x29, sp
  402460:	stp	x19, x20, [sp, #16]
  402464:	mov	w19, w2
  402468:	mov	x20, x1
  40246c:	stp	x21, x22, [sp, #32]
  402470:	and	w22, w3, #0xff
  402474:	stp	x23, x24, [sp, #48]
  402478:	mov	x24, x0
  40247c:	mov	w0, #0x20                  	// #32
  402480:	bl	401460 <fputc@plt>
  402484:	adrp	x1, 432000 <ferror@plt+0x30880>
  402488:	ldr	x1, [x1, #4056]
  40248c:	ldr	w23, [x1]
  402490:	cmp	w23, w19, asr #8
  402494:	b.le	402564 <ferror@plt+0xde4>
  402498:	stp	x25, x26, [sp, #64]
  40249c:	asr	w21, w19, #8
  4024a0:	cmp	w21, #0xb
  4024a4:	str	x27, [sp, #80]
  4024a8:	b.eq	40264c <ferror@plt+0xecc>  // b.none
  4024ac:	cmp	w21, #0x0
  4024b0:	mov	w26, #0x0                   	// #0
  4024b4:	cset	w0, eq  // eq = none
  4024b8:	cmp	w22, #0x0
  4024bc:	and	w27, w19, #0xff
  4024c0:	cset	w25, eq  // eq = none
  4024c4:	cmp	w25, #0x0
  4024c8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4024cc:	b.ne	40251c <ferror@plt+0xd9c>  // b.any
  4024d0:	cbz	w22, 402640 <ferror@plt+0xec0>
  4024d4:	cmp	w26, #0x0
  4024d8:	mov	w3, w19
  4024dc:	mov	x0, x20
  4024e0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4024e4:	ldp	x19, x20, [sp, #16]
  4024e8:	add	x1, x1, #0x1d8
  4024ec:	ldp	x21, x22, [sp, #32]
  4024f0:	adrp	x4, 416000 <ferror@plt+0x14880>
  4024f4:	ldp	x23, x24, [sp, #48]
  4024f8:	add	x4, x4, #0x348
  4024fc:	ldp	x25, x26, [sp, #64]
  402500:	csel	x4, x4, x1, ne  // ne = any
  402504:	ldr	x27, [sp, #80]
  402508:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40250c:	ldp	x29, x30, [sp], #96
  402510:	add	x2, x2, #0x520
  402514:	mov	w1, #0x1                   	// #1
  402518:	b	401620 <__fprintf_chk@plt>
  40251c:	mov	w1, w19
  402520:	mov	x0, x24
  402524:	bl	4093f0 <ferror@plt+0x7c70>
  402528:	mov	x4, x0
  40252c:	cbz	x0, 4025c8 <ferror@plt+0xe48>
  402530:	mov	x0, x20
  402534:	mov	w3, #0x10                  	// #16
  402538:	sub	w3, w3, w26
  40253c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402540:	ldp	x19, x20, [sp, #16]
  402544:	add	x2, x2, #0x508
  402548:	ldp	x21, x22, [sp, #32]
  40254c:	mov	w1, #0x1                   	// #1
  402550:	ldp	x23, x24, [sp, #48]
  402554:	ldp	x25, x26, [sp, #64]
  402558:	ldr	x27, [sp, #80]
  40255c:	ldp	x29, x30, [sp], #96
  402560:	b	401620 <__fprintf_chk@plt>
  402564:	cbnz	w22, 4025a0 <ferror@plt+0xe20>
  402568:	mov	x0, x24
  40256c:	mov	w1, w19
  402570:	bl	4093f0 <ferror@plt+0x7c70>
  402574:	mov	x3, x0
  402578:	cbz	x0, 4025a0 <ferror@plt+0xe20>
  40257c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402580:	mov	x0, x20
  402584:	add	x2, x2, #0x4e8
  402588:	mov	w1, #0x1                   	// #1
  40258c:	ldp	x19, x20, [sp, #16]
  402590:	ldp	x21, x22, [sp, #32]
  402594:	ldp	x23, x24, [sp, #48]
  402598:	ldp	x29, x30, [sp], #96
  40259c:	b	401620 <__fprintf_chk@plt>
  4025a0:	eor	w3, w19, #0xf000
  4025a4:	mov	x0, x20
  4025a8:	ldp	x19, x20, [sp, #16]
  4025ac:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4025b0:	ldp	x21, x22, [sp, #32]
  4025b4:	add	x2, x2, #0x4f0
  4025b8:	ldp	x23, x24, [sp, #48]
  4025bc:	mov	w1, #0x1                   	// #1
  4025c0:	ldp	x29, x30, [sp], #96
  4025c4:	b	401620 <__fprintf_chk@plt>
  4025c8:	cmp	w23, w21
  4025cc:	b.le	4024d4 <ferror@plt+0xd54>
  4025d0:	mov	w1, w21
  4025d4:	mov	x0, x24
  4025d8:	bl	409258 <ferror@plt+0x7ad8>
  4025dc:	cmp	w0, w27
  4025e0:	b.gt	402668 <ferror@plt+0xee8>
  4025e4:	cmp	w25, #0x0
  4025e8:	ccmp	w21, #0x8, #0x0, ne  // ne = any
  4025ec:	b.ne	4024d4 <ferror@plt+0xd54>  // b.any
  4025f0:	tbnz	w19, #7, 4024d4 <ferror@plt+0xd54>
  4025f4:	mov	x0, x24
  4025f8:	mov	w1, #0x0                   	// #0
  4025fc:	bl	409258 <ferror@plt+0x7ad8>
  402600:	cmp	w0, w27
  402604:	b.le	4024d4 <ferror@plt+0xd54>
  402608:	mov	w2, w27
  40260c:	mov	x0, x24
  402610:	mov	w1, #0x0                   	// #0
  402614:	bl	409300 <ferror@plt+0x7b80>
  402618:	mov	x3, x0
  40261c:	ldrb	w0, [x0]
  402620:	cbz	w0, 4024d4 <ferror@plt+0xd54>
  402624:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402628:	mov	x0, x20
  40262c:	add	x2, x2, #0x510
  402630:	mov	w1, #0x1                   	// #1
  402634:	ldp	x25, x26, [sp, #64]
  402638:	ldr	x27, [sp, #80]
  40263c:	b	40258c <ferror@plt+0xe0c>
  402640:	cmp	w23, w21
  402644:	b.le	4025e4 <ferror@plt+0xe64>
  402648:	b	4025d0 <ferror@plt+0xe50>
  40264c:	mov	x1, x20
  402650:	mov	w0, #0x2b                  	// #43
  402654:	bl	401460 <fputc@plt>
  402658:	mov	w21, #0x0                   	// #0
  40265c:	mov	w0, #0x1                   	// #1
  402660:	mov	w26, w0
  402664:	b	4024b8 <ferror@plt+0xd38>
  402668:	mov	w2, w27
  40266c:	mov	w1, w21
  402670:	mov	x0, x24
  402674:	bl	409300 <ferror@plt+0x7b80>
  402678:	mov	x4, x0
  40267c:	ldrb	w0, [x0]
  402680:	cbz	w0, 4025e4 <ferror@plt+0xe64>
  402684:	b	402530 <ferror@plt+0xdb0>
  402688:	stp	x29, x30, [sp, #-80]!
  40268c:	mov	x29, sp
  402690:	stp	x19, x20, [sp, #16]
  402694:	mov	x19, x1
  402698:	stp	x21, x22, [sp, #32]
  40269c:	mov	x22, x0
  4026a0:	stp	x23, x24, [sp, #48]
  4026a4:	mov	w23, w2
  4026a8:	mov	w24, w3
  4026ac:	stp	x25, x26, [sp, #64]
  4026b0:	and	w25, w5, #0xff
  4026b4:	cbnz	w4, 40271c <ferror@plt+0xf9c>
  4026b8:	mov	x3, x1
  4026bc:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4026c0:	mov	x2, #0x6                   	// #6
  4026c4:	add	x0, x0, #0x550
  4026c8:	mov	x1, #0x1                   	// #1
  4026cc:	bl	4016c0 <fwrite@plt>
  4026d0:	mov	w3, w24
  4026d4:	mov	x0, x19
  4026d8:	mov	w1, #0x1                   	// #1
  4026dc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4026e0:	add	x2, x2, #0x540
  4026e4:	bl	401620 <__fprintf_chk@plt>
  4026e8:	mov	w3, w25
  4026ec:	mov	w2, w23
  4026f0:	mov	x1, x19
  4026f4:	mov	x0, x22
  4026f8:	bl	402458 <ferror@plt+0xcd8>
  4026fc:	mov	x1, x19
  402700:	mov	w0, #0xa                   	// #10
  402704:	ldp	x19, x20, [sp, #16]
  402708:	ldp	x21, x22, [sp, #32]
  40270c:	ldp	x23, x24, [sp, #48]
  402710:	ldp	x25, x26, [sp, #64]
  402714:	ldp	x29, x30, [sp], #80
  402718:	b	401460 <fputc@plt>
  40271c:	adrp	x21, 432000 <ferror@plt+0x30880>
  402720:	mov	w20, w4
  402724:	mov	w0, #0x9                   	// #9
  402728:	bl	401460 <fputc@plt>
  40272c:	ldr	x21, [x21, #4016]
  402730:	ldr	x3, [x21]
  402734:	cbz	x3, 4026d0 <ferror@plt+0xf50>
  402738:	adrp	x26, 40c000 <ferror@plt+0xa880>
  40273c:	add	x26, x26, #0x538
  402740:	b	40274c <ferror@plt+0xfcc>
  402744:	ldr	x3, [x21, #16]!
  402748:	cbz	x3, 4026d0 <ferror@plt+0xf50>
  40274c:	ldr	w0, [x21, #8]
  402750:	asr	w0, w20, w0
  402754:	tbz	w0, #0, 402744 <ferror@plt+0xfc4>
  402758:	mov	x2, x26
  40275c:	mov	x0, x19
  402760:	mov	w1, #0x1                   	// #1
  402764:	bl	401620 <__fprintf_chk@plt>
  402768:	b	402744 <ferror@plt+0xfc4>
  40276c:	nop
  402770:	stp	x29, x30, [sp, #-64]!
  402774:	mov	x29, sp
  402778:	stp	x19, x20, [sp, #16]
  40277c:	ands	w20, w0, #0xff
  402780:	stp	x21, x22, [sp, #32]
  402784:	b.eq	402810 <ferror@plt+0x1090>  // b.none
  402788:	adrp	x22, 433000 <ferror@plt+0x31880>
  40278c:	adrp	x21, 429000 <ferror@plt+0x27880>
  402790:	add	x3, x22, #0x350
  402794:	add	x21, x21, #0x88
  402798:	strb	wzr, [x22, #848]
  40279c:	mov	x19, #0x0                   	// #0
  4027a0:	str	x23, [sp, #48]
  4027a4:	adrp	x23, 40c000 <ferror@plt+0xa880>
  4027a8:	add	x23, x23, #0x560
  4027ac:	b	4027d0 <ferror@plt+0x1050>
  4027b0:	ldr	x1, [x21, x19, lsl #3]
  4027b4:	mov	x0, x3
  4027b8:	mov	x2, #0x3c                  	// #60
  4027bc:	bl	401680 <__strcat_chk@plt>
  4027c0:	mov	x3, x0
  4027c4:	add	x19, x19, #0x1
  4027c8:	cmp	x19, #0x8
  4027cc:	b.eq	4027f8 <ferror@plt+0x1078>  // b.none
  4027d0:	asr	w0, w20, w19
  4027d4:	tbz	w0, #0, 4027c4 <ferror@plt+0x1044>
  4027d8:	ldrb	w0, [x3]
  4027dc:	cbz	w0, 4027b0 <ferror@plt+0x1030>
  4027e0:	mov	x0, x3
  4027e4:	mov	x1, x23
  4027e8:	mov	x2, #0x3c                  	// #60
  4027ec:	bl	401680 <__strcat_chk@plt>
  4027f0:	mov	x3, x0
  4027f4:	b	4027b0 <ferror@plt+0x1030>
  4027f8:	add	x0, x22, #0x350
  4027fc:	ldp	x19, x20, [sp, #16]
  402800:	ldp	x21, x22, [sp, #32]
  402804:	ldr	x23, [sp, #48]
  402808:	ldp	x29, x30, [sp], #64
  40280c:	ret
  402810:	adrp	x22, 433000 <ferror@plt+0x31880>
  402814:	mov	x2, #0x3c                  	// #60
  402818:	add	x0, x22, #0x350
  40281c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402820:	add	x1, x1, #0x558
  402824:	bl	401680 <__strcat_chk@plt>
  402828:	add	x0, x22, #0x350
  40282c:	ldp	x19, x20, [sp, #16]
  402830:	ldp	x21, x22, [sp, #32]
  402834:	ldp	x29, x30, [sp], #64
  402838:	ret
  40283c:	nop
  402840:	stp	x29, x30, [sp, #-32]!
  402844:	mov	x29, sp
  402848:	stp	x19, x20, [sp, #16]
  40284c:	mov	w19, w1
  402850:	mov	x20, x0
  402854:	mov	x1, x0
  402858:	mov	w0, #0x27                  	// #39
  40285c:	bl	401460 <fputc@plt>
  402860:	cmp	w19, #0x27
  402864:	mov	w0, #0x5c                  	// #92
  402868:	ccmp	w19, w0, #0x4, ne  // ne = any
  40286c:	b.eq	4028a4 <ferror@plt+0x1124>  // b.none
  402870:	bl	401640 <__ctype_b_loc@plt>
  402874:	ldr	x0, [x0]
  402878:	ldrsh	w0, [x0, w19, sxtw #1]
  40287c:	tbnz	w0, #31, 4028d0 <ferror@plt+0x1150>
  402880:	mov	w0, #0x7f                  	// #127
  402884:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402888:	cmp	w19, #0x20
  40288c:	ccmp	w19, w0, #0x2, ne  // ne = any
  402890:	add	x0, x2, #0x4c8
  402894:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402898:	add	x2, x2, #0x4d0
  40289c:	csel	x2, x2, x0, ls  // ls = plast
  4028a0:	b	4028ac <ferror@plt+0x112c>
  4028a4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4028a8:	add	x2, x2, #0x4c0
  4028ac:	mov	w3, w19
  4028b0:	mov	x0, x20
  4028b4:	mov	w1, #0x1                   	// #1
  4028b8:	bl	401620 <__fprintf_chk@plt>
  4028bc:	mov	x1, x20
  4028c0:	mov	w0, #0x27                  	// #39
  4028c4:	ldp	x19, x20, [sp, #16]
  4028c8:	ldp	x29, x30, [sp], #32
  4028cc:	b	401460 <fputc@plt>
  4028d0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4028d4:	add	x2, x2, #0x4c8
  4028d8:	b	4028ac <ferror@plt+0x112c>
  4028dc:	nop
  4028e0:	stp	x29, x30, [sp, #-80]!
  4028e4:	mov	x29, sp
  4028e8:	stp	x21, x22, [sp, #32]
  4028ec:	mov	x21, x1
  4028f0:	mov	x1, #0x6b62                	// #27490
  4028f4:	movk	x1, #0x7965, lsl #16
  4028f8:	stp	x19, x20, [sp, #16]
  4028fc:	movk	x1, #0x616d, lsl #32
  402900:	movk	x1, #0x70, lsl #48
  402904:	mov	x20, x0
  402908:	str	x1, [sp, #72]
  40290c:	bl	404428 <ferror@plt+0x2ca8>
  402910:	tbnz	w0, #31, 402988 <ferror@plt+0x1208>
  402914:	mov	x3, x21
  402918:	add	x0, sp, #0x48
  40291c:	mov	x2, #0x1                   	// #1
  402920:	mov	x1, #0x7                   	// #7
  402924:	bl	4016c0 <fwrite@plt>
  402928:	cmp	x0, #0x1
  40292c:	b.ne	40297c <ferror@plt+0x11fc>  // b.any
  402930:	add	x22, sp, #0x44
  402934:	mov	w19, #0x0                   	// #0
  402938:	b	402944 <ferror@plt+0x11c4>
  40293c:	cmp	w19, #0x100
  402940:	b.eq	4029d8 <ferror@plt+0x1258>  // b.none
  402944:	mov	w1, w19
  402948:	mov	x0, x20
  40294c:	bl	403e28 <ferror@plt+0x26a8>
  402950:	cmp	w0, #0x0
  402954:	cset	w4, ne  // ne = any
  402958:	mov	x2, #0x1                   	// #1
  40295c:	mov	x3, x21
  402960:	mov	x1, x2
  402964:	mov	x0, x22
  402968:	add	w19, w19, #0x1
  40296c:	strb	w4, [sp, #68]
  402970:	bl	4016c0 <fwrite@plt>
  402974:	cmp	x0, #0x1
  402978:	b.eq	40293c <ferror@plt+0x11bc>  // b.none
  40297c:	ldr	w0, [x20, #56]
  402980:	cmp	w0, #0x2
  402984:	b.gt	40299c <ferror@plt+0x121c>
  402988:	mov	w0, #0xffffffff            	// #-1
  40298c:	ldp	x19, x20, [sp, #16]
  402990:	ldp	x21, x22, [sp, #32]
  402994:	ldp	x29, x30, [sp], #80
  402998:	ret
  40299c:	mov	w2, #0x5                   	// #5
  4029a0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4029a4:	mov	x0, #0x0                   	// #0
  4029a8:	add	x1, x1, #0x568
  4029ac:	bl	401700 <dcgettext@plt>
  4029b0:	mov	x5, x0
  4029b4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4029b8:	mov	x0, x20
  4029bc:	add	x4, x4, #0xa60
  4029c0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4029c4:	mov	w3, #0x55                  	// #85
  4029c8:	add	x2, x2, #0x588
  4029cc:	mov	w1, #0x3                   	// #3
  4029d0:	bl	401f50 <ferror@plt+0x7d0>
  4029d4:	b	402988 <ferror@plt+0x1208>
  4029d8:	str	x23, [sp, #48]
  4029dc:	mov	w23, #0x0                   	// #0
  4029e0:	mov	w1, w23
  4029e4:	mov	x0, x20
  4029e8:	bl	403e28 <ferror@plt+0x26a8>
  4029ec:	cbnz	w0, 402a08 <ferror@plt+0x1288>
  4029f0:	add	w23, w23, #0x1
  4029f4:	cmp	w23, #0x100
  4029f8:	b.ne	4029e0 <ferror@plt+0x1260>  // b.any
  4029fc:	mov	w0, #0x0                   	// #0
  402a00:	ldr	x23, [sp, #48]
  402a04:	b	40298c <ferror@plt+0x120c>
  402a08:	mov	w19, #0x0                   	// #0
  402a0c:	b	402a18 <ferror@plt+0x1298>
  402a10:	cmp	w19, #0x80
  402a14:	b.eq	4029f0 <ferror@plt+0x1270>  // b.none
  402a18:	mov	w2, w19
  402a1c:	mov	w1, w23
  402a20:	mov	x0, x20
  402a24:	bl	403ff0 <ferror@plt+0x2870>
  402a28:	mov	w4, w0
  402a2c:	mov	x3, x21
  402a30:	mov	x0, x22
  402a34:	mov	x2, #0x1                   	// #1
  402a38:	mov	x1, #0x4                   	// #4
  402a3c:	add	w19, w19, #0x1
  402a40:	str	w4, [sp, #68]
  402a44:	bl	4016c0 <fwrite@plt>
  402a48:	cmp	x0, #0x1
  402a4c:	b.eq	402a10 <ferror@plt+0x1290>  // b.none
  402a50:	ldr	x23, [sp, #48]
  402a54:	b	40297c <ferror@plt+0x11fc>
  402a58:	sub	sp, sp, #0x860
  402a5c:	stp	x29, x30, [sp]
  402a60:	mov	x29, sp
  402a64:	stp	x19, x20, [sp, #16]
  402a68:	mov	x20, x1
  402a6c:	stp	x21, x22, [sp, #32]
  402a70:	mov	x22, x0
  402a74:	bl	404428 <ferror@plt+0x2ca8>
  402a78:	tbnz	w0, #31, 40321c <ferror@plt+0x1a9c>
  402a7c:	mov	x3, x20
  402a80:	mov	x2, #0x41                  	// #65
  402a84:	mov	x1, #0x1                   	// #1
  402a88:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402a8c:	add	x0, x0, #0x598
  402a90:	stp	x23, x24, [sp, #48]
  402a94:	mov	w21, #0x0                   	// #0
  402a98:	stp	x25, x26, [sp, #64]
  402a9c:	bl	4016c0 <fwrite@plt>
  402aa0:	mov	x3, x20
  402aa4:	mov	x2, #0x42                  	// #66
  402aa8:	mov	x1, #0x1                   	// #1
  402aac:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402ab0:	add	x0, x0, #0x5e0
  402ab4:	bl	4016c0 <fwrite@plt>
  402ab8:	adrp	x24, 40c000 <ferror@plt+0xa880>
  402abc:	mov	x3, x20
  402ac0:	mov	x2, #0x1c                  	// #28
  402ac4:	mov	x1, #0x1                   	// #1
  402ac8:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402acc:	add	x0, x0, #0x628
  402ad0:	bl	4016c0 <fwrite@plt>
  402ad4:	mov	x3, x20
  402ad8:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402adc:	mov	x2, #0x17                  	// #23
  402ae0:	add	x0, x0, #0x648
  402ae4:	mov	x1, #0x1                   	// #1
  402ae8:	adrp	x23, 40c000 <ferror@plt+0xa880>
  402aec:	add	x24, x24, #0x668
  402af0:	add	x23, x23, #0x690
  402af4:	bl	4016c0 <fwrite@plt>
  402af8:	b	402b08 <ferror@plt+0x1388>
  402afc:	add	w21, w21, #0x1
  402b00:	cmp	w21, #0x100
  402b04:	b.eq	402bc4 <ferror@plt+0x1444>  // b.none
  402b08:	mov	w1, w21
  402b0c:	mov	x0, x22
  402b10:	bl	403e28 <ferror@plt+0x26a8>
  402b14:	cbz	w0, 402afc <ferror@plt+0x137c>
  402b18:	cbz	w21, 402b34 <ferror@plt+0x13b4>
  402b1c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402b20:	mov	x3, x20
  402b24:	add	x0, x0, #0x660
  402b28:	mov	x2, #0x7                   	// #7
  402b2c:	mov	x1, #0x1                   	// #1
  402b30:	bl	4016c0 <fwrite@plt>
  402b34:	mov	w0, w21
  402b38:	bl	402770 <ferror@plt+0xff0>
  402b3c:	mov	x2, x24
  402b40:	mov	x3, x0
  402b44:	mov	w19, #0x0                   	// #0
  402b48:	mov	x0, x20
  402b4c:	mov	w1, #0x1                   	// #1
  402b50:	bl	401620 <__fprintf_chk@plt>
  402b54:	b	402b88 <ferror@plt+0x1408>
  402b58:	mov	w2, w19
  402b5c:	mov	w1, w21
  402b60:	mov	x0, x22
  402b64:	bl	403ff0 <ferror@plt+0x2870>
  402b68:	add	w19, w19, #0x1
  402b6c:	eor	w3, w0, #0xf000
  402b70:	mov	x2, x23
  402b74:	mov	x0, x20
  402b78:	mov	w1, #0x1                   	// #1
  402b7c:	bl	401620 <__fprintf_chk@plt>
  402b80:	cmp	w19, #0x100
  402b84:	b.eq	402ba0 <ferror@plt+0x1420>  // b.none
  402b88:	tst	x19, #0x7
  402b8c:	b.ne	402b58 <ferror@plt+0x13d8>  // b.any
  402b90:	mov	x1, x20
  402b94:	mov	w0, #0xa                   	// #10
  402b98:	bl	401460 <fputc@plt>
  402b9c:	b	402b58 <ferror@plt+0x13d8>
  402ba0:	mov	x3, x20
  402ba4:	add	w21, w21, #0x1
  402ba8:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402bac:	mov	x2, #0x5                   	// #5
  402bb0:	add	x0, x0, #0x6a0
  402bb4:	mov	x1, #0x1                   	// #1
  402bb8:	bl	4016c0 <fwrite@plt>
  402bbc:	cmp	w21, #0x100
  402bc0:	b.ne	402b08 <ferror@plt+0x1388>  // b.any
  402bc4:	mov	w19, #0xff                  	// #255
  402bc8:	b	402bd4 <ferror@plt+0x1454>
  402bcc:	subs	w19, w19, #0x1
  402bd0:	b.eq	402be4 <ferror@plt+0x1464>  // b.none
  402bd4:	mov	w1, w19
  402bd8:	mov	x0, x22
  402bdc:	bl	403e28 <ferror@plt+0x26a8>
  402be0:	cbz	w0, 402bcc <ferror@plt+0x144c>
  402be4:	mov	x2, #0x24                  	// #36
  402be8:	mov	x3, x20
  402bec:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402bf0:	mov	x1, #0x1                   	// #1
  402bf4:	add	x0, x0, #0x6a8
  402bf8:	bl	4016c0 <fwrite@plt>
  402bfc:	adrp	x23, 40c000 <ferror@plt+0xa880>
  402c00:	adrp	x25, 40c000 <ferror@plt+0xa880>
  402c04:	adrp	x24, 40c000 <ferror@plt+0xa880>
  402c08:	add	w26, w19, #0x1
  402c0c:	add	x2, x23, #0x590
  402c10:	add	x25, x25, #0x6d8
  402c14:	add	x24, x24, #0x6d0
  402c18:	mov	w21, #0x0                   	// #0
  402c1c:	b	402c58 <ferror@plt+0x14d8>
  402c20:	bl	402770 <ferror@plt+0xff0>
  402c24:	add	w21, w21, #0x1
  402c28:	mov	x3, x0
  402c2c:	mov	x2, x24
  402c30:	mov	x0, x20
  402c34:	mov	w1, #0x1                   	// #1
  402c38:	bl	401620 <__fprintf_chk@plt>
  402c3c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  402c40:	add	x2, x23, #0x590
  402c44:	add	x0, x0, #0x1d8
  402c48:	cmp	w21, w26
  402c4c:	b.eq	402ca8 <ferror@plt+0x1528>  // b.none
  402c50:	tst	x21, #0x3
  402c54:	csel	x2, x0, x2, ne  // ne = any
  402c58:	mov	w1, #0x1                   	// #1
  402c5c:	mov	x0, x20
  402c60:	bl	401620 <__fprintf_chk@plt>
  402c64:	mov	w1, w21
  402c68:	mov	x0, x22
  402c6c:	bl	403e28 <ferror@plt+0x26a8>
  402c70:	mov	w1, w0
  402c74:	mov	w0, w21
  402c78:	cbnz	w1, 402c20 <ferror@plt+0x14a0>
  402c7c:	mov	x2, #0x2                   	// #2
  402c80:	mov	x3, x20
  402c84:	mov	x0, x25
  402c88:	add	w21, w21, #0x1
  402c8c:	mov	x1, #0x1                   	// #1
  402c90:	bl	4016c0 <fwrite@plt>
  402c94:	adrp	x0, 40d000 <ferror@plt+0xb880>
  402c98:	add	x2, x23, #0x590
  402c9c:	add	x0, x0, #0x1d8
  402ca0:	cmp	w21, w26
  402ca4:	b.ne	402c50 <ferror@plt+0x14d0>  // b.any
  402ca8:	cmp	w19, #0xff
  402cac:	b.eq	402cc8 <ferror@plt+0x1548>  // b.none
  402cb0:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402cb4:	mov	x3, x20
  402cb8:	add	x0, x0, #0x6e0
  402cbc:	mov	x2, #0x2                   	// #2
  402cc0:	mov	x1, #0x1                   	// #1
  402cc4:	bl	4016c0 <fwrite@plt>
  402cc8:	ldr	x3, [x22, #8]
  402ccc:	mov	x0, x20
  402cd0:	mov	w1, #0x1                   	// #1
  402cd4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402cd8:	add	x2, x2, #0x6e8
  402cdc:	mov	x19, #0xff                  	// #255
  402ce0:	ldr	w3, [x3, #16]
  402ce4:	bl	401620 <__fprintf_chk@plt>
  402ce8:	mov	x3, x20
  402cec:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402cf0:	mov	x2, #0xd5                  	// #213
  402cf4:	mov	x1, #0x1                   	// #1
  402cf8:	add	x0, x0, #0x710
  402cfc:	bl	4016c0 <fwrite@plt>
  402d00:	b	402d0c <ferror@plt+0x158c>
  402d04:	cmn	x19, #0x1
  402d08:	b.eq	403180 <ferror@plt+0x1a00>  // b.none
  402d0c:	ldr	x0, [x22, #16]
  402d10:	mov	x1, x19
  402d14:	add	w23, w19, #0x1
  402d18:	sub	x19, x19, #0x1
  402d1c:	bl	40b058 <ferror@plt+0x98d8>
  402d20:	cbz	x0, 402d04 <ferror@plt+0x1584>
  402d24:	add	x24, sp, #0x60
  402d28:	mov	x3, x20
  402d2c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402d30:	mov	x2, #0x14                  	// #20
  402d34:	add	x0, x0, #0x7e8
  402d38:	mov	x1, #0x1                   	// #1
  402d3c:	mov	x25, x24
  402d40:	mov	x21, #0x0                   	// #0
  402d44:	mov	x26, #0x0                   	// #0
  402d48:	stp	x27, x28, [sp, #80]
  402d4c:	adrp	x27, 40c000 <ferror@plt+0xa880>
  402d50:	bl	4016c0 <fwrite@plt>
  402d54:	add	x27, x27, #0x800
  402d58:	b	402d6c <ferror@plt+0x15ec>
  402d5c:	add	x21, x21, #0x1
  402d60:	add	x25, x25, #0x8
  402d64:	cmp	w23, w21
  402d68:	b.le	402de4 <ferror@plt+0x1664>
  402d6c:	ldr	x0, [x22, #16]
  402d70:	mov	x1, x21
  402d74:	bl	40b058 <ferror@plt+0x98d8>
  402d78:	mov	x19, x0
  402d7c:	cbz	x0, 402d5c <ferror@plt+0x15dc>
  402d80:	str	x26, [x25]
  402d84:	mov	x1, x20
  402d88:	mov	w0, #0x9                   	// #9
  402d8c:	bl	401460 <fputc@plt>
  402d90:	ldrb	w1, [x19]
  402d94:	cbz	w1, 403214 <ferror@plt+0x1a94>
  402d98:	mov	x28, x19
  402d9c:	nop
  402da0:	mov	x0, x20
  402da4:	mov	w2, #0x1                   	// #1
  402da8:	bl	4023b0 <ferror@plt+0xc30>
  402dac:	ldrb	w1, [x28, #1]!
  402db0:	cbnz	w1, 402da0 <ferror@plt+0x1620>
  402db4:	sub	x0, x28, x19
  402db8:	add	x0, x0, #0x1
  402dbc:	add	x26, x26, x0
  402dc0:	mov	x3, x20
  402dc4:	mov	x0, x27
  402dc8:	add	x21, x21, #0x1
  402dcc:	mov	x2, #0x4                   	// #4
  402dd0:	mov	x1, #0x1                   	// #1
  402dd4:	bl	4016c0 <fwrite@plt>
  402dd8:	add	x25, x25, #0x8
  402ddc:	cmp	w23, w21
  402de0:	b.gt	402d6c <ferror@plt+0x15ec>
  402de4:	mov	x3, x20
  402de8:	mov	x2, #0x4                   	// #4
  402dec:	mov	x1, #0x1                   	// #1
  402df0:	adrp	x21, 40c000 <ferror@plt+0xa880>
  402df4:	add	x0, x21, #0x878
  402df8:	bl	4016c0 <fwrite@plt>
  402dfc:	mov	x3, x20
  402e00:	mov	x2, #0x71                  	// #113
  402e04:	mov	x1, #0x1                   	// #1
  402e08:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402e0c:	add	x0, x0, #0x8e0
  402e10:	bl	4016c0 <fwrite@plt>
  402e14:	mov	x3, x20
  402e18:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402e1c:	mov	x2, #0x22                  	// #34
  402e20:	add	x0, x0, #0x958
  402e24:	mov	x1, #0x1                   	// #1
  402e28:	adrp	x26, 40c000 <ferror@plt+0xa880>
  402e2c:	adrp	x25, 40c000 <ferror@plt+0xa880>
  402e30:	add	x26, x26, #0x820
  402e34:	add	x25, x25, #0x808
  402e38:	mov	x19, #0x0                   	// #0
  402e3c:	bl	4016c0 <fwrite@plt>
  402e40:	b	402e68 <ferror@plt+0x16e8>
  402e44:	ldr	x3, [x24]
  402e48:	mov	x2, x25
  402e4c:	mov	x0, x20
  402e50:	add	x19, x19, #0x1
  402e54:	mov	w1, #0x1                   	// #1
  402e58:	add	x24, x24, #0x8
  402e5c:	bl	401620 <__fprintf_chk@plt>
  402e60:	cmp	w23, w19
  402e64:	b.le	402e9c <ferror@plt+0x171c>
  402e68:	ldr	x0, [x22, #16]
  402e6c:	mov	x1, x19
  402e70:	bl	40b058 <ferror@plt+0x98d8>
  402e74:	cbnz	x0, 402e44 <ferror@plt+0x16c4>
  402e78:	mov	x3, x20
  402e7c:	mov	x0, x26
  402e80:	add	x19, x19, #0x1
  402e84:	mov	x2, #0x4                   	// #4
  402e88:	mov	x1, #0x1                   	// #1
  402e8c:	bl	4016c0 <fwrite@plt>
  402e90:	add	x24, x24, #0x8
  402e94:	cmp	w23, w19
  402e98:	b.gt	402e68 <ferror@plt+0x16e8>
  402e9c:	cmp	w23, #0x100
  402ea0:	ldp	x27, x28, [sp, #80]
  402ea4:	b.ne	4031f8 <ferror@plt+0x1a78>  // b.any
  402ea8:	mov	x3, x20
  402eac:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402eb0:	mov	x2, #0x3                   	// #3
  402eb4:	add	x0, x0, #0x828
  402eb8:	mov	x1, #0x1                   	// #1
  402ebc:	bl	4016c0 <fwrite@plt>
  402ec0:	ldr	w0, [x22]
  402ec4:	tbz	w0, #4, 403050 <ferror@plt+0x18d0>
  402ec8:	mov	x1, #0x1                   	// #1
  402ecc:	mov	x3, x20
  402ed0:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402ed4:	mov	x2, #0x2e                  	// #46
  402ed8:	add	x0, x0, #0x830
  402edc:	bl	4016c0 <fwrite@plt>
  402ee0:	ldr	x0, [x22, #24]
  402ee4:	ldr	x1, [x0, #16]
  402ee8:	cmp	x1, #0x0
  402eec:	b.le	403000 <ferror@plt+0x1880>
  402ef0:	mov	x1, #0x0                   	// #0
  402ef4:	bl	40b058 <ferror@plt+0x98d8>
  402ef8:	mov	x23, x0
  402efc:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402f00:	add	x19, x0, #0x860
  402f04:	mov	x3, x20
  402f08:	mov	x2, #0x2                   	// #2
  402f0c:	mov	x1, #0x1                   	// #1
  402f10:	mov	x0, x19
  402f14:	bl	4016c0 <fwrite@plt>
  402f18:	ldr	w1, [x23]
  402f1c:	mov	x0, x20
  402f20:	mov	w2, #0x1                   	// #1
  402f24:	mov	x24, #0x1                   	// #1
  402f28:	bl	4023b0 <ferror@plt+0xc30>
  402f2c:	ldr	w1, [x23, #4]
  402f30:	mov	x0, x20
  402f34:	mov	w2, #0x1                   	// #1
  402f38:	bl	4023b0 <ferror@plt+0xc30>
  402f3c:	ldr	w3, [x23, #8]
  402f40:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402f44:	add	x2, x2, #0x868
  402f48:	mov	x0, x20
  402f4c:	mov	x26, x2
  402f50:	mov	w1, #0x1                   	// #1
  402f54:	bl	401620 <__fprintf_chk@plt>
  402f58:	ldr	x0, [x22, #24]
  402f5c:	mov	x1, x24
  402f60:	and	w25, w24, #0x1
  402f64:	ldr	x2, [x0, #16]
  402f68:	cmp	x24, x2
  402f6c:	add	x24, x24, #0x1
  402f70:	b.ge	402ff0 <ferror@plt+0x1870>  // b.tcont
  402f74:	bl	40b058 <ferror@plt+0x98d8>
  402f78:	mov	x23, x0
  402f7c:	mov	x3, x20
  402f80:	mov	x2, #0x2                   	// #2
  402f84:	mov	x1, #0x1                   	// #1
  402f88:	mov	x0, x19
  402f8c:	bl	4016c0 <fwrite@plt>
  402f90:	ldr	w1, [x23]
  402f94:	mov	x0, x20
  402f98:	mov	w2, #0x1                   	// #1
  402f9c:	bl	4023b0 <ferror@plt+0xc30>
  402fa0:	ldr	w1, [x23, #4]
  402fa4:	mov	x0, x20
  402fa8:	mov	w2, #0x1                   	// #1
  402fac:	bl	4023b0 <ferror@plt+0xc30>
  402fb0:	ldr	w3, [x23, #8]
  402fb4:	mov	x2, x26
  402fb8:	mov	x0, x20
  402fbc:	mov	w1, #0x1                   	// #1
  402fc0:	bl	401620 <__fprintf_chk@plt>
  402fc4:	cbz	w25, 402f58 <ferror@plt+0x17d8>
  402fc8:	mov	x1, x20
  402fcc:	mov	w0, #0xa                   	// #10
  402fd0:	bl	401460 <fputc@plt>
  402fd4:	and	w25, w24, #0x1
  402fd8:	ldr	x0, [x22, #24]
  402fdc:	mov	x1, x24
  402fe0:	ldr	x2, [x0, #16]
  402fe4:	cmp	x24, x2
  402fe8:	add	x24, x24, #0x1
  402fec:	b.lt	402f74 <ferror@plt+0x17f4>  // b.tstop
  402ff0:	cbz	w25, 403000 <ferror@plt+0x1880>
  402ff4:	mov	x1, x20
  402ff8:	mov	w0, #0xa                   	// #10
  402ffc:	bl	401460 <fputc@plt>
  403000:	mov	x3, x20
  403004:	mov	x2, #0x4                   	// #4
  403008:	mov	x1, #0x1                   	// #1
  40300c:	add	x0, x21, #0x878
  403010:	bl	4016c0 <fwrite@plt>
  403014:	ldr	x3, [x22, #24]
  403018:	mov	x0, x20
  40301c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403020:	mov	w1, #0x1                   	// #1
  403024:	add	x2, x2, #0x880
  403028:	ldr	w3, [x3, #16]
  40302c:	bl	401620 <__fprintf_chk@plt>
  403030:	ldp	x23, x24, [sp, #48]
  403034:	mov	w0, #0x0                   	// #0
  403038:	ldp	x25, x26, [sp, #64]
  40303c:	ldp	x29, x30, [sp]
  403040:	ldp	x19, x20, [sp, #16]
  403044:	ldp	x21, x22, [sp, #32]
  403048:	add	sp, sp, #0x860
  40304c:	ret
  403050:	mov	x1, #0x1                   	// #1
  403054:	mov	x3, x20
  403058:	adrp	x0, 40c000 <ferror@plt+0xa880>
  40305c:	mov	x2, #0x2c                  	// #44
  403060:	add	x0, x0, #0x8a8
  403064:	bl	4016c0 <fwrite@plt>
  403068:	ldr	x0, [x22, #24]
  40306c:	ldr	x1, [x0, #16]
  403070:	cmp	x1, #0x0
  403074:	b.le	403000 <ferror@plt+0x1880>
  403078:	mov	x1, #0x0                   	// #0
  40307c:	bl	40b058 <ferror@plt+0x98d8>
  403080:	mov	x23, x0
  403084:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403088:	add	x19, x0, #0x860
  40308c:	mov	x3, x20
  403090:	mov	x2, #0x2                   	// #2
  403094:	mov	x1, #0x1                   	// #1
  403098:	mov	x0, x19
  40309c:	bl	4016c0 <fwrite@plt>
  4030a0:	ldr	w1, [x23]
  4030a4:	mov	x0, x20
  4030a8:	mov	w2, #0x1                   	// #1
  4030ac:	mov	x24, #0x1                   	// #1
  4030b0:	bl	4023b0 <ferror@plt+0xc30>
  4030b4:	ldr	w1, [x23, #4]
  4030b8:	mov	x0, x20
  4030bc:	mov	w2, #0x1                   	// #1
  4030c0:	bl	4023b0 <ferror@plt+0xc30>
  4030c4:	ldr	w1, [x23, #8]
  4030c8:	mov	x0, x20
  4030cc:	mov	w2, #0x0                   	// #0
  4030d0:	bl	4023b0 <ferror@plt+0xc30>
  4030d4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4030d8:	add	x0, x0, #0x8d8
  4030dc:	mov	x3, x20
  4030e0:	mov	x26, x0
  4030e4:	mov	x1, x24
  4030e8:	mov	x2, #0x2                   	// #2
  4030ec:	bl	4016c0 <fwrite@plt>
  4030f0:	ldr	x0, [x22, #24]
  4030f4:	mov	x1, x24
  4030f8:	and	w25, w24, #0x1
  4030fc:	ldr	x2, [x0, #16]
  403100:	cmp	x24, x2
  403104:	add	x24, x24, #0x1
  403108:	b.ge	402ff0 <ferror@plt+0x1870>  // b.tcont
  40310c:	bl	40b058 <ferror@plt+0x98d8>
  403110:	mov	x23, x0
  403114:	mov	x3, x20
  403118:	mov	x2, #0x2                   	// #2
  40311c:	mov	x1, #0x1                   	// #1
  403120:	mov	x0, x19
  403124:	bl	4016c0 <fwrite@plt>
  403128:	ldr	w1, [x23]
  40312c:	mov	x0, x20
  403130:	mov	w2, #0x1                   	// #1
  403134:	bl	4023b0 <ferror@plt+0xc30>
  403138:	ldr	w1, [x23, #4]
  40313c:	mov	x0, x20
  403140:	mov	w2, #0x1                   	// #1
  403144:	bl	4023b0 <ferror@plt+0xc30>
  403148:	ldr	w1, [x23, #8]
  40314c:	mov	x0, x20
  403150:	mov	w2, #0x0                   	// #0
  403154:	bl	4023b0 <ferror@plt+0xc30>
  403158:	mov	x3, x20
  40315c:	mov	x0, x26
  403160:	mov	x2, #0x2                   	// #2
  403164:	mov	x1, #0x1                   	// #1
  403168:	bl	4016c0 <fwrite@plt>
  40316c:	cbz	w25, 4030f0 <ferror@plt+0x1970>
  403170:	mov	x1, x20
  403174:	mov	w0, #0xa                   	// #10
  403178:	bl	401460 <fputc@plt>
  40317c:	b	4030f0 <ferror@plt+0x1970>
  403180:	mov	x3, x20
  403184:	mov	x2, #0x14                  	// #20
  403188:	mov	x1, #0x1                   	// #1
  40318c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403190:	add	x0, x0, #0x7e8
  403194:	bl	4016c0 <fwrite@plt>
  403198:	mov	x3, x20
  40319c:	mov	x2, #0x3                   	// #3
  4031a0:	mov	x1, #0x1                   	// #1
  4031a4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4031a8:	add	x0, x0, #0x980
  4031ac:	bl	4016c0 <fwrite@plt>
  4031b0:	mov	x3, x20
  4031b4:	mov	x2, #0x4                   	// #4
  4031b8:	mov	x1, #0x1                   	// #1
  4031bc:	adrp	x21, 40c000 <ferror@plt+0xa880>
  4031c0:	add	x0, x21, #0x878
  4031c4:	bl	4016c0 <fwrite@plt>
  4031c8:	mov	x3, x20
  4031cc:	mov	x2, #0x71                  	// #113
  4031d0:	mov	x1, #0x1                   	// #1
  4031d4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4031d8:	add	x0, x0, #0x8e0
  4031dc:	bl	4016c0 <fwrite@plt>
  4031e0:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4031e4:	mov	x3, x20
  4031e8:	add	x0, x0, #0x958
  4031ec:	mov	x2, #0x22                  	// #34
  4031f0:	mov	x1, #0x1                   	// #1
  4031f4:	bl	4016c0 <fwrite@plt>
  4031f8:	mov	x3, x20
  4031fc:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403200:	mov	x2, #0x4                   	// #4
  403204:	mov	x1, #0x1                   	// #1
  403208:	add	x0, x0, #0x820
  40320c:	bl	4016c0 <fwrite@plt>
  403210:	b	402ea8 <ferror@plt+0x1728>
  403214:	mov	x0, #0x1                   	// #1
  403218:	b	402dbc <ferror@plt+0x163c>
  40321c:	mov	w0, #0xffffffff            	// #-1
  403220:	b	40303c <ferror@plt+0x18bc>
  403224:	nop
  403228:	stp	x29, x30, [sp, #-80]!
  40322c:	mov	x29, sp
  403230:	stp	x23, x24, [sp, #48]
  403234:	mov	x24, x0
  403238:	ldr	x0, [x0, #16]
  40323c:	stp	x21, x22, [sp, #32]
  403240:	mov	x21, x1
  403244:	ldr	x1, [x0, #24]
  403248:	cmp	x1, #0x0
  40324c:	b.le	40335c <ferror@plt+0x1bdc>
  403250:	mov	x22, #0x0                   	// #0
  403254:	stp	x19, x20, [sp, #16]
  403258:	stp	x25, x26, [sp, #64]
  40325c:	adrp	x26, 40c000 <ferror@plt+0xa880>
  403260:	adrp	x25, 40c000 <ferror@plt+0xa880>
  403264:	add	x26, x26, #0x988
  403268:	add	x25, x25, #0x998
  40326c:	b	403284 <ferror@plt+0x1b04>
  403270:	ldr	x0, [x24, #16]
  403274:	add	x22, x22, #0x1
  403278:	ldr	x1, [x0, #24]
  40327c:	cmp	x1, x22
  403280:	b.le	403354 <ferror@plt+0x1bd4>
  403284:	mov	x1, x22
  403288:	bl	40b058 <ferror@plt+0x98d8>
  40328c:	mov	x20, x0
  403290:	cbz	x0, 403270 <ferror@plt+0x1af0>
  403294:	mov	w2, w22
  403298:	mov	w1, #0x1                   	// #1
  40329c:	mov	x0, x24
  4032a0:	bl	409300 <ferror@plt+0x7b80>
  4032a4:	mov	x2, x26
  4032a8:	mov	x3, x0
  4032ac:	mov	w1, #0x1                   	// #1
  4032b0:	mov	x0, x21
  4032b4:	bl	401620 <__fprintf_chk@plt>
  4032b8:	ldrb	w19, [x20]
  4032bc:	mov	w23, #0x5c                  	// #92
  4032c0:	cbnz	w19, 4032fc <ferror@plt+0x1b7c>
  4032c4:	b	403328 <ferror@plt+0x1ba8>
  4032c8:	bl	401640 <__ctype_b_loc@plt>
  4032cc:	mov	x3, x0
  4032d0:	ubfiz	x2, x19, #1, #8
  4032d4:	cmp	w19, #0x20
  4032d8:	mov	x1, x21
  4032dc:	mov	w0, w19
  4032e0:	ldr	x3, [x3]
  4032e4:	ldrsh	w2, [x3, x2]
  4032e8:	ccmp	w2, #0x0, #0x1, ne  // ne = any
  4032ec:	b.ge	40336c <ferror@plt+0x1bec>  // b.tcont
  4032f0:	bl	401460 <fputc@plt>
  4032f4:	ldrb	w19, [x20, #1]!
  4032f8:	cbz	w19, 403328 <ferror@plt+0x1ba8>
  4032fc:	cmp	w19, #0x22
  403300:	ccmp	w19, w23, #0x4, ne  // ne = any
  403304:	b.ne	4032c8 <ferror@plt+0x1b48>  // b.any
  403308:	mov	x1, x21
  40330c:	mov	w0, #0x5c                  	// #92
  403310:	bl	401460 <fputc@plt>
  403314:	ldrb	w0, [x20]
  403318:	mov	x1, x21
  40331c:	bl	401460 <fputc@plt>
  403320:	ldrb	w19, [x20, #1]!
  403324:	cbnz	w19, 4032fc <ferror@plt+0x1b7c>
  403328:	mov	x1, x21
  40332c:	mov	w0, #0x22                  	// #34
  403330:	bl	401460 <fputc@plt>
  403334:	add	x22, x22, #0x1
  403338:	mov	x1, x21
  40333c:	mov	w0, #0xa                   	// #10
  403340:	bl	401460 <fputc@plt>
  403344:	ldr	x0, [x24, #16]
  403348:	ldr	x1, [x0, #24]
  40334c:	cmp	x1, x22
  403350:	b.gt	403284 <ferror@plt+0x1b04>
  403354:	ldp	x19, x20, [sp, #16]
  403358:	ldp	x25, x26, [sp, #64]
  40335c:	ldp	x21, x22, [sp, #32]
  403360:	ldp	x23, x24, [sp, #48]
  403364:	ldp	x29, x30, [sp], #80
  403368:	ret
  40336c:	mov	w3, w19
  403370:	mov	x2, x25
  403374:	mov	x0, x21
  403378:	mov	w1, #0x1                   	// #1
  40337c:	bl	401620 <__fprintf_chk@plt>
  403380:	b	4032f4 <ferror@plt+0x1b74>
  403384:	nop
  403388:	stp	x29, x30, [sp, #-64]!
  40338c:	mov	x29, sp
  403390:	stp	x21, x22, [sp, #32]
  403394:	mov	x22, x0
  403398:	mov	x21, x1
  40339c:	ldr	x0, [x0, #24]
  4033a0:	ldr	x1, [x0, #16]
  4033a4:	cmp	x1, #0x0
  4033a8:	b.le	40349c <ferror@plt+0x1d1c>
  4033ac:	mov	x1, #0x0                   	// #0
  4033b0:	stp	x19, x20, [sp, #16]
  4033b4:	mov	w20, #0x0                   	// #0
  4033b8:	stp	x23, x24, [sp, #48]
  4033bc:	adrp	x23, 40c000 <ferror@plt+0xa880>
  4033c0:	adrp	x24, 40c000 <ferror@plt+0xa880>
  4033c4:	add	x23, x23, #0x9a0
  4033c8:	add	x24, x24, #0x9d8
  4033cc:	b	403400 <ferror@plt+0x1c80>
  4033d0:	mov	w3, w1
  4033d4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4033d8:	mov	x0, x21
  4033dc:	add	x2, x2, #0x9c8
  4033e0:	mov	w1, #0x1                   	// #1
  4033e4:	bl	401620 <__fprintf_chk@plt>
  4033e8:	ldr	x0, [x22, #24]
  4033ec:	add	w1, w20, #0x1
  4033f0:	mov	x20, x1
  4033f4:	ldr	x2, [x0, #16]
  4033f8:	cmp	x2, w1, uxtw
  4033fc:	b.le	403494 <ferror@plt+0x1d14>
  403400:	bl	40b058 <ferror@plt+0x98d8>
  403404:	mov	x19, x0
  403408:	cbz	x0, 4033e8 <ferror@plt+0x1c68>
  40340c:	mov	x3, x21
  403410:	mov	x2, #0x8                   	// #8
  403414:	mov	x1, #0x1                   	// #1
  403418:	mov	x0, x23
  40341c:	bl	4016c0 <fwrite@plt>
  403420:	ldr	w1, [x19]
  403424:	mov	x0, x21
  403428:	bl	402840 <ferror@plt+0x10c0>
  40342c:	mov	x1, x21
  403430:	mov	w0, #0x20                  	// #32
  403434:	bl	401460 <fputc@plt>
  403438:	ldr	w1, [x19, #4]
  40343c:	mov	x0, x21
  403440:	bl	402840 <ferror@plt+0x10c0>
  403444:	ldr	w0, [x22]
  403448:	ldr	w1, [x19, #8]
  40344c:	tbnz	w0, #4, 4034a8 <ferror@plt+0x1d28>
  403450:	cmp	w1, #0xff
  403454:	b.hi	4033d0 <ferror@plt+0x1c50>  // b.pmore
  403458:	mov	x0, x22
  40345c:	bl	4093f0 <ferror@plt+0x7c70>
  403460:	mov	x3, x0
  403464:	cbz	x0, 4034d8 <ferror@plt+0x1d58>
  403468:	mov	w1, #0x1                   	// #1
  40346c:	mov	x0, x21
  403470:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403474:	add	x2, x2, #0x9b0
  403478:	bl	401620 <__fprintf_chk@plt>
  40347c:	ldr	x0, [x22, #24]
  403480:	add	w1, w20, #0x1
  403484:	mov	x20, x1
  403488:	ldr	x2, [x0, #16]
  40348c:	cmp	x2, w1, uxtw
  403490:	b.gt	403400 <ferror@plt+0x1c80>
  403494:	ldp	x19, x20, [sp, #16]
  403498:	ldp	x23, x24, [sp, #48]
  40349c:	ldp	x21, x22, [sp, #32]
  4034a0:	ldp	x29, x30, [sp], #64
  4034a4:	ret
  4034a8:	mov	x0, x22
  4034ac:	eor	w1, w1, #0xf000
  4034b0:	bl	4093f0 <ferror@plt+0x7c70>
  4034b4:	mov	x3, x0
  4034b8:	cbnz	x0, 403468 <ferror@plt+0x1ce8>
  4034bc:	ldr	w3, [x19, #8]
  4034c0:	mov	x0, x21
  4034c4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4034c8:	mov	w1, #0x1                   	// #1
  4034cc:	add	x2, x2, #0x9b8
  4034d0:	bl	401620 <__fprintf_chk@plt>
  4034d4:	b	4033e8 <ferror@plt+0x1c68>
  4034d8:	mov	x3, x21
  4034dc:	mov	x2, #0x4                   	// #4
  4034e0:	mov	x0, x24
  4034e4:	mov	x1, #0x1                   	// #1
  4034e8:	bl	4016c0 <fwrite@plt>
  4034ec:	ldr	w1, [x19, #8]
  4034f0:	mov	x0, x21
  4034f4:	bl	402840 <ferror@plt+0x10c0>
  4034f8:	mov	x1, x21
  4034fc:	mov	w0, #0xa                   	// #10
  403500:	bl	401460 <fputc@plt>
  403504:	b	4033e8 <ferror@plt+0x1c68>
  403508:	stp	x29, x30, [sp, #-96]!
  40350c:	mov	x3, x1
  403510:	mov	x2, #0x7                   	// #7
  403514:	mov	x29, sp
  403518:	stp	x27, x28, [sp, #80]
  40351c:	mov	x27, x0
  403520:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403524:	add	x0, x0, #0x9e0
  403528:	stp	x21, x22, [sp, #32]
  40352c:	mov	x22, x1
  403530:	mov	x1, #0x1                   	// #1
  403534:	bl	4016c0 <fwrite@plt>
  403538:	ldr	x2, [x27, #8]
  40353c:	ldr	x0, [x2, #24]
  403540:	cmp	x0, #0x0
  403544:	b.le	403650 <ferror@plt+0x1ed0>
  403548:	mov	w21, #0x0                   	// #0
  40354c:	stp	x19, x20, [sp, #16]
  403550:	mov	x19, #0x0                   	// #0
  403554:	mov	w20, #0x0                   	// #0
  403558:	stp	x23, x24, [sp, #48]
  40355c:	adrp	x24, 40c000 <ferror@plt+0xa880>
  403560:	mov	w23, #0x0                   	// #0
  403564:	add	x24, x24, #0x9f0
  403568:	stp	x25, x26, [sp, #64]
  40356c:	adrp	x25, 40c000 <ferror@plt+0xa880>
  403570:	mov	w26, #0x2c                  	// #44
  403574:	add	x25, x25, #0x9e8
  403578:	b	4035cc <ferror@plt+0x1e4c>
  40357c:	cbz	w21, 403690 <ferror@plt+0x1f10>
  403580:	cmp	w21, w20
  403584:	sub	w4, w20, #0x1
  403588:	b.eq	403668 <ferror@plt+0x1ee8>  // b.none
  40358c:	cmp	w23, #0x0
  403590:	sub	w5, w21, #0x1
  403594:	mov	x2, x24
  403598:	mov	x0, x22
  40359c:	mov	w3, #0x20                  	// #32
  4035a0:	mov	w1, #0x1                   	// #1
  4035a4:	csel	w3, w26, w3, ne  // ne = any
  4035a8:	bl	401620 <__fprintf_chk@plt>
  4035ac:	ldr	x2, [x27, #8]
  4035b0:	mov	w21, #0x0                   	// #0
  4035b4:	mov	w20, #0x0                   	// #0
  4035b8:	mov	w23, #0x1                   	// #1
  4035bc:	ldr	x0, [x2, #24]
  4035c0:	add	x19, x19, #0x1
  4035c4:	cmp	x0, x19
  4035c8:	b.le	40360c <ferror@plt+0x1e8c>
  4035cc:	ldr	w3, [x27, #4]
  4035d0:	mov	w1, w19
  4035d4:	add	w28, w19, #0x1
  4035d8:	mov	x0, x27
  4035dc:	tbz	w3, #2, 4035e4 <ferror@plt+0x1e64>
  4035e0:	tbnz	w19, #3, 4035bc <ferror@plt+0x1e3c>
  4035e4:	bl	403e28 <ferror@plt+0x26a8>
  4035e8:	cmp	w20, #0x0
  4035ec:	cbz	w0, 40357c <ferror@plt+0x1dfc>
  4035f0:	ldr	x2, [x27, #8]
  4035f4:	add	x19, x19, #0x1
  4035f8:	csel	w20, w20, w28, ne  // ne = any
  4035fc:	mov	w21, w28
  403600:	ldr	x0, [x2, #24]
  403604:	cmp	x0, x19
  403608:	b.gt	4035cc <ferror@plt+0x1e4c>
  40360c:	cbz	w21, 403698 <ferror@plt+0x1f18>
  403610:	cmp	w20, w21
  403614:	sub	w4, w20, #0x1
  403618:	b.eq	4036bc <ferror@plt+0x1f3c>  // b.none
  40361c:	cmp	w23, #0x0
  403620:	mov	w0, #0x20                  	// #32
  403624:	sub	w5, w21, #0x1
  403628:	mov	w3, #0x2c                  	// #44
  40362c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403630:	csel	w3, w3, w0, ne  // ne = any
  403634:	add	x2, x2, #0x9f0
  403638:	mov	x0, x22
  40363c:	mov	w1, #0x1                   	// #1
  403640:	bl	401620 <__fprintf_chk@plt>
  403644:	ldp	x19, x20, [sp, #16]
  403648:	ldp	x23, x24, [sp, #48]
  40364c:	ldp	x25, x26, [sp, #64]
  403650:	mov	x1, x22
  403654:	ldp	x21, x22, [sp, #32]
  403658:	mov	w0, #0xa                   	// #10
  40365c:	ldp	x27, x28, [sp, #80]
  403660:	ldp	x29, x30, [sp], #96
  403664:	b	401460 <fputc@plt>
  403668:	cmp	w23, #0x0
  40366c:	mov	w21, #0x0                   	// #0
  403670:	mov	w20, #0x0                   	// #0
  403674:	mov	w23, #0x1                   	// #1
  403678:	mov	x2, x25
  40367c:	mov	x0, x22
  403680:	mov	w3, #0x20                  	// #32
  403684:	mov	w1, #0x1                   	// #1
  403688:	csel	w3, w26, w3, ne  // ne = any
  40368c:	bl	401620 <__fprintf_chk@plt>
  403690:	ldr	x2, [x27, #8]
  403694:	b	4035bc <ferror@plt+0x1e3c>
  403698:	mov	x1, x22
  40369c:	mov	w0, #0xa                   	// #10
  4036a0:	ldp	x19, x20, [sp, #16]
  4036a4:	ldp	x21, x22, [sp, #32]
  4036a8:	ldp	x23, x24, [sp, #48]
  4036ac:	ldp	x25, x26, [sp, #64]
  4036b0:	ldp	x27, x28, [sp, #80]
  4036b4:	ldp	x29, x30, [sp], #96
  4036b8:	b	401460 <fputc@plt>
  4036bc:	cmp	w23, #0x0
  4036c0:	mov	w0, #0x20                  	// #32
  4036c4:	mov	w1, #0x1                   	// #1
  4036c8:	mov	w3, #0x2c                  	// #44
  4036cc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4036d0:	csel	w3, w3, w0, ne  // ne = any
  4036d4:	add	x2, x2, #0x9e8
  4036d8:	mov	x0, x22
  4036dc:	bl	401620 <__fprintf_chk@plt>
  4036e0:	mov	x1, x22
  4036e4:	mov	w0, #0xa                   	// #10
  4036e8:	ldp	x19, x20, [sp, #16]
  4036ec:	ldp	x21, x22, [sp, #32]
  4036f0:	ldp	x23, x24, [sp, #48]
  4036f4:	ldp	x25, x26, [sp, #64]
  4036f8:	ldp	x27, x28, [sp, #80]
  4036fc:	ldp	x29, x30, [sp], #96
  403700:	b	401460 <fputc@plt>
  403704:	nop
  403708:	sub	sp, sp, #0x8f0
  40370c:	stp	x29, x30, [sp]
  403710:	mov	x29, sp
  403714:	stp	x19, x20, [sp, #16]
  403718:	mov	x19, x0
  40371c:	and	w0, w3, #0xff
  403720:	stp	x27, x28, [sp, #80]
  403724:	mov	x27, x1
  403728:	ldr	x1, [x19, #8]
  40372c:	stp	x21, x22, [sp, #32]
  403730:	str	w0, [sp, #116]
  403734:	ldr	x21, [x1, #24]
  403738:	str	w2, [sp, #144]
  40373c:	cbz	x21, 4039a8 <ferror@plt+0x2228>
  403740:	sub	w0, w2, #0x4
  403744:	stp	x23, x24, [sp, #48]
  403748:	ands	w0, w0, #0xfffffffb
  40374c:	stp	x25, x26, [sp, #64]
  403750:	str	w0, [sp, #152]
  403754:	b.eq	40383c <ferror@plt+0x20bc>  // b.none
  403758:	cmp	x21, #0x0
  40375c:	mov	x22, #0x0                   	// #0
  403760:	b.le	4037a4 <ferror@plt+0x2024>
  403764:	mov	w23, w22
  403768:	orr	w24, w22, #0x8
  40376c:	tbnz	w22, #3, 403794 <ferror@plt+0x2014>
  403770:	mov	w1, w22
  403774:	mov	x0, x19
  403778:	bl	403e28 <ferror@plt+0x26a8>
  40377c:	cbz	w0, 403790 <ferror@plt+0x2010>
  403780:	mov	w1, w24
  403784:	mov	x0, x19
  403788:	bl	403e28 <ferror@plt+0x26a8>
  40378c:	cbnz	w0, 4037c8 <ferror@plt+0x2048>
  403790:	ldr	x1, [x19, #8]
  403794:	add	x22, x22, #0x1
  403798:	ldr	x0, [x1, #24]
  40379c:	cmp	x0, x22
  4037a0:	b.gt	403764 <ferror@plt+0x1fe4>
  4037a4:	mov	w4, #0x1                   	// #1
  4037a8:	mov	x3, x27
  4037ac:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4037b0:	mov	x2, #0xc                   	// #12
  4037b4:	mov	x1, #0x1                   	// #1
  4037b8:	add	x0, x0, #0x9f8
  4037bc:	str	w4, [sp, #156]
  4037c0:	bl	4016c0 <fwrite@plt>
  4037c4:	b	403840 <ferror@plt+0x20c0>
  4037c8:	mov	w25, #0x1                   	// #1
  4037cc:	b	4037dc <ferror@plt+0x205c>
  4037d0:	add	w25, w25, #0x1
  4037d4:	cmp	w25, #0x100
  4037d8:	b.eq	403790 <ferror@plt+0x2010>  // b.none
  4037dc:	mov	w2, w25
  4037e0:	mov	w1, w23
  4037e4:	mov	x0, x19
  4037e8:	bl	403ff0 <ferror@plt+0x2870>
  4037ec:	mov	w20, w0
  4037f0:	cmn	w0, #0x1
  4037f4:	b.eq	403790 <ferror@plt+0x2010>  // b.none
  4037f8:	asr	w0, w0, #8
  4037fc:	cmp	w0, #0x0
  403800:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  403804:	b.ne	4037d0 <ferror@plt+0x2050>  // b.any
  403808:	tbnz	w20, #7, 4037d0 <ferror@plt+0x2050>
  40380c:	mov	w1, w24
  403810:	mov	x0, x19
  403814:	bl	403e28 <ferror@plt+0x26a8>
  403818:	cbz	w0, 40383c <ferror@plt+0x20bc>
  40381c:	mov	w1, w24
  403820:	mov	w2, w25
  403824:	mov	x0, x19
  403828:	bl	403ff0 <ferror@plt+0x2870>
  40382c:	and	w1, w20, #0xff
  403830:	orr	w1, w1, #0x800
  403834:	cmp	w1, w0
  403838:	b.eq	4037d0 <ferror@plt+0x2050>  // b.none
  40383c:	str	wzr, [sp, #156]
  403840:	ldr	w0, [sp, #144]
  403844:	add	x25, sp, #0xf0
  403848:	mov	w22, #0x1                   	// #1
  40384c:	cmp	w0, #0x4
  403850:	lsl	x0, x21, #2
  403854:	sub	x0, x0, #0x4
  403858:	str	x0, [sp, #128]
  40385c:	sub	x0, x21, #0x1
  403860:	cset	w1, ne  // ne = any
  403864:	str	x0, [sp, #120]
  403868:	add	x0, sp, #0x4f0
  40386c:	str	x0, [sp, #104]
  403870:	str	w1, [sp, #148]
  403874:	nop
  403878:	cmp	x21, #0x0
  40387c:	mov	w20, #0x1                   	// #1
  403880:	b.le	4038dc <ferror@plt+0x215c>
  403884:	add	x26, sp, #0xf0
  403888:	mov	w24, w21
  40388c:	mov	w20, #0x1                   	// #1
  403890:	mov	w28, #0x0                   	// #0
  403894:	mov	w23, #0x200                 	// #512
  403898:	str	w23, [x26]
  40389c:	mov	w1, w28
  4038a0:	mov	x0, x19
  4038a4:	bl	403e28 <ferror@plt+0x26a8>
  4038a8:	cbz	w0, 4038c8 <ferror@plt+0x2148>
  4038ac:	mov	w2, w22
  4038b0:	mov	w1, w28
  4038b4:	mov	x0, x19
  4038b8:	bl	403ff0 <ferror@plt+0x2870>
  4038bc:	cmp	w0, #0x200
  4038c0:	str	w0, [x26]
  4038c4:	csel	w20, w20, wzr, eq  // eq = none
  4038c8:	add	w28, w28, #0x1
  4038cc:	add	x26, x26, #0x4
  4038d0:	cmp	w28, w24
  4038d4:	b.ne	403898 <ferror@plt+0x2118>  // b.any
  4038d8:	and	w20, w20, #0x1
  4038dc:	ldr	w0, [sp, #148]
  4038e0:	cmp	w0, #0x0
  4038e4:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4038e8:	b.ne	403994 <ferror@plt+0x2214>  // b.any
  4038ec:	ldr	w0, [sp, #144]
  4038f0:	cmp	w0, #0x4
  4038f4:	b.eq	403d50 <ferror@plt+0x25d0>  // b.none
  4038f8:	ldr	w0, [sp, #152]
  4038fc:	cbz	w0, 403b90 <ferror@plt+0x2410>
  403900:	ldr	w20, [sp, #240]
  403904:	and	w23, w20, #0xff
  403908:	asr	w0, w20, #8
  40390c:	cmp	w0, #0x0
  403910:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  403914:	b.ne	403928 <ferror@plt+0x21a8>  // b.any
  403918:	and	w0, w23, #0xffffffdf
  40391c:	sub	w0, w0, #0x41
  403920:	cmp	w0, #0x19
  403924:	b.ls	403c90 <ferror@plt+0x2510>  // b.plast
  403928:	cmp	x21, #0x0
  40392c:	mov	w24, #0x0                   	// #0
  403930:	b.le	4039c0 <ferror@plt+0x2240>
  403934:	mov	x0, #0x1                   	// #1
  403938:	ldr	x1, [sp, #104]
  40393c:	cmp	x0, x21
  403940:	add	x1, x1, x0, lsl #2
  403944:	add	x0, x0, #0x1
  403948:	stur	wzr, [x1, #-4]
  40394c:	b.lt	403938 <ferror@plt+0x21b8>  // b.tstop
  403950:	ldr	w0, [sp, #156]
  403954:	cbnz	w0, 403bcc <ferror@plt+0x244c>
  403958:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40395c:	mov	w3, w22
  403960:	add	x2, x2, #0x540
  403964:	mov	x0, x27
  403968:	mov	w1, #0x1                   	// #1
  40396c:	bl	401620 <__fprintf_chk@plt>
  403970:	cbz	w24, 403a98 <ferror@plt+0x2318>
  403974:	ldrb	w3, [sp, #116]
  403978:	mov	w2, w23
  40397c:	mov	x1, x27
  403980:	mov	x0, x19
  403984:	bl	402458 <ferror@plt+0xcd8>
  403988:	mov	x1, x27
  40398c:	mov	w0, #0xa                   	// #10
  403990:	bl	401460 <fputc@plt>
  403994:	add	w22, w22, #0x1
  403998:	cmp	w22, #0x100
  40399c:	b.ne	403878 <ferror@plt+0x20f8>  // b.any
  4039a0:	ldp	x23, x24, [sp, #48]
  4039a4:	ldp	x25, x26, [sp, #64]
  4039a8:	ldp	x29, x30, [sp]
  4039ac:	ldp	x19, x20, [sp, #16]
  4039b0:	ldp	x21, x22, [sp, #32]
  4039b4:	ldp	x27, x28, [sp, #80]
  4039b8:	add	sp, sp, #0x8f0
  4039bc:	ret
  4039c0:	mov	w3, w22
  4039c4:	mov	x0, x27
  4039c8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4039cc:	mov	w1, #0x1                   	// #1
  4039d0:	add	x2, x2, #0x540
  4039d4:	bl	401620 <__fprintf_chk@plt>
  4039d8:	cmp	x21, #0x1
  4039dc:	b.gt	403af4 <ferror@plt+0x2374>
  4039e0:	cmp	x21, #0x0
  4039e4:	b.le	403988 <ferror@plt+0x2208>
  4039e8:	mov	x20, #0x0                   	// #0
  4039ec:	b	403a10 <ferror@plt+0x2290>
  4039f0:	ldrb	w3, [sp, #116]
  4039f4:	mov	w2, w23
  4039f8:	add	x20, x20, #0x1
  4039fc:	mov	x1, x27
  403a00:	mov	x0, x19
  403a04:	bl	402458 <ferror@plt+0xcd8>
  403a08:	cmp	x21, x20
  403a0c:	b.eq	403988 <ferror@plt+0x2208>  // b.none
  403a10:	ldr	w23, [x25, x20, lsl #2]
  403a14:	mov	w24, w20
  403a18:	cmp	w23, #0x200
  403a1c:	b.eq	403a3c <ferror@plt+0x22bc>  // b.none
  403a20:	ldr	w0, [sp, #144]
  403a24:	cmp	w0, #0x10
  403a28:	b.ne	4039f0 <ferror@plt+0x2270>  // b.any
  403a2c:	mov	w1, w20
  403a30:	mov	x0, x19
  403a34:	bl	403e28 <ferror@plt+0x26a8>
  403a38:	cbnz	w0, 4039f0 <ferror@plt+0x2270>
  403a3c:	mov	x1, x27
  403a40:	mov	w0, #0xa                   	// #10
  403a44:	bl	401460 <fputc@plt>
  403a48:	sxtw	x20, w24
  403a4c:	cmp	x21, w24, sxtw
  403a50:	b.gt	403a60 <ferror@plt+0x22e0>
  403a54:	b	403994 <ferror@plt+0x2214>
  403a58:	ldr	w23, [x0, #4]
  403a5c:	add	x20, x20, #0x1
  403a60:	cmp	w23, #0x200
  403a64:	b.eq	403a84 <ferror@plt+0x2304>  // b.none
  403a68:	ldrb	w5, [sp, #116]
  403a6c:	mov	w2, w23
  403a70:	mov	w4, w20
  403a74:	mov	w3, w22
  403a78:	mov	x1, x27
  403a7c:	mov	x0, x19
  403a80:	bl	402688 <ferror@plt+0xf08>
  403a84:	ldr	x1, [sp, #120]
  403a88:	add	x0, x25, x20, lsl #2
  403a8c:	cmp	x20, x1
  403a90:	b.ne	403a58 <ferror@plt+0x22d8>  // b.any
  403a94:	b	403994 <ferror@plt+0x2214>
  403a98:	cmp	x21, #0x1
  403a9c:	b.le	4039e0 <ferror@plt+0x2260>
  403aa0:	mov	w3, #0x0                   	// #0
  403aa4:	mov	x0, #0x0                   	// #0
  403aa8:	ldr	x1, [sp, #104]
  403aac:	add	x2, x25, x0
  403ab0:	add	x1, x1, x0
  403ab4:	add	x0, x0, #0x4
  403ab8:	ldr	w1, [x1, #4]
  403abc:	cbnz	w1, 403ad4 <ferror@plt+0x2354>
  403ac0:	ldr	w1, [x2, #4]
  403ac4:	cmp	w20, w1
  403ac8:	cinc	w24, w24, ne  // ne = any
  403acc:	cmp	w1, #0x200
  403ad0:	cinc	w3, w3, ne  // ne = any
  403ad4:	ldr	x1, [sp, #128]
  403ad8:	cmp	x1, x0
  403adc:	b.ne	403aa8 <ferror@plt+0x2328>  // b.any
  403ae0:	cmp	w24, w3
  403ae4:	b.gt	4039e8 <ferror@plt+0x2268>
  403ae8:	ldr	x0, [sp, #120]
  403aec:	cmp	x0, w24, sxtw
  403af0:	b.le	4039e8 <ferror@plt+0x2268>
  403af4:	cmp	w20, #0x200
  403af8:	b.eq	403b10 <ferror@plt+0x2390>  // b.none
  403afc:	ldrb	w3, [sp, #116]
  403b00:	mov	w2, w20
  403b04:	mov	x1, x27
  403b08:	mov	x0, x19
  403b0c:	bl	402458 <ferror@plt+0xcd8>
  403b10:	mov	x1, x27
  403b14:	mov	w0, #0xa                   	// #10
  403b18:	bl	401460 <fputc@plt>
  403b1c:	cmp	x21, #0x1
  403b20:	b.le	403994 <ferror@plt+0x2214>
  403b24:	mov	x23, #0x0                   	// #0
  403b28:	b	403b38 <ferror@plt+0x23b8>
  403b2c:	ldr	x0, [sp, #120]
  403b30:	cmp	x0, x23
  403b34:	b.eq	403994 <ferror@plt+0x2214>  // b.none
  403b38:	add	w24, w23, #0x1
  403b3c:	mov	x0, x19
  403b40:	mov	w1, w24
  403b44:	bl	403e28 <ferror@plt+0x26a8>
  403b48:	lsl	x2, x23, #2
  403b4c:	add	x23, x23, #0x1
  403b50:	add	x1, x25, x2
  403b54:	cbz	w0, 403b2c <ferror@plt+0x23ac>
  403b58:	ldr	x0, [sp, #104]
  403b5c:	add	x0, x0, x2
  403b60:	ldr	w2, [x1, #4]
  403b64:	cmp	w20, w2
  403b68:	b.eq	403b2c <ferror@plt+0x23ac>  // b.none
  403b6c:	ldr	w0, [x0, #4]
  403b70:	cbnz	w0, 403b2c <ferror@plt+0x23ac>
  403b74:	ldrb	w5, [sp, #116]
  403b78:	mov	w4, w24
  403b7c:	mov	w3, w22
  403b80:	mov	x1, x27
  403b84:	mov	x0, x19
  403b88:	bl	402688 <ferror@plt+0xf08>
  403b8c:	b	403b2c <ferror@plt+0x23ac>
  403b90:	cmp	x21, #0x0
  403b94:	b.le	403988 <ferror@plt+0x2208>
  403b98:	mov	x20, #0x0                   	// #0
  403b9c:	nop
  403ba0:	ldr	w2, [x25, x20, lsl #2]
  403ba4:	mov	w4, w20
  403ba8:	ldrb	w5, [sp, #116]
  403bac:	mov	w3, w22
  403bb0:	add	x20, x20, #0x1
  403bb4:	mov	x1, x27
  403bb8:	mov	x0, x19
  403bbc:	bl	402688 <ferror@plt+0xf08>
  403bc0:	cmp	x21, x20
  403bc4:	b.ne	403ba0 <ferror@plt+0x2420>  // b.any
  403bc8:	b	403988 <ferror@plt+0x2208>
  403bcc:	cmp	x21, #0x0
  403bd0:	b.le	403958 <ferror@plt+0x21d8>
  403bd4:	adrp	x0, 432000 <ferror@plt+0x30880>
  403bd8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  403bdc:	mov	x3, #0x0                   	// #0
  403be0:	add	x1, x1, #0xa08
  403be4:	ldr	x0, [x0, #3992]
  403be8:	stp	x1, x0, [sp, #160]
  403bec:	nop
  403bf0:	orr	w26, w3, #0x8
  403bf4:	tbnz	w3, #3, 403c80 <ferror@plt+0x2500>
  403bf8:	mov	w1, w26
  403bfc:	mov	x0, x19
  403c00:	str	x3, [sp, #136]
  403c04:	bl	403e28 <ferror@plt+0x26a8>
  403c08:	ldr	x3, [sp, #136]
  403c0c:	cbz	w0, 403c80 <ferror@plt+0x2500>
  403c10:	ldr	w0, [x25, x3, lsl #2]
  403c14:	asr	w2, w0, #8
  403c18:	cmp	w2, #0x0
  403c1c:	ccmp	w2, #0xb, #0x4, ne  // ne = any
  403c20:	b.ne	403c80 <ferror@plt+0x2500>  // b.any
  403c24:	and	w2, w0, #0xff
  403c28:	sxtw	x26, w26
  403c2c:	orr	w6, w2, #0x800
  403c30:	tbnz	w0, #7, 403c80 <ferror@plt+0x2500>
  403c34:	ldr	w7, [x25, x26, lsl #2]
  403c38:	mov	w2, #0x5                   	// #5
  403c3c:	mov	x0, #0x0                   	// #0
  403c40:	cmp	w7, w6
  403c44:	ldr	x1, [sp, #160]
  403c48:	b.eq	403c6c <ferror@plt+0x24ec>  // b.none
  403c4c:	ldr	x3, [sp, #168]
  403c50:	ldr	x28, [x3]
  403c54:	bl	401700 <dcgettext@plt>
  403c58:	mov	w1, #0x1                   	// #1
  403c5c:	mov	x2, x0
  403c60:	mov	x0, x28
  403c64:	bl	401620 <__fprintf_chk@plt>
  403c68:	ldr	x3, [sp, #136]
  403c6c:	mov	w1, #0x200                 	// #512
  403c70:	str	w1, [x25, x26, lsl #2]
  403c74:	mov	w0, #0x1                   	// #1
  403c78:	ldr	x1, [sp, #104]
  403c7c:	str	w0, [x1, x26, lsl #2]
  403c80:	add	x3, x3, #0x1
  403c84:	cmp	x3, x21
  403c88:	b.ne	403bf0 <ferror@plt+0x2470>  // b.any
  403c8c:	b	403958 <ferror@plt+0x21d8>
  403c90:	add	x28, sp, #0xb0
  403c94:	mov	w4, #0xb00                 	// #2816
  403c98:	mov	x0, x28
  403c9c:	add	x2, x28, #0x20
  403ca0:	orr	w4, w23, w4
  403ca4:	mov	w3, #0xb20                 	// #2848
  403ca8:	mov	w1, #0x9f                  	// #159
  403cac:	eor	w3, w23, w3
  403cb0:	and	w1, w20, w1
  403cb4:	stp	w4, w3, [sp, #176]
  403cb8:	stp	w4, w3, [sp, #184]
  403cbc:	stp	w1, w1, [sp, #192]
  403cc0:	stp	w1, w1, [sp, #200]
  403cc4:	nop
  403cc8:	ldrb	w1, [x0]
  403ccc:	add	x0, x0, #0x4
  403cd0:	orr	w1, w1, #0x800
  403cd4:	str	w1, [x0, #28]
  403cd8:	cmp	x0, x2
  403cdc:	b.ne	403cc8 <ferror@plt+0x2548>  // b.any
  403ce0:	cmp	x21, #0x0
  403ce4:	b.le	403db8 <ferror@plt+0x2638>
  403ce8:	mov	x24, #0x1                   	// #1
  403cec:	b	403d08 <ferror@plt+0x2588>
  403cf0:	cmp	w0, #0x200
  403cf4:	b.ne	403d40 <ferror@plt+0x25c0>  // b.any
  403cf8:	add	x2, x24, #0x1
  403cfc:	cmp	x24, x21
  403d00:	mov	x24, x2
  403d04:	b.eq	403d48 <ferror@plt+0x25c8>  // b.none
  403d08:	sub	w26, w24, #0x1
  403d0c:	mov	x0, x19
  403d10:	mov	w1, w26
  403d14:	bl	403e28 <ferror@plt+0x26a8>
  403d18:	lsl	x3, x24, #2
  403d1c:	add	x4, x25, x3
  403d20:	cbz	w0, 403cf8 <ferror@plt+0x2578>
  403d24:	ldur	w0, [x4, #-4]
  403d28:	cmp	w26, #0xf
  403d2c:	b.hi	403cf0 <ferror@plt+0x2570>  // b.pmore
  403d30:	add	x3, x28, x3
  403d34:	ldur	w1, [x3, #-4]
  403d38:	cmp	w1, w0
  403d3c:	b.eq	403cf8 <ferror@plt+0x2578>  // b.none
  403d40:	mov	w24, #0x0                   	// #0
  403d44:	b	403934 <ferror@plt+0x21b4>
  403d48:	mov	w24, #0x1                   	// #1
  403d4c:	b	403934 <ferror@plt+0x21b4>
  403d50:	mov	w3, w22
  403d54:	mov	x0, x27
  403d58:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403d5c:	mov	w1, #0x1                   	// #1
  403d60:	add	x2, x2, #0x540
  403d64:	bl	401620 <__fprintf_chk@plt>
  403d68:	add	x20, sp, #0xf0
  403d6c:	mov	w23, w21
  403d70:	cmp	x21, #0x0
  403d74:	mov	w24, #0x0                   	// #0
  403d78:	b.gt	403d8c <ferror@plt+0x260c>
  403d7c:	b	403988 <ferror@plt+0x2208>
  403d80:	add	x20, x20, #0x4
  403d84:	cmp	w24, w23
  403d88:	b.eq	403988 <ferror@plt+0x2208>  // b.none
  403d8c:	mov	w1, w24
  403d90:	mov	x0, x19
  403d94:	add	w24, w24, #0x1
  403d98:	bl	403e28 <ferror@plt+0x26a8>
  403d9c:	cbz	w0, 403d80 <ferror@plt+0x2600>
  403da0:	ldrb	w3, [sp, #116]
  403da4:	mov	x1, x27
  403da8:	ldr	w2, [x20]
  403dac:	mov	x0, x19
  403db0:	bl	402458 <ferror@plt+0xcd8>
  403db4:	b	403d80 <ferror@plt+0x2600>
  403db8:	mov	w3, w22
  403dbc:	mov	x0, x27
  403dc0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403dc4:	mov	w1, #0x1                   	// #1
  403dc8:	add	x2, x2, #0x540
  403dcc:	bl	401620 <__fprintf_chk@plt>
  403dd0:	b	403974 <ferror@plt+0x21f4>
  403dd4:	nop
  403dd8:	stp	x29, x30, [sp, #-48]!
  403ddc:	mov	x29, sp
  403de0:	stp	x19, x20, [sp, #16]
  403de4:	mov	x19, x0
  403de8:	mov	x20, x1
  403dec:	stp	x21, x22, [sp, #32]
  403df0:	mov	w21, w2
  403df4:	and	w22, w3, #0xff
  403df8:	bl	403508 <ferror@plt+0x1d88>
  403dfc:	mov	w3, w22
  403e00:	mov	w2, w21
  403e04:	mov	x1, x20
  403e08:	mov	x0, x19
  403e0c:	bl	403708 <ferror@plt+0x1f88>
  403e10:	mov	x1, x20
  403e14:	mov	x0, x19
  403e18:	ldp	x19, x20, [sp, #16]
  403e1c:	ldp	x21, x22, [sp, #32]
  403e20:	ldp	x29, x30, [sp], #48
  403e24:	b	403228 <ferror@plt+0x1aa8>
  403e28:	stp	x29, x30, [sp, #-16]!
  403e2c:	sxtw	x1, w1
  403e30:	mov	x29, sp
  403e34:	ldr	x0, [x0, #8]
  403e38:	bl	40b058 <ferror@plt+0x98d8>
  403e3c:	cmp	x0, #0x0
  403e40:	cset	w0, ne  // ne = any
  403e44:	ldp	x29, x30, [sp], #16
  403e48:	ret
  403e4c:	nop
  403e50:	stp	x29, x30, [sp, #-16]!
  403e54:	sxtw	x1, w1
  403e58:	mov	x29, sp
  403e5c:	ldr	x0, [x0, #8]
  403e60:	bl	40b058 <ferror@plt+0x98d8>
  403e64:	cbz	x0, 403e7c <ferror@plt+0x26fc>
  403e68:	ldr	x0, [x0, #24]
  403e6c:	ldp	x29, x30, [sp], #16
  403e70:	cmp	x0, #0xff
  403e74:	csinv	w0, w0, wzr, le
  403e78:	ret
  403e7c:	mov	w0, #0x0                   	// #0
  403e80:	ldp	x29, x30, [sp], #16
  403e84:	ret
  403e88:	stp	x29, x30, [sp, #-32]!
  403e8c:	sxtw	x1, w1
  403e90:	mov	x29, sp
  403e94:	ldr	x0, [x0, #8]
  403e98:	str	x19, [sp, #16]
  403e9c:	mov	w19, w2
  403ea0:	bl	40b058 <ferror@plt+0x98d8>
  403ea4:	cbz	x0, 403ecc <ferror@plt+0x274c>
  403ea8:	sxtw	x1, w19
  403eac:	bl	40b010 <ferror@plt+0x9890>
  403eb0:	cbz	x0, 403ecc <ferror@plt+0x274c>
  403eb4:	ldr	w0, [x0]
  403eb8:	ldr	x19, [sp, #16]
  403ebc:	cmp	w0, #0x0
  403ec0:	cset	w0, ne  // ne = any
  403ec4:	ldp	x29, x30, [sp], #32
  403ec8:	ret
  403ecc:	mov	w0, #0x0                   	// #0
  403ed0:	ldr	x19, [sp, #16]
  403ed4:	ldp	x29, x30, [sp], #32
  403ed8:	ret
  403edc:	nop
  403ee0:	stp	x29, x30, [sp, #-64]!
  403ee4:	mov	x29, sp
  403ee8:	stp	x19, x20, [sp, #16]
  403eec:	mov	w20, w1
  403ef0:	mov	w19, #0x0                   	// #0
  403ef4:	str	x21, [sp, #32]
  403ef8:	mov	x21, x0
  403efc:	bl	403e28 <ferror@plt+0x26a8>
  403f00:	cbz	w0, 403f18 <ferror@plt+0x2798>
  403f04:	mov	w0, w19
  403f08:	ldp	x19, x20, [sp, #16]
  403f0c:	ldr	x21, [sp, #32]
  403f10:	ldp	x29, x30, [sp], #64
  403f14:	ret
  403f18:	mov	w19, w0
  403f1c:	mov	x0, #0x20                  	// #32
  403f20:	bl	4014b0 <malloc@plt>
  403f24:	str	x0, [sp, #56]
  403f28:	cbz	x0, 403fa8 <ferror@plt+0x2828>
  403f2c:	mov	x2, #0x0                   	// #0
  403f30:	mov	x1, #0x4                   	// #4
  403f34:	bl	40ae48 <ferror@plt+0x96c8>
  403f38:	ldr	x0, [x21, #8]
  403f3c:	sxtw	x1, w20
  403f40:	add	x2, sp, #0x38
  403f44:	bl	40b0a0 <ferror@plt+0x9920>
  403f48:	tbz	w0, #31, 403f04 <ferror@plt+0x2784>
  403f4c:	ldr	x0, [sp, #56]
  403f50:	bl	401670 <free@plt>
  403f54:	ldr	w0, [x21, #56]
  403f58:	cmp	w0, #0x2
  403f5c:	b.gt	403f68 <ferror@plt+0x27e8>
  403f60:	mov	w19, #0xffffffff            	// #-1
  403f64:	b	403f04 <ferror@plt+0x2784>
  403f68:	mov	w2, #0x5                   	// #5
  403f6c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  403f70:	mov	x0, #0x0                   	// #0
  403f74:	add	x1, x1, #0x470
  403f78:	bl	401700 <dcgettext@plt>
  403f7c:	mov	w19, #0xffffffff            	// #-1
  403f80:	mov	x5, x0
  403f84:	adrp	x4, 40c000 <ferror@plt+0xa880>
  403f88:	mov	x0, x21
  403f8c:	add	x4, x4, #0xb60
  403f90:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403f94:	mov	w3, #0x45                  	// #69
  403f98:	add	x2, x2, #0xa70
  403f9c:	mov	w1, #0x3                   	// #3
  403fa0:	bl	401f50 <ferror@plt+0x7d0>
  403fa4:	b	403f04 <ferror@plt+0x2784>
  403fa8:	ldr	w1, [x21, #56]
  403fac:	cmp	w1, #0x2
  403fb0:	b.le	403f60 <ferror@plt+0x27e0>
  403fb4:	mov	w2, #0x5                   	// #5
  403fb8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  403fbc:	add	x1, x1, #0x470
  403fc0:	bl	401700 <dcgettext@plt>
  403fc4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  403fc8:	mov	x5, x0
  403fcc:	add	x4, x4, #0xb60
  403fd0:	mov	x0, x21
  403fd4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403fd8:	mov	w3, #0x3d                  	// #61
  403fdc:	add	x2, x2, #0xa70
  403fe0:	mov	w1, #0x3                   	// #3
  403fe4:	mov	w19, #0xffffffff            	// #-1
  403fe8:	bl	401f50 <ferror@plt+0x7d0>
  403fec:	b	403f04 <ferror@plt+0x2784>
  403ff0:	stp	x29, x30, [sp, #-48]!
  403ff4:	sxtw	x1, w1
  403ff8:	mov	x29, sp
  403ffc:	stp	x19, x20, [sp, #16]
  404000:	mov	x20, x0
  404004:	mov	w19, w2
  404008:	ldr	x0, [x0, #8]
  40400c:	str	x21, [sp, #32]
  404010:	mov	x21, x1
  404014:	bl	40b058 <ferror@plt+0x98d8>
  404018:	cbz	x0, 404068 <ferror@plt+0x28e8>
  40401c:	sxtw	x1, w19
  404020:	bl	40b010 <ferror@plt+0x9890>
  404024:	cbz	x0, 404050 <ferror@plt+0x28d0>
  404028:	ldr	w1, [x0]
  40402c:	mov	w19, #0x200                 	// #512
  404030:	cmp	w1, #0x0
  404034:	sub	w1, w1, #0x1
  404038:	csel	w19, w1, w19, ne  // ne = any
  40403c:	mov	w0, w19
  404040:	ldp	x19, x20, [sp, #16]
  404044:	ldr	x21, [sp, #32]
  404048:	ldp	x29, x30, [sp], #48
  40404c:	ret
  404050:	mov	w19, #0x200                 	// #512
  404054:	mov	w0, w19
  404058:	ldp	x19, x20, [sp, #16]
  40405c:	ldr	x21, [sp, #32]
  404060:	ldp	x29, x30, [sp], #48
  404064:	ret
  404068:	ldr	w1, [x20, #56]
  40406c:	mov	w19, #0xffffffff            	// #-1
  404070:	cmp	w1, #0x2
  404074:	b.le	40403c <ferror@plt+0x28bc>
  404078:	mov	w2, #0x5                   	// #5
  40407c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404080:	add	x1, x1, #0xa78
  404084:	bl	401700 <dcgettext@plt>
  404088:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40408c:	add	x4, x4, #0xb60
  404090:	mov	x5, x0
  404094:	mov	w6, w21
  404098:	mov	x0, x20
  40409c:	add	x4, x4, #0x10
  4040a0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4040a4:	mov	w3, #0x53                  	// #83
  4040a8:	add	x2, x2, #0xa70
  4040ac:	mov	w1, #0x3                   	// #3
  4040b0:	bl	401f50 <ferror@plt+0x7d0>
  4040b4:	b	40403c <ferror@plt+0x28bc>
  4040b8:	stp	x29, x30, [sp, #-64]!
  4040bc:	sxtw	x1, w1
  4040c0:	mov	x29, sp
  4040c4:	stp	x19, x20, [sp, #16]
  4040c8:	mov	x20, x0
  4040cc:	ldr	x0, [x0, #8]
  4040d0:	stp	x21, x22, [sp, #32]
  4040d4:	mov	x21, x1
  4040d8:	str	x23, [sp, #48]
  4040dc:	mov	w23, w2
  4040e0:	bl	40b058 <ferror@plt+0x98d8>
  4040e4:	cbz	x0, 404184 <ferror@plt+0x2a04>
  4040e8:	sxtw	x22, w23
  4040ec:	mov	x19, x0
  4040f0:	mov	x1, x22
  4040f4:	bl	40af88 <ferror@plt+0x9808>
  4040f8:	cbnz	w0, 404114 <ferror@plt+0x2994>
  4040fc:	mov	w0, #0x0                   	// #0
  404100:	ldp	x19, x20, [sp, #16]
  404104:	ldp	x21, x22, [sp, #32]
  404108:	ldr	x23, [sp, #48]
  40410c:	ldp	x29, x30, [sp], #64
  404110:	ret
  404114:	mov	x1, x22
  404118:	mov	x0, x19
  40411c:	bl	40b0f8 <ferror@plt+0x9978>
  404120:	tbz	w0, #31, 4040fc <ferror@plt+0x297c>
  404124:	ldr	w0, [x20, #56]
  404128:	cmp	w0, #0x2
  40412c:	b.gt	404138 <ferror@plt+0x29b8>
  404130:	mov	w0, #0xffffffff            	// #-1
  404134:	b	404100 <ferror@plt+0x2980>
  404138:	mov	w2, #0x5                   	// #5
  40413c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404140:	mov	x0, #0x0                   	// #0
  404144:	add	x1, x1, #0xa90
  404148:	bl	401700 <dcgettext@plt>
  40414c:	mov	x5, x0
  404150:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404154:	add	x4, x4, #0xb60
  404158:	mov	x0, x20
  40415c:	mov	w7, w21
  404160:	mov	w6, w23
  404164:	add	x4, x4, #0x20
  404168:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40416c:	mov	w3, #0x6d                  	// #109
  404170:	add	x2, x2, #0xa70
  404174:	mov	w1, #0x3                   	// #3
  404178:	bl	401f50 <ferror@plt+0x7d0>
  40417c:	mov	w0, #0xffffffff            	// #-1
  404180:	b	404100 <ferror@plt+0x2980>
  404184:	ldr	w1, [x20, #56]
  404188:	cmp	w1, #0x2
  40418c:	b.le	404130 <ferror@plt+0x29b0>
  404190:	mov	w2, #0x5                   	// #5
  404194:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404198:	add	x1, x1, #0xa78
  40419c:	bl	401700 <dcgettext@plt>
  4041a0:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4041a4:	add	x4, x4, #0xb60
  4041a8:	mov	x5, x0
  4041ac:	mov	w6, w21
  4041b0:	mov	x0, x20
  4041b4:	add	x4, x4, #0x20
  4041b8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4041bc:	mov	w3, #0x65                  	// #101
  4041c0:	add	x2, x2, #0xa70
  4041c4:	mov	w1, #0x3                   	// #3
  4041c8:	bl	401f50 <ferror@plt+0x7d0>
  4041cc:	mov	w0, #0xffffffff            	// #-1
  4041d0:	b	404100 <ferror@plt+0x2980>
  4041d4:	nop
  4041d8:	stp	x29, x30, [sp, #-80]!
  4041dc:	mov	x29, sp
  4041e0:	stp	x19, x20, [sp, #16]
  4041e4:	mov	w19, w3
  4041e8:	add	w3, w3, #0x1
  4041ec:	str	w3, [sp, #76]
  4041f0:	cmn	w19, #0x1
  4041f4:	mov	x20, x0
  4041f8:	b.eq	40431c <ferror@plt+0x2b9c>  // b.none
  4041fc:	ldr	x0, [x0, #8]
  404200:	stp	x21, x22, [sp, #32]
  404204:	sxtw	x21, w1
  404208:	mov	w22, w1
  40420c:	mov	x1, x21
  404210:	str	x23, [sp, #48]
  404214:	mov	w23, w2
  404218:	bl	40b058 <ferror@plt+0x98d8>
  40421c:	cbz	x0, 404288 <ferror@plt+0x2b08>
  404220:	ldr	w0, [x20, #4]
  404224:	cmp	w19, #0x200
  404228:	and	w0, w0, #0x4
  40422c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404230:	b.ne	404304 <ferror@plt+0x2b84>  // b.any
  404234:	ldr	x0, [x20, #8]
  404238:	mov	x1, x21
  40423c:	bl	40b058 <ferror@plt+0x98d8>
  404240:	add	x2, sp, #0x4c
  404244:	sxtw	x1, w23
  404248:	bl	40b0a0 <ferror@plt+0x9920>
  40424c:	tbnz	w0, #31, 404370 <ferror@plt+0x2bf0>
  404250:	ldr	w0, [x20, #4]
  404254:	tbz	w0, #2, 404270 <ferror@plt+0x2af0>
  404258:	orr	w21, w22, #0x8
  40425c:	tbnz	w22, #3, 404270 <ferror@plt+0x2af0>
  404260:	mov	w1, w21
  404264:	mov	x0, x20
  404268:	bl	403e28 <ferror@plt+0x26a8>
  40426c:	cbnz	w0, 4042b0 <ferror@plt+0x2b30>
  404270:	ldp	x21, x22, [sp, #32]
  404274:	mov	w0, #0x0                   	// #0
  404278:	ldr	x23, [sp, #48]
  40427c:	ldp	x19, x20, [sp, #16]
  404280:	ldp	x29, x30, [sp], #80
  404284:	ret
  404288:	ldr	w1, [x20, #4]
  40428c:	tbnz	w1, #1, 4043d0 <ferror@plt+0x2c50>
  404290:	mov	w1, w22
  404294:	mov	x0, x20
  404298:	bl	403ee0 <ferror@plt+0x2760>
  40429c:	tbz	w0, #31, 404220 <ferror@plt+0x2aa0>
  4042a0:	ldp	x21, x22, [sp, #32]
  4042a4:	ldr	x23, [sp, #48]
  4042a8:	mov	w0, #0xffffffff            	// #-1
  4042ac:	b	40427c <ferror@plt+0x2afc>
  4042b0:	asr	w22, w19, #8
  4042b4:	mov	w2, w23
  4042b8:	mov	w1, w21
  4042bc:	mov	x0, x20
  4042c0:	bl	403e88 <ferror@plt+0x2708>
  4042c4:	cmp	w22, #0x0
  4042c8:	ccmp	w22, #0xb, #0x4, ne  // ne = any
  4042cc:	b.ne	404270 <ferror@plt+0x2af0>  // b.any
  4042d0:	and	w1, w19, #0x80
  4042d4:	orr	w0, w1, w0
  4042d8:	cbnz	w0, 404270 <ferror@plt+0x2af0>
  4042dc:	and	w3, w19, #0xff
  4042e0:	mov	w2, w23
  4042e4:	mov	w1, w21
  4042e8:	orr	w3, w3, #0x800
  4042ec:	mov	x0, x20
  4042f0:	bl	4041d8 <ferror@plt+0x2a58>
  4042f4:	asr	w0, w0, #31
  4042f8:	ldp	x21, x22, [sp, #32]
  4042fc:	ldr	x23, [sp, #48]
  404300:	b	40427c <ferror@plt+0x2afc>
  404304:	mov	w2, w23
  404308:	mov	w1, w22
  40430c:	mov	x0, x20
  404310:	bl	403e88 <ferror@plt+0x2708>
  404314:	cbz	w0, 404234 <ferror@plt+0x2ab4>
  404318:	b	404270 <ferror@plt+0x2af0>
  40431c:	ldr	w0, [x0, #56]
  404320:	cmp	w0, #0x2
  404324:	b.le	4042a8 <ferror@plt+0x2b28>
  404328:	mov	w2, #0x5                   	// #5
  40432c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404330:	mov	x0, #0x0                   	// #0
  404334:	add	x1, x1, #0xab8
  404338:	bl	401700 <dcgettext@plt>
  40433c:	mov	x5, x0
  404340:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404344:	add	x4, x4, #0xb60
  404348:	mov	x0, x20
  40434c:	add	x4, x4, #0x30
  404350:	mov	w6, w19
  404354:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404358:	mov	w3, #0x7d                  	// #125
  40435c:	add	x2, x2, #0xa70
  404360:	mov	w1, #0x3                   	// #3
  404364:	bl	401f50 <ferror@plt+0x7d0>
  404368:	mov	w0, w19
  40436c:	b	40427c <ferror@plt+0x2afc>
  404370:	ldr	w0, [x20, #56]
  404374:	cmp	w0, #0x2
  404378:	b.le	4042a0 <ferror@plt+0x2b20>
  40437c:	mov	w2, #0x5                   	// #5
  404380:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404384:	mov	x0, #0x0                   	// #0
  404388:	add	x1, x1, #0xb10
  40438c:	bl	401700 <dcgettext@plt>
  404390:	mov	x5, x0
  404394:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404398:	add	x4, x4, #0xb60
  40439c:	mov	w7, w22
  4043a0:	mov	w6, w23
  4043a4:	mov	x0, x20
  4043a8:	add	x4, x4, #0x30
  4043ac:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4043b0:	mov	w3, #0x94                  	// #148
  4043b4:	add	x2, x2, #0xa70
  4043b8:	mov	w1, #0x3                   	// #3
  4043bc:	bl	401f50 <ferror@plt+0x7d0>
  4043c0:	mov	w0, #0xffffffff            	// #-1
  4043c4:	ldp	x21, x22, [sp, #32]
  4043c8:	ldr	x23, [sp, #48]
  4043cc:	b	40427c <ferror@plt+0x2afc>
  4043d0:	ldr	w1, [x20, #56]
  4043d4:	cmp	w1, #0x2
  4043d8:	b.le	4042a0 <ferror@plt+0x2b20>
  4043dc:	mov	w2, #0x5                   	// #5
  4043e0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4043e4:	add	x1, x1, #0xae0
  4043e8:	bl	401700 <dcgettext@plt>
  4043ec:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4043f0:	add	x4, x4, #0xb60
  4043f4:	mov	x5, x0
  4043f8:	mov	w6, w22
  4043fc:	mov	x0, x20
  404400:	add	x4, x4, #0x30
  404404:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404408:	mov	w3, #0x84                  	// #132
  40440c:	add	x2, x2, #0xa70
  404410:	mov	w1, #0x3                   	// #3
  404414:	bl	401f50 <ferror@plt+0x7d0>
  404418:	mov	w0, #0xffffffff            	// #-1
  40441c:	ldp	x21, x22, [sp, #32]
  404420:	ldr	x23, [sp, #48]
  404424:	b	40427c <ferror@plt+0x2afc>
  404428:	stp	x29, x30, [sp, #-160]!
  40442c:	mov	x29, sp
  404430:	stp	x19, x20, [sp, #16]
  404434:	mov	x19, x0
  404438:	ldr	w0, [x0, #4]
  40443c:	stp	x23, x24, [sp, #48]
  404440:	mov	w23, #0x0                   	// #0
  404444:	tbz	w0, #1, 404460 <ferror@plt+0x2ce0>
  404448:	ldr	x0, [x19, #8]
  40444c:	mov	x20, #0x0                   	// #0
  404450:	ldr	x0, [x0, #24]
  404454:	cmp	x0, #0x0
  404458:	b.gt	4045f4 <ferror@plt+0x2e74>
  40445c:	nop
  404460:	ldr	x0, [x19, #64]
  404464:	ldr	x1, [x0, #24]
  404468:	cmp	x1, #0x0
  40446c:	b.le	4045c8 <ferror@plt+0x2e48>
  404470:	stp	x25, x26, [sp, #64]
  404474:	add	x25, sp, #0x60
  404478:	add	x24, x25, #0x20
  40447c:	stp	x21, x22, [sp, #32]
  404480:	mov	x21, #0x0                   	// #0
  404484:	stp	x27, x28, [sp, #80]
  404488:	mov	w27, #0xb00                 	// #2816
  40448c:	nop
  404490:	mov	x1, x21
  404494:	mov	w22, w21
  404498:	bl	40b010 <ferror@plt+0x9890>
  40449c:	cbz	x0, 4045a8 <ferror@plt+0x2e28>
  4044a0:	ldrb	w0, [x0]
  4044a4:	cbz	w0, 4045a8 <ferror@plt+0x2e28>
  4044a8:	mov	w1, w23
  4044ac:	mov	x0, x19
  4044b0:	bl	403e28 <ferror@plt+0x26a8>
  4044b4:	cbz	w0, 404690 <ferror@plt+0x2f10>
  4044b8:	mov	w2, w21
  4044bc:	mov	w1, w23
  4044c0:	mov	x0, x19
  4044c4:	bl	403ff0 <ferror@plt+0x2870>
  4044c8:	mov	w28, w0
  4044cc:	asr	w0, w0, #8
  4044d0:	cmp	w0, #0x0
  4044d4:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4044d8:	b.ne	40460c <ferror@plt+0x2e8c>  // b.any
  4044dc:	and	w0, w28, #0xff
  4044e0:	and	w1, w0, #0xffffffdf
  4044e4:	sub	w1, w1, #0x41
  4044e8:	cmp	w1, #0x19
  4044ec:	b.hi	40460c <ferror@plt+0x2e8c>  // b.pmore
  4044f0:	mov	w3, #0x9f                  	// #159
  4044f4:	mov	x1, x25
  4044f8:	orr	w2, w0, w27
  4044fc:	and	w28, w28, w3
  404500:	mov	w3, #0xb20                 	// #2848
  404504:	eor	w0, w0, w3
  404508:	stp	w2, w0, [sp, #96]
  40450c:	stp	w2, w0, [sp, #104]
  404510:	stp	w28, w28, [sp, #112]
  404514:	stp	w28, w28, [sp, #120]
  404518:	ldrb	w0, [x1]
  40451c:	add	x1, x1, #0x4
  404520:	orr	w0, w0, #0x800
  404524:	str	w0, [x1, #28]
  404528:	cmp	x24, x1
  40452c:	b.ne	404518 <ferror@plt+0x2d98>  // b.any
  404530:	ldr	x0, [x19, #8]
  404534:	ldr	x0, [x0, #24]
  404538:	cmp	x0, #0x0
  40453c:	b.le	4045a8 <ferror@plt+0x2e28>
  404540:	mov	x20, #0x0                   	// #0
  404544:	nop
  404548:	mov	w1, w20
  40454c:	mov	x0, x19
  404550:	mov	w28, w20
  404554:	bl	403e28 <ferror@plt+0x26a8>
  404558:	cbz	w0, 404590 <ferror@plt+0x2e10>
  40455c:	cbz	x20, 404574 <ferror@plt+0x2df4>
  404560:	mov	w2, w22
  404564:	mov	w1, w20
  404568:	mov	x0, x19
  40456c:	bl	403e88 <ferror@plt+0x2708>
  404570:	cbnz	w0, 404590 <ferror@plt+0x2e10>
  404574:	and	x3, x28, #0xf
  404578:	mov	w1, w28
  40457c:	mov	w2, w22
  404580:	mov	x0, x19
  404584:	ldr	w3, [x25, x3, lsl #2]
  404588:	bl	4041d8 <ferror@plt+0x2a58>
  40458c:	tbnz	w0, #31, 4046d8 <ferror@plt+0x2f58>
  404590:	ldr	x0, [x19, #8]
  404594:	add	x20, x20, #0x1
  404598:	ldr	x0, [x0, #24]
  40459c:	cmp	x0, x20
  4045a0:	b.gt	404548 <ferror@plt+0x2dc8>
  4045a4:	nop
  4045a8:	ldr	x0, [x19, #64]
  4045ac:	add	x21, x21, #0x1
  4045b0:	ldr	x1, [x0, #24]
  4045b4:	cmp	x1, x21
  4045b8:	b.gt	404490 <ferror@plt+0x2d10>
  4045bc:	ldp	x21, x22, [sp, #32]
  4045c0:	ldp	x25, x26, [sp, #64]
  4045c4:	ldp	x27, x28, [sp, #80]
  4045c8:	mov	w0, #0x0                   	// #0
  4045cc:	ldp	x19, x20, [sp, #16]
  4045d0:	ldp	x23, x24, [sp, #48]
  4045d4:	ldp	x29, x30, [sp], #160
  4045d8:	ret
  4045dc:	ldr	x0, [x19, #8]
  4045e0:	add	w23, w20, #0x1
  4045e4:	add	x20, x20, #0x1
  4045e8:	ldr	x0, [x0, #24]
  4045ec:	cmp	x0, x20
  4045f0:	b.le	404460 <ferror@plt+0x2ce0>
  4045f4:	mov	w1, w20
  4045f8:	mov	x0, x19
  4045fc:	mov	w23, w20
  404600:	bl	403e28 <ferror@plt+0x26a8>
  404604:	cbz	w0, 4045dc <ferror@plt+0x2e5c>
  404608:	b	404460 <ferror@plt+0x2ce0>
  40460c:	ldr	x0, [x19, #8]
  404610:	mov	x20, #0x0                   	// #0
  404614:	ldr	x0, [x0, #24]
  404618:	cmp	x0, #0x1
  40461c:	b.le	4045a8 <ferror@plt+0x2e28>
  404620:	add	w26, w20, #0x1
  404624:	mov	x0, x19
  404628:	mov	w1, w26
  40462c:	bl	403e28 <ferror@plt+0x26a8>
  404630:	cbz	w0, 404660 <ferror@plt+0x2ee0>
  404634:	mov	w2, w22
  404638:	mov	w1, w26
  40463c:	mov	x0, x19
  404640:	bl	403e88 <ferror@plt+0x2708>
  404644:	cbnz	w0, 404660 <ferror@plt+0x2ee0>
  404648:	mov	w1, w26
  40464c:	mov	w3, w28
  404650:	mov	w2, w22
  404654:	mov	x0, x19
  404658:	bl	4041d8 <ferror@plt+0x2a58>
  40465c:	tbnz	w0, #31, 4046d8 <ferror@plt+0x2f58>
  404660:	ldr	x0, [x19, #8]
  404664:	add	x1, x20, #0x2
  404668:	add	x20, x20, #0x1
  40466c:	ldr	x0, [x0, #24]
  404670:	cmp	x1, x0
  404674:	b.lt	404620 <ferror@plt+0x2ea0>  // b.tstop
  404678:	ldr	x0, [x19, #64]
  40467c:	add	x21, x21, #0x1
  404680:	ldr	x1, [x0, #24]
  404684:	cmp	x1, x21
  404688:	b.gt	404490 <ferror@plt+0x2d10>
  40468c:	b	4045bc <ferror@plt+0x2e3c>
  404690:	ldr	w0, [x19, #56]
  404694:	cmp	w0, #0x2
  404698:	b.le	4046d8 <ferror@plt+0x2f58>
  40469c:	mov	w2, #0x5                   	// #5
  4046a0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4046a4:	mov	x0, #0x0                   	// #0
  4046a8:	add	x1, x1, #0xb38
  4046ac:	bl	401700 <dcgettext@plt>
  4046b0:	mov	x5, x0
  4046b4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4046b8:	add	x4, x4, #0xb60
  4046bc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4046c0:	mov	x0, x19
  4046c4:	add	x4, x4, #0x40
  4046c8:	add	x2, x2, #0xa70
  4046cc:	mov	w3, #0xef                  	// #239
  4046d0:	mov	w1, #0x3                   	// #3
  4046d4:	bl	401f50 <ferror@plt+0x7d0>
  4046d8:	mov	w0, #0xffffffff            	// #-1
  4046dc:	ldp	x19, x20, [sp, #16]
  4046e0:	ldp	x21, x22, [sp, #32]
  4046e4:	ldp	x23, x24, [sp, #48]
  4046e8:	ldp	x25, x26, [sp, #64]
  4046ec:	ldp	x27, x28, [sp, #80]
  4046f0:	ldp	x29, x30, [sp], #160
  4046f4:	ret
  4046f8:	sub	sp, sp, #0xc60
  4046fc:	stp	x29, x30, [sp]
  404700:	mov	x29, sp
  404704:	stp	x19, x20, [sp, #16]
  404708:	mov	x20, x0
  40470c:	ldr	x0, [x0, #24]
  404710:	stp	x21, x22, [sp, #32]
  404714:	mov	w22, w1
  404718:	stp	x25, x26, [sp, #64]
  40471c:	ldr	x19, [x0, #16]
  404720:	cmp	x19, #0x100
  404724:	b.le	4047f8 <ferror@plt+0x3078>
  404728:	ldr	w1, [x20, #56]
  40472c:	mov	w21, #0x1                   	// #1
  404730:	mov	w19, #0x100                 	// #256
  404734:	cmp	w1, #0x2
  404738:	b.gt	404930 <ferror@plt+0x31b0>
  40473c:	ldr	x2, [x0, #24]
  404740:	ldr	w1, [x20]
  404744:	cmp	x2, #0x0
  404748:	str	w19, [sp, #88]
  40474c:	cset	w2, gt
  404750:	and	w25, w1, #0x10
  404754:	and	w21, w21, w2
  404758:	tbz	w1, #4, 404820 <ferror@plt+0x30a0>
  40475c:	mov	w25, #0x0                   	// #0
  404760:	mov	w26, #0x0                   	// #0
  404764:	mov	x1, #0x0                   	// #0
  404768:	cbz	w21, 4047c8 <ferror@plt+0x3048>
  40476c:	add	x21, sp, #0x64
  404770:	stp	x23, x24, [sp, #48]
  404774:	add	x24, sp, #0x5c
  404778:	add	x23, sp, #0x60
  40477c:	nop
  404780:	bl	40b058 <ferror@plt+0x98d8>
  404784:	add	w26, w26, #0x1
  404788:	ubfiz	x2, x25, #1, #32
  40478c:	mov	w1, w26
  404790:	add	x2, x2, w25, uxtw
  404794:	cbz	x0, 4047b0 <ferror@plt+0x3030>
  404798:	ldp	w4, w3, [x0]
  40479c:	add	w25, w25, #0x1
  4047a0:	ldr	w0, [x0, #8]
  4047a4:	str	w4, [x24, x2, lsl #2]
  4047a8:	str	w3, [x23, x2, lsl #2]
  4047ac:	str	w0, [x21, x2, lsl #2]
  4047b0:	ldr	x0, [x20, #24]
  4047b4:	ldr	x2, [x0, #24]
  4047b8:	cmp	x1, x2
  4047bc:	ccmp	w25, w19, #0x2, lt  // lt = tstop
  4047c0:	b.cc	404780 <ferror@plt+0x3000>  // b.lo, b.ul, b.last
  4047c4:	ldp	x23, x24, [sp, #48]
  4047c8:	mov	w0, w22
  4047cc:	add	x2, sp, #0x58
  4047d0:	mov	x1, #0x4bfb                	// #19451
  4047d4:	bl	401760 <ioctl@plt>
  4047d8:	cbnz	w0, 4049a4 <ferror@plt+0x3224>
  4047dc:	mov	w0, w19
  4047e0:	ldp	x29, x30, [sp]
  4047e4:	ldp	x19, x20, [sp, #16]
  4047e8:	ldp	x21, x22, [sp, #32]
  4047ec:	ldp	x25, x26, [sp, #64]
  4047f0:	add	sp, sp, #0xc60
  4047f4:	ret
  4047f8:	ldr	x2, [x0, #24]
  4047fc:	cmp	w19, #0x0
  404800:	ldr	w1, [x20]
  404804:	cset	w21, ne  // ne = any
  404808:	cmp	x2, #0x0
  40480c:	str	w19, [sp, #88]
  404810:	cset	w2, gt
  404814:	and	w25, w1, #0x10
  404818:	and	w21, w21, w2
  40481c:	tbnz	w1, #4, 40475c <ferror@plt+0x2fdc>
  404820:	mov	w26, #0x0                   	// #0
  404824:	mov	x1, #0x0                   	// #0
  404828:	cbz	w21, 4048a4 <ferror@plt+0x3124>
  40482c:	add	x21, sp, #0x5e
  404830:	stp	x23, x24, [sp, #48]
  404834:	add	x24, sp, #0x5c
  404838:	add	x23, sp, #0x5d
  40483c:	nop
  404840:	bl	40b058 <ferror@plt+0x98d8>
  404844:	add	w26, w26, #0x1
  404848:	ubfiz	x2, x25, #1, #32
  40484c:	mov	w1, w26
  404850:	add	x2, x2, w25, uxtw
  404854:	cbz	x0, 40488c <ferror@plt+0x310c>
  404858:	ldr	w3, [x0]
  40485c:	add	w25, w25, #0x1
  404860:	cmp	w3, #0xff
  404864:	b.hi	404918 <ferror@plt+0x3198>  // b.pmore
  404868:	ldr	w4, [x0, #4]
  40486c:	cmp	w4, #0xff
  404870:	b.hi	404918 <ferror@plt+0x3198>  // b.pmore
  404874:	ldr	w0, [x0, #8]
  404878:	cmp	w0, #0xff
  40487c:	b.hi	404918 <ferror@plt+0x3198>  // b.pmore
  404880:	strb	w3, [x24, x2]
  404884:	strb	w4, [x23, x2]
  404888:	strb	w0, [x21, x2]
  40488c:	ldr	x0, [x20, #24]
  404890:	ldr	x2, [x0, #24]
  404894:	cmp	x1, x2
  404898:	ccmp	w25, w19, #0x2, lt  // lt = tstop
  40489c:	b.cc	404840 <ferror@plt+0x30c0>  // b.lo, b.ul, b.last
  4048a0:	ldp	x23, x24, [sp, #48]
  4048a4:	mov	w0, w22
  4048a8:	add	x2, sp, #0x58
  4048ac:	mov	x1, #0x4b4b                	// #19275
  4048b0:	bl	401760 <ioctl@plt>
  4048b4:	cbz	w0, 4047dc <ferror@plt+0x305c>
  4048b8:	ldr	w0, [x20, #56]
  4048bc:	cmp	w0, #0x2
  4048c0:	b.le	4048fc <ferror@plt+0x317c>
  4048c4:	bl	401730 <__errno_location@plt>
  4048c8:	ldr	w0, [x0]
  4048cc:	bl	4015a0 <strerror@plt>
  4048d0:	mov	x6, x0
  4048d4:	adrp	x5, 40c000 <ferror@plt+0xa880>
  4048d8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4048dc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4048e0:	mov	x0, x20
  4048e4:	add	x5, x5, #0xc48
  4048e8:	add	x4, x4, #0xee8
  4048ec:	add	x2, x2, #0xbd8
  4048f0:	mov	w3, #0xf9                  	// #249
  4048f4:	mov	w1, #0x3                   	// #3
  4048f8:	bl	401f50 <ferror@plt+0x7d0>
  4048fc:	mov	w0, #0xffffffff            	// #-1
  404900:	ldp	x29, x30, [sp]
  404904:	ldp	x19, x20, [sp, #16]
  404908:	ldp	x21, x22, [sp, #32]
  40490c:	ldp	x25, x26, [sp, #64]
  404910:	add	sp, sp, #0xc60
  404914:	ret
  404918:	ldr	w0, [x20, #56]
  40491c:	cmp	w0, #0x2
  404920:	b.gt	404970 <ferror@plt+0x31f0>
  404924:	mov	w0, #0xffffffff            	// #-1
  404928:	ldp	x23, x24, [sp, #48]
  40492c:	b	404900 <ferror@plt+0x3180>
  404930:	mov	w2, #0x5                   	// #5
  404934:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404938:	mov	x0, #0x0                   	// #0
  40493c:	add	x1, x1, #0xbb8
  404940:	bl	401700 <dcgettext@plt>
  404944:	mov	x5, x0
  404948:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40494c:	mov	x0, x20
  404950:	add	x4, x4, #0xee8
  404954:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404958:	mov	w3, #0xc6                  	// #198
  40495c:	add	x2, x2, #0xbd8
  404960:	mov	w1, #0x3                   	// #3
  404964:	bl	401f50 <ferror@plt+0x7d0>
  404968:	ldr	x0, [x20, #24]
  40496c:	b	40473c <ferror@plt+0x2fbc>
  404970:	mov	x0, x20
  404974:	adrp	x5, 40c000 <ferror@plt+0xa880>
  404978:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40497c:	add	x5, x5, #0xc00
  404980:	add	x4, x4, #0xee8
  404984:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404988:	mov	w3, #0xee                  	// #238
  40498c:	add	x2, x2, #0xbd8
  404990:	mov	w1, #0x3                   	// #3
  404994:	bl	401f50 <ferror@plt+0x7d0>
  404998:	mov	w0, #0xffffffff            	// #-1
  40499c:	ldp	x23, x24, [sp, #48]
  4049a0:	b	404900 <ferror@plt+0x3180>
  4049a4:	ldr	w0, [x20, #56]
  4049a8:	cmp	w0, #0x2
  4049ac:	b.le	4048fc <ferror@plt+0x317c>
  4049b0:	bl	401730 <__errno_location@plt>
  4049b4:	ldr	w0, [x0]
  4049b8:	bl	4015a0 <strerror@plt>
  4049bc:	mov	x6, x0
  4049c0:	adrp	x5, 40c000 <ferror@plt+0xa880>
  4049c4:	mov	x0, x20
  4049c8:	add	x5, x5, #0xbe8
  4049cc:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4049d0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4049d4:	add	x4, x4, #0xee8
  4049d8:	add	x2, x2, #0xbd8
  4049dc:	mov	w3, #0xdc                  	// #220
  4049e0:	mov	w1, #0x3                   	// #3
  4049e4:	bl	401f50 <ferror@plt+0x7d0>
  4049e8:	mov	w0, #0xffffffff            	// #-1
  4049ec:	b	404900 <ferror@plt+0x3180>
  4049f0:	sub	sp, sp, #0x270
  4049f4:	stp	x29, x30, [sp]
  4049f8:	mov	x29, sp
  4049fc:	stp	x23, x24, [sp, #48]
  404a00:	add	x24, sp, #0x68
  404a04:	mov	w23, w1
  404a08:	stp	x25, x26, [sp, #64]
  404a0c:	adrp	x25, 40c000 <ferror@plt+0xa880>
  404a10:	add	x25, x25, #0xee8
  404a14:	add	x25, x25, #0x18
  404a18:	stp	x19, x20, [sp, #16]
  404a1c:	mov	x20, x0
  404a20:	stp	x21, x22, [sp, #32]
  404a24:	add	x22, x24, #0x1
  404a28:	mov	x19, #0x0                   	// #0
  404a2c:	mov	w21, #0x0                   	// #0
  404a30:	str	x27, [sp, #80]
  404a34:	nop
  404a38:	ldr	x0, [x20, #16]
  404a3c:	mov	x1, x19
  404a40:	strb	w19, [sp, #104]
  404a44:	bl	40b058 <ferror@plt+0x98d8>
  404a48:	mov	x1, x0
  404a4c:	cbz	x0, 404b34 <ferror@plt+0x33b4>
  404a50:	mov	x2, #0x200                 	// #512
  404a54:	mov	x0, x22
  404a58:	bl	4014d0 <__strcpy_chk@plt>
  404a5c:	mov	x2, x24
  404a60:	mov	w0, w23
  404a64:	mov	x1, #0x4b49                	// #19273
  404a68:	bl	401760 <ioctl@plt>
  404a6c:	cbnz	w0, 404aa4 <ferror@plt+0x3324>
  404a70:	add	w21, w21, #0x1
  404a74:	add	x19, x19, #0x1
  404a78:	cmp	x19, #0x100
  404a7c:	b.ne	404a38 <ferror@plt+0x32b8>  // b.any
  404a80:	mov	w0, w21
  404a84:	ldp	x29, x30, [sp]
  404a88:	ldp	x19, x20, [sp, #16]
  404a8c:	ldp	x21, x22, [sp, #32]
  404a90:	ldp	x23, x24, [sp, #48]
  404a94:	ldp	x25, x26, [sp, #64]
  404a98:	ldr	x27, [sp, #80]
  404a9c:	add	sp, sp, #0x270
  404aa0:	ret
  404aa4:	mov	x0, x22
  404aa8:	bl	401400 <strlen@plt>
  404aac:	lsl	x0, x0, #2
  404ab0:	add	x0, x0, #0x1
  404ab4:	bl	4014b0 <malloc@plt>
  404ab8:	mov	x26, x0
  404abc:	cbz	x0, 404c04 <ferror@plt+0x3484>
  404ac0:	ldrb	w1, [sp, #105]
  404ac4:	mov	x2, x0
  404ac8:	mov	w0, #0x305c                	// #12380
  404acc:	mov	x4, x22
  404ad0:	mov	w5, #0x6e5c                	// #28252
  404ad4:	movk	w0, #0x3333, lsl #16
  404ad8:	cbnz	w1, 404aec <ferror@plt+0x336c>
  404adc:	b	404b10 <ferror@plt+0x3390>
  404ae0:	strb	w1, [x2], #1
  404ae4:	ldrb	w1, [x4, #1]!
  404ae8:	cbz	w1, 404b10 <ferror@plt+0x3390>
  404aec:	cmp	w1, #0xa
  404af0:	b.eq	404b2c <ferror@plt+0x33ac>  // b.none
  404af4:	mov	x3, x2
  404af8:	cmp	w1, #0x1b
  404afc:	b.ne	404ae0 <ferror@plt+0x3360>  // b.any
  404b00:	ldrb	w1, [x4, #1]!
  404b04:	str	w0, [x3], #4
  404b08:	mov	x2, x3
  404b0c:	cbnz	w1, 404aec <ferror@plt+0x336c>
  404b10:	ldr	w0, [x20, #56]
  404b14:	strb	wzr, [x2]
  404b18:	cmp	w0, #0x2
  404b1c:	b.gt	404bb0 <ferror@plt+0x3430>
  404b20:	mov	x0, x26
  404b24:	bl	401670 <free@plt>
  404b28:	b	404a74 <ferror@plt+0x32f4>
  404b2c:	strh	w5, [x2], #2
  404b30:	b	404ae4 <ferror@plt+0x3364>
  404b34:	ldr	w0, [x20]
  404b38:	tbz	w0, #3, 404a74 <ferror@plt+0x32f4>
  404b3c:	mov	x2, x24
  404b40:	mov	w0, w23
  404b44:	mov	x1, #0x4b49                	// #19273
  404b48:	strb	wzr, [sp, #105]
  404b4c:	bl	401760 <ioctl@plt>
  404b50:	cbz	w0, 404a70 <ferror@plt+0x32f0>
  404b54:	ldr	w0, [x20, #56]
  404b58:	cmp	w0, #0x2
  404b5c:	b.le	404a74 <ferror@plt+0x32f4>
  404b60:	mov	w2, #0x5                   	// #5
  404b64:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404b68:	mov	x0, #0x0                   	// #0
  404b6c:	add	x1, x1, #0xc88
  404b70:	bl	401700 <dcgettext@plt>
  404b74:	mov	x26, x0
  404b78:	ldrb	w2, [sp, #104]
  404b7c:	mov	x0, x20
  404b80:	mov	w1, #0x1                   	// #1
  404b84:	bl	409300 <ferror@plt+0x7b80>
  404b88:	mov	x6, x0
  404b8c:	mov	x5, x26
  404b90:	mov	x4, x25
  404b94:	mov	x0, x20
  404b98:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404b9c:	mov	w3, #0xb4                  	// #180
  404ba0:	add	x2, x2, #0xbd8
  404ba4:	mov	w1, #0x3                   	// #3
  404ba8:	bl	401f50 <ferror@plt+0x7d0>
  404bac:	b	404a74 <ferror@plt+0x32f4>
  404bb0:	mov	w2, #0x5                   	// #5
  404bb4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404bb8:	mov	x0, #0x0                   	// #0
  404bbc:	add	x1, x1, #0xc58
  404bc0:	bl	401700 <dcgettext@plt>
  404bc4:	mov	x27, x0
  404bc8:	ldrb	w2, [sp, #104]
  404bcc:	mov	x0, x20
  404bd0:	mov	w1, #0x1                   	// #1
  404bd4:	bl	409300 <ferror@plt+0x7b80>
  404bd8:	mov	x7, x0
  404bdc:	mov	x5, x27
  404be0:	mov	x6, x26
  404be4:	mov	x4, x25
  404be8:	mov	x0, x20
  404bec:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404bf0:	mov	w3, #0xaa                  	// #170
  404bf4:	add	x2, x2, #0xbd8
  404bf8:	mov	w1, #0x3                   	// #3
  404bfc:	bl	401f50 <ferror@plt+0x7d0>
  404c00:	b	404b20 <ferror@plt+0x33a0>
  404c04:	ldr	w1, [x20, #56]
  404c08:	mov	w21, #0xffffffff            	// #-1
  404c0c:	cmp	w1, #0x2
  404c10:	b.le	404a80 <ferror@plt+0x3300>
  404c14:	mov	w2, #0x5                   	// #5
  404c18:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404c1c:	add	x1, x1, #0x470
  404c20:	bl	401700 <dcgettext@plt>
  404c24:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404c28:	add	x4, x4, #0xee8
  404c2c:	mov	x5, x0
  404c30:	add	x4, x4, #0x10
  404c34:	mov	x0, x20
  404c38:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404c3c:	mov	w3, #0x7e                  	// #126
  404c40:	add	x2, x2, #0xbd8
  404c44:	mov	w1, #0x3                   	// #3
  404c48:	bl	401f50 <ferror@plt+0x7d0>
  404c4c:	b	404a80 <ferror@plt+0x3300>
  404c50:	sub	sp, sp, #0x90
  404c54:	stp	x29, x30, [sp, #16]
  404c58:	add	x29, sp, #0x10
  404c5c:	stp	x19, x20, [sp, #32]
  404c60:	mov	x19, x0
  404c64:	stp	x23, x24, [sp, #64]
  404c68:	mov	w23, w1
  404c6c:	str	w2, [sp, #124]
  404c70:	bl	404428 <ferror@plt+0x2ca8>
  404c74:	tbnz	w0, #31, 405030 <ferror@plt+0x38b0>
  404c78:	ldr	w0, [x19]
  404c7c:	tbnz	w0, #1, 405170 <ferror@plt+0x39f0>
  404c80:	stp	x21, x22, [sp, #48]
  404c84:	adrp	x21, 40c000 <ferror@plt+0xa880>
  404c88:	add	x21, x21, #0xee8
  404c8c:	add	x21, x21, #0x28
  404c90:	add	x24, sp, #0x88
  404c94:	mov	w20, #0x0                   	// #0
  404c98:	stp	x25, x26, [sp, #80]
  404c9c:	mov	w25, #0x0                   	// #0
  404ca0:	stp	x27, x28, [sp, #96]
  404ca4:	b	404cf0 <ferror@plt+0x3570>
  404ca8:	ldr	w0, [x19, #4]
  404cac:	tbz	w0, #1, 404ce4 <ferror@plt+0x3564>
  404cb0:	mov	w0, #0x27f                 	// #639
  404cb4:	and	w28, w20, #0xff
  404cb8:	strb	w28, [sp, #136]
  404cbc:	strb	wzr, [sp, #137]
  404cc0:	strh	w0, [sp, #138]
  404cc4:	ldr	w0, [x19, #56]
  404cc8:	cmp	w0, #0x6
  404ccc:	b.gt	405088 <ferror@plt+0x3908>
  404cd0:	mov	x2, x24
  404cd4:	mov	w0, w23
  404cd8:	mov	x1, #0x4b47                	// #19271
  404cdc:	bl	401760 <ioctl@plt>
  404ce0:	cbnz	w0, 404fc0 <ferror@plt+0x3840>
  404ce4:	add	w20, w20, #0x1
  404ce8:	cmp	w20, #0x100
  404cec:	b.eq	404ed8 <ferror@plt+0x3758>  // b.none
  404cf0:	mov	w1, w20
  404cf4:	mov	x0, x19
  404cf8:	bl	403e28 <ferror@plt+0x26a8>
  404cfc:	mov	w22, w0
  404d00:	cbz	w0, 404ca8 <ferror@plt+0x3528>
  404d04:	mov	w22, #0x0                   	// #0
  404d08:	mov	w28, #0xffff                	// #65535
  404d0c:	b	404d2c <ferror@plt+0x35ac>
  404d10:	ldr	w0, [x19, #56]
  404d14:	cmp	w0, #0x3
  404d18:	b.gt	405048 <ferror@plt+0x38c8>
  404d1c:	nop
  404d20:	add	w22, w22, #0x1
  404d24:	cmp	w22, #0x100
  404d28:	b.eq	404ce4 <ferror@plt+0x3564>  // b.none
  404d2c:	mov	w2, w22
  404d30:	mov	w1, w20
  404d34:	mov	x0, x19
  404d38:	bl	403e88 <ferror@plt+0x2708>
  404d3c:	cbz	w0, 404d20 <ferror@plt+0x35a0>
  404d40:	mov	w2, w22
  404d44:	mov	w1, w20
  404d48:	mov	x0, x19
  404d4c:	bl	403ff0 <ferror@plt+0x2870>
  404d50:	mov	w26, w0
  404d54:	cmp	w0, w28
  404d58:	b.hi	404d10 <ferror@plt+0x3590>  // b.pmore
  404d5c:	mov	x2, x24
  404d60:	mov	w0, w23
  404d64:	mov	x1, #0x4b47                	// #19271
  404d68:	strb	w20, [sp, #136]
  404d6c:	strb	w22, [sp, #137]
  404d70:	strh	w26, [sp, #138]
  404d74:	bl	401760 <ioctl@plt>
  404d78:	cbz	w0, 404f5c <ferror@plt+0x37dc>
  404d7c:	bl	401730 <__errno_location@plt>
  404d80:	ldr	w0, [x0]
  404d84:	ldr	w1, [x19, #56]
  404d88:	cmp	w0, #0x1
  404d8c:	b.eq	404e88 <ferror@plt+0x3708>  // b.none
  404d90:	cmp	w1, #0x2
  404d94:	b.gt	404de0 <ferror@plt+0x3660>
  404d98:	cmp	w1, #0x3
  404d9c:	b.le	404d20 <ferror@plt+0x35a0>
  404da0:	mov	w2, #0x5                   	// #5
  404da4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404da8:	mov	x0, #0x0                   	// #0
  404dac:	add	x1, x1, #0xd30
  404db0:	bl	401700 <dcgettext@plt>
  404db4:	mov	x5, x0
  404db8:	ldrh	w7, [sp, #138]
  404dbc:	mov	w6, w22
  404dc0:	mov	x4, x21
  404dc4:	mov	x0, x19
  404dc8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404dcc:	mov	w3, #0x44                  	// #68
  404dd0:	add	x2, x2, #0xbd8
  404dd4:	mov	w1, #0x4                   	// #4
  404dd8:	bl	401f50 <ferror@plt+0x7d0>
  404ddc:	b	404d20 <ferror@plt+0x35a0>
  404de0:	bl	4015a0 <strerror@plt>
  404de4:	mov	x6, x0
  404de8:	adrp	x7, 40c000 <ferror@plt+0xa880>
  404dec:	add	x26, x7, #0xbd8
  404df0:	mov	w1, #0x3                   	// #3
  404df4:	mov	x2, x26
  404df8:	mov	x4, x21
  404dfc:	mov	x0, x19
  404e00:	adrp	x5, 416000 <ferror@plt+0x14880>
  404e04:	mov	w3, #0x3c                  	// #60
  404e08:	add	x5, x5, #0x108
  404e0c:	bl	401f50 <ferror@plt+0x7d0>
  404e10:	ldr	w1, [x19, #56]
  404e14:	cmp	w1, #0x5
  404e18:	b.le	404d98 <ferror@plt+0x3618>
  404e1c:	mov	w2, #0x5                   	// #5
  404e20:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404e24:	mov	x0, #0x0                   	// #0
  404e28:	add	x1, x1, #0xeb8
  404e2c:	bl	401700 <dcgettext@plt>
  404e30:	mov	x27, x0
  404e34:	ldrh	w3, [sp, #138]
  404e38:	mov	w2, #0x5                   	// #5
  404e3c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404e40:	mov	x0, #0x0                   	// #0
  404e44:	add	x1, x1, #0xed8
  404e48:	str	w3, [sp, #120]
  404e4c:	bl	401700 <dcgettext@plt>
  404e50:	str	x0, [sp, #8]
  404e54:	ldr	w3, [sp, #120]
  404e58:	mov	w1, #0x6                   	// #6
  404e5c:	str	w3, [sp]
  404e60:	mov	x5, x27
  404e64:	mov	x2, x26
  404e68:	mov	w7, w20
  404e6c:	mov	w6, w22
  404e70:	mov	x4, x21
  404e74:	mov	x0, x19
  404e78:	mov	w3, #0x40                  	// #64
  404e7c:	bl	401f50 <ferror@plt+0x7d0>
  404e80:	ldr	w1, [x19, #56]
  404e84:	b	404d98 <ferror@plt+0x3618>
  404e88:	cmp	w1, #0x2
  404e8c:	b.le	404ce4 <ferror@plt+0x3564>
  404e90:	mov	w2, #0x5                   	// #5
  404e94:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404e98:	mov	x0, #0x0                   	// #0
  404e9c:	add	x1, x1, #0xd10
  404ea0:	bl	401700 <dcgettext@plt>
  404ea4:	mov	x5, x0
  404ea8:	mov	w6, w20
  404eac:	mov	x4, x21
  404eb0:	mov	x0, x19
  404eb4:	add	w20, w20, #0x1
  404eb8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404ebc:	mov	w3, #0x38                  	// #56
  404ec0:	add	x2, x2, #0xbd8
  404ec4:	mov	w1, #0x3                   	// #3
  404ec8:	bl	401f50 <ferror@plt+0x7d0>
  404ecc:	cmp	w20, #0x100
  404ed0:	b.ne	404cf0 <ferror@plt+0x3570>  // b.any
  404ed4:	nop
  404ed8:	ldr	w0, [x19]
  404edc:	tbnz	w0, #1, 40528c <ferror@plt+0x3b0c>
  404ee0:	mov	w1, w23
  404ee4:	mov	x0, x19
  404ee8:	bl	4049f0 <ferror@plt+0x3270>
  404eec:	mov	w20, w0
  404ef0:	tbnz	w0, #31, 405024 <ferror@plt+0x38a4>
  404ef4:	ldr	w0, [x19, #56]
  404ef8:	cmp	w0, #0x5
  404efc:	b.gt	4051e8 <ferror@plt+0x3a68>
  404f00:	ldr	x0, [x19, #24]
  404f04:	ldr	x0, [x0, #16]
  404f08:	cmp	x0, #0x0
  404f0c:	b.gt	404f18 <ferror@plt+0x3798>
  404f10:	ldr	w0, [x19]
  404f14:	tbz	w0, #2, 4050c4 <ferror@plt+0x3944>
  404f18:	mov	w1, w23
  404f1c:	mov	x0, x19
  404f20:	bl	4046f8 <ferror@plt+0x2f78>
  404f24:	mov	w20, w0
  404f28:	tbnz	w0, #31, 405024 <ferror@plt+0x38a4>
  404f2c:	ldr	w0, [x19, #56]
  404f30:	cmp	w0, #0x5
  404f34:	b.gt	405120 <ferror@plt+0x39a0>
  404f38:	ldp	x21, x22, [sp, #48]
  404f3c:	mov	w0, #0x0                   	// #0
  404f40:	ldp	x25, x26, [sp, #80]
  404f44:	ldp	x27, x28, [sp, #96]
  404f48:	ldp	x29, x30, [sp, #16]
  404f4c:	ldp	x19, x20, [sp, #32]
  404f50:	ldp	x23, x24, [sp, #64]
  404f54:	add	sp, sp, #0x90
  404f58:	ret
  404f5c:	ldr	w0, [x19, #56]
  404f60:	add	w25, w25, #0x1
  404f64:	cmp	w0, #0x5
  404f68:	b.le	404d20 <ferror@plt+0x35a0>
  404f6c:	mov	w2, #0x5                   	// #5
  404f70:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404f74:	mov	x0, #0x0                   	// #0
  404f78:	add	x1, x1, #0xeb8
  404f7c:	bl	401700 <dcgettext@plt>
  404f80:	mov	x5, x0
  404f84:	ldrh	w2, [sp, #138]
  404f88:	adrp	x1, 416000 <ferror@plt+0x14880>
  404f8c:	add	x1, x1, #0x348
  404f90:	str	w2, [sp]
  404f94:	str	x1, [sp, #8]
  404f98:	mov	w7, w20
  404f9c:	mov	w6, w22
  404fa0:	mov	x4, x21
  404fa4:	mov	x0, x19
  404fa8:	mov	w3, #0x40                  	// #64
  404fac:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404fb0:	mov	w1, #0x6                   	// #6
  404fb4:	add	x2, x2, #0xbd8
  404fb8:	bl	401f50 <ferror@plt+0x7d0>
  404fbc:	b	404d20 <ferror@plt+0x35a0>
  404fc0:	bl	401730 <__errno_location@plt>
  404fc4:	mov	x26, x0
  404fc8:	ldr	w0, [x0]
  404fcc:	cmp	w0, #0x16
  404fd0:	b.ne	405354 <ferror@plt+0x3bd4>  // b.any
  404fd4:	mov	w27, #0x200                 	// #512
  404fd8:	b	404fe4 <ferror@plt+0x3864>
  404fdc:	cmp	w22, #0x100
  404fe0:	b.eq	404ce4 <ferror@plt+0x3564>  // b.none
  404fe4:	mov	x2, x24
  404fe8:	mov	w0, w23
  404fec:	mov	x1, #0x4b47                	// #19271
  404ff0:	strb	w28, [sp, #136]
  404ff4:	strb	w22, [sp, #137]
  404ff8:	add	w22, w22, #0x1
  404ffc:	strh	w27, [sp, #138]
  405000:	bl	401760 <ioctl@plt>
  405004:	cbz	w0, 404fdc <ferror@plt+0x385c>
  405008:	ldr	w0, [x26]
  40500c:	cmp	w0, #0x16
  405010:	ccmp	w20, #0xf, #0x4, eq  // eq = none
  405014:	b.gt	404ce4 <ferror@plt+0x3564>
  405018:	ldr	w0, [x19, #56]
  40501c:	cmp	w0, #0x2
  405020:	b.gt	4052f4 <ferror@plt+0x3b74>
  405024:	ldp	x21, x22, [sp, #48]
  405028:	ldp	x25, x26, [sp, #80]
  40502c:	ldp	x27, x28, [sp, #96]
  405030:	mov	w0, #0xffffffff            	// #-1
  405034:	ldp	x29, x30, [sp, #16]
  405038:	ldp	x19, x20, [sp, #32]
  40503c:	ldp	x23, x24, [sp, #64]
  405040:	add	sp, sp, #0x90
  405044:	ret
  405048:	mov	w2, #0x5                   	// #5
  40504c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405050:	mov	x0, #0x0                   	// #0
  405054:	add	x1, x1, #0xcd8
  405058:	bl	401700 <dcgettext@plt>
  40505c:	mov	x5, x0
  405060:	mov	w7, w26
  405064:	mov	w6, w22
  405068:	mov	x4, x21
  40506c:	mov	x0, x19
  405070:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405074:	mov	w3, #0x2c                  	// #44
  405078:	add	x2, x2, #0xbd8
  40507c:	mov	w1, #0x4                   	// #4
  405080:	bl	401f50 <ferror@plt+0x7d0>
  405084:	b	404d20 <ferror@plt+0x35a0>
  405088:	mov	w2, #0x5                   	// #5
  40508c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405090:	mov	x0, #0x0                   	// #0
  405094:	add	x1, x1, #0xd70
  405098:	bl	401700 <dcgettext@plt>
  40509c:	mov	x5, x0
  4050a0:	mov	w6, w20
  4050a4:	mov	x4, x21
  4050a8:	mov	x0, x19
  4050ac:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4050b0:	mov	w3, #0x4e                  	// #78
  4050b4:	add	x2, x2, #0xbd8
  4050b8:	mov	w1, #0x7                   	// #7
  4050bc:	bl	401f50 <ferror@plt+0x7d0>
  4050c0:	b	404cd0 <ferror@plt+0x3550>
  4050c4:	ldr	w0, [x19, #56]
  4050c8:	cmp	w0, #0x5
  4050cc:	b.le	404f38 <ferror@plt+0x37b8>
  4050d0:	mov	w2, #0x5                   	// #5
  4050d4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4050d8:	mov	x0, #0x0                   	// #0
  4050dc:	add	x1, x1, #0xe90
  4050e0:	bl	401700 <dcgettext@plt>
  4050e4:	mov	x5, x0
  4050e8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4050ec:	add	x4, x4, #0xee8
  4050f0:	mov	x0, x19
  4050f4:	add	x4, x4, #0x30
  4050f8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4050fc:	mov	w3, #0x119                 	// #281
  405100:	add	x2, x2, #0xbd8
  405104:	mov	w1, #0x6                   	// #6
  405108:	bl	401f50 <ferror@plt+0x7d0>
  40510c:	mov	w0, #0x0                   	// #0
  405110:	ldp	x21, x22, [sp, #48]
  405114:	ldp	x25, x26, [sp, #80]
  405118:	ldp	x27, x28, [sp, #96]
  40511c:	b	404f48 <ferror@plt+0x37c8>
  405120:	sxtw	x3, w20
  405124:	mov	w4, #0x5                   	// #5
  405128:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40512c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405130:	add	x2, x2, #0xe50
  405134:	add	x1, x1, #0xe70
  405138:	mov	x0, #0x0                   	// #0
  40513c:	bl	4016e0 <dcngettext@plt>
  405140:	adrp	x4, 40c000 <ferror@plt+0xa880>
  405144:	add	x4, x4, #0xee8
  405148:	mov	x5, x0
  40514c:	mov	w6, w20
  405150:	mov	x0, x19
  405154:	add	x4, x4, #0x30
  405158:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40515c:	mov	w3, #0x114                 	// #276
  405160:	add	x2, x2, #0xbd8
  405164:	mov	w1, #0x6                   	// #6
  405168:	bl	401f50 <ferror@plt+0x7d0>
  40516c:	b	404f38 <ferror@plt+0x37b8>
  405170:	mov	w0, w23
  405174:	mov	w2, #0x3                   	// #3
  405178:	mov	x1, #0x4b45                	// #19269
  40517c:	bl	401760 <ioctl@plt>
  405180:	cbz	w0, 404c80 <ferror@plt+0x3500>
  405184:	ldr	w0, [x19, #56]
  405188:	cmp	w0, #0x2
  40518c:	b.le	405030 <ferror@plt+0x38b0>
  405190:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405194:	add	x1, x1, #0xca8
  405198:	mov	w2, #0x5                   	// #5
  40519c:	mov	x0, #0x0                   	// #0
  4051a0:	bl	401700 <dcgettext@plt>
  4051a4:	mov	x20, x0
  4051a8:	bl	401730 <__errno_location@plt>
  4051ac:	ldr	w0, [x0]
  4051b0:	bl	4015a0 <strerror@plt>
  4051b4:	mov	x6, x0
  4051b8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4051bc:	add	x4, x4, #0xee8
  4051c0:	mov	x0, x19
  4051c4:	mov	x5, x20
  4051c8:	add	x4, x4, #0x28
  4051cc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4051d0:	mov	w3, #0x1b                  	// #27
  4051d4:	add	x2, x2, #0xbd8
  4051d8:	mov	w1, #0x3                   	// #3
  4051dc:	bl	401f50 <ferror@plt+0x7d0>
  4051e0:	mov	w0, #0xffffffff            	// #-1
  4051e4:	b	405034 <ferror@plt+0x38b4>
  4051e8:	adrp	x21, 40c000 <ferror@plt+0xa880>
  4051ec:	add	x21, x21, #0xee8
  4051f0:	sxtw	x3, w25
  4051f4:	mov	w4, #0x5                   	// #5
  4051f8:	add	x21, x21, #0x30
  4051fc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405200:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405204:	add	x2, x2, #0xdf8
  405208:	add	x1, x1, #0xe10
  40520c:	mov	x0, #0x0                   	// #0
  405210:	adrp	x22, 40c000 <ferror@plt+0xa880>
  405214:	bl	4016e0 <dcngettext@plt>
  405218:	add	x22, x22, #0xbd8
  40521c:	mov	x5, x0
  405220:	mov	w6, w25
  405224:	mov	x0, x19
  405228:	mov	x4, x21
  40522c:	mov	x2, x22
  405230:	mov	w3, #0x10b                 	// #267
  405234:	mov	w1, #0x6                   	// #6
  405238:	bl	401f50 <ferror@plt+0x7d0>
  40523c:	ldr	w0, [x19, #56]
  405240:	cmp	w0, #0x5
  405244:	b.le	404f00 <ferror@plt+0x3780>
  405248:	sxtw	x3, w20
  40524c:	mov	w4, #0x5                   	// #5
  405250:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405254:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405258:	add	x2, x2, #0xe20
  40525c:	add	x1, x1, #0xe38
  405260:	mov	x0, #0x0                   	// #0
  405264:	bl	4016e0 <dcngettext@plt>
  405268:	mov	w6, w20
  40526c:	mov	x5, x0
  405270:	mov	x4, x21
  405274:	mov	x2, x22
  405278:	mov	x0, x19
  40527c:	mov	w3, #0x10c                 	// #268
  405280:	mov	w1, #0x6                   	// #6
  405284:	bl	401f50 <ferror@plt+0x7d0>
  405288:	b	404f00 <ferror@plt+0x3780>
  40528c:	ldr	w2, [sp, #124]
  405290:	mov	w0, w23
  405294:	mov	x1, #0x4b45                	// #19269
  405298:	bl	401760 <ioctl@plt>
  40529c:	cbz	w0, 404ee0 <ferror@plt+0x3760>
  4052a0:	ldr	w0, [x19, #56]
  4052a4:	cmp	w0, #0x2
  4052a8:	b.le	405024 <ferror@plt+0x38a4>
  4052ac:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4052b0:	add	x1, x1, #0xdb8
  4052b4:	mov	w2, #0x5                   	// #5
  4052b8:	mov	x0, #0x0                   	// #0
  4052bc:	bl	401700 <dcgettext@plt>
  4052c0:	mov	x20, x0
  4052c4:	bl	401730 <__errno_location@plt>
  4052c8:	ldr	w0, [x0]
  4052cc:	bl	4015a0 <strerror@plt>
  4052d0:	mov	x6, x0
  4052d4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4052d8:	add	x4, x4, #0xee8
  4052dc:	mov	x5, x20
  4052e0:	mov	x0, x19
  4052e4:	add	x4, x4, #0x28
  4052e8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4052ec:	mov	w3, #0x6b                  	// #107
  4052f0:	b	405334 <ferror@plt+0x3bb4>
  4052f4:	mov	w2, #0x5                   	// #5
  4052f8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4052fc:	mov	x0, #0x0                   	// #0
  405300:	add	x1, x1, #0xd88
  405304:	bl	401700 <dcgettext@plt>
  405308:	mov	x20, x0
  40530c:	ldr	w0, [x26]
  405310:	bl	4015a0 <strerror@plt>
  405314:	mov	x6, x0
  405318:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40531c:	add	x4, x4, #0xee8
  405320:	mov	x5, x20
  405324:	mov	x0, x19
  405328:	add	x4, x4, #0x28
  40532c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405330:	mov	w3, #0x61                  	// #97
  405334:	add	x2, x2, #0xbd8
  405338:	mov	w1, #0x3                   	// #3
  40533c:	bl	401f50 <ferror@plt+0x7d0>
  405340:	mov	w0, #0xffffffff            	// #-1
  405344:	ldp	x21, x22, [sp, #48]
  405348:	ldp	x25, x26, [sp, #80]
  40534c:	ldp	x27, x28, [sp, #96]
  405350:	b	404f48 <ferror@plt+0x37c8>
  405354:	ldr	w0, [x19, #56]
  405358:	cmp	w0, #0x2
  40535c:	b.le	405024 <ferror@plt+0x38a4>
  405360:	mov	w2, #0x5                   	// #5
  405364:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405368:	mov	x0, #0x0                   	// #0
  40536c:	add	x1, x1, #0xd58
  405370:	bl	401700 <dcgettext@plt>
  405374:	mov	x21, x0
  405378:	ldr	w0, [x26]
  40537c:	bl	4015a0 <strerror@plt>
  405380:	mov	x6, x0
  405384:	adrp	x4, 40c000 <ferror@plt+0xa880>
  405388:	add	x4, x4, #0xee8
  40538c:	mov	x5, x21
  405390:	mov	x0, x19
  405394:	mov	w7, w20
  405398:	add	x4, x4, #0x28
  40539c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4053a0:	mov	w3, #0x52                  	// #82
  4053a4:	add	x2, x2, #0xbd8
  4053a8:	mov	w1, #0x3                   	// #3
  4053ac:	bl	401f50 <ferror@plt+0x7d0>
  4053b0:	mov	w0, #0xffffffff            	// #-1
  4053b4:	ldp	x21, x22, [sp, #48]
  4053b8:	ldp	x25, x26, [sp, #80]
  4053bc:	ldp	x27, x28, [sp, #96]
  4053c0:	b	404f48 <ferror@plt+0x37c8>
  4053c4:	nop
  4053c8:	stp	x29, x30, [sp, #-64]!
  4053cc:	mov	x2, #0x9                   	// #9
  4053d0:	mov	x29, sp
  4053d4:	stp	x21, x22, [sp, #32]
  4053d8:	adrp	x22, 432000 <ferror@plt+0x30880>
  4053dc:	ldr	x21, [x22, #3992]
  4053e0:	stp	x19, x20, [sp, #16]
  4053e4:	mov	x19, x0
  4053e8:	mov	x20, x1
  4053ec:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4053f0:	ldr	x3, [x21]
  4053f4:	add	x0, x0, #0xff8
  4053f8:	mov	x1, #0x1                   	// #1
  4053fc:	bl	4016c0 <fwrite@plt>
  405400:	cmp	x19, x20
  405404:	b.hi	405448 <ferror@plt+0x3cc8>  // b.pmore
  405408:	sub	x20, x20, x19
  40540c:	str	x23, [sp, #48]
  405410:	and	x20, x20, #0xfffffffffffffffe
  405414:	adrp	x23, 40c000 <ferror@plt+0xa880>
  405418:	add	x20, x20, #0x2
  40541c:	add	x23, x23, #0xab0
  405420:	add	x20, x19, x20
  405424:	nop
  405428:	ldrsh	w3, [x19], #2
  40542c:	mov	x2, x23
  405430:	ldr	x0, [x21]
  405434:	mov	w1, #0x1                   	// #1
  405438:	bl	401620 <__fprintf_chk@plt>
  40543c:	cmp	x19, x20
  405440:	b.ne	405428 <ferror@plt+0x3ca8>  // b.any
  405444:	ldr	x23, [sp, #48]
  405448:	mov	w0, #0xa                   	// #10
  40544c:	ldr	x22, [x22, #3992]
  405450:	ldp	x19, x20, [sp, #16]
  405454:	ldr	x1, [x22]
  405458:	ldp	x21, x22, [sp, #32]
  40545c:	ldp	x29, x30, [sp], #64
  405460:	b	401460 <fputc@plt>
  405464:	nop
  405468:	adrp	x2, 429000 <ferror@plt+0x27880>
  40546c:	add	x4, x2, #0xc8
  405470:	stp	x29, x30, [sp, #-32]!
  405474:	cmp	w1, #0x24
  405478:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40547c:	mov	x29, sp
  405480:	ldr	x4, [x4, w1, sxtw #3]
  405484:	add	x2, x2, #0x10
  405488:	adrp	x3, 40d000 <ferror@plt+0xb880>
  40548c:	add	x3, x3, #0x8
  405490:	csel	x3, x3, x2, lt  // lt = tstop
  405494:	mov	w1, #0x1                   	// #1
  405498:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40549c:	add	x2, x2, #0x18
  4054a0:	str	x19, [sp, #16]
  4054a4:	mov	x19, x0
  4054a8:	bl	401620 <__fprintf_chk@plt>
  4054ac:	mov	x1, x19
  4054b0:	mov	w0, #0x29                  	// #41
  4054b4:	ldr	x19, [sp, #16]
  4054b8:	ldp	x29, x30, [sp], #32
  4054bc:	b	401460 <fputc@plt>
  4054c0:	stp	x29, x30, [sp, #-32]!
  4054c4:	adrp	x2, 432000 <ferror@plt+0x30880>
  4054c8:	mov	x29, sp
  4054cc:	ldr	x2, [x2, #3984]
  4054d0:	stp	x19, x20, [sp, #16]
  4054d4:	mov	w19, w1
  4054d8:	ldr	w1, [x2]
  4054dc:	cbnz	w1, 4054ec <ferror@plt+0x3d6c>
  4054e0:	ldp	x19, x20, [sp, #16]
  4054e4:	ldp	x29, x30, [sp], #32
  4054e8:	ret
  4054ec:	adrp	x20, 432000 <ferror@plt+0x30880>
  4054f0:	mov	x3, x0
  4054f4:	mov	w1, #0x1                   	// #1
  4054f8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4054fc:	ldr	x20, [x20, #3992]
  405500:	add	x2, x2, #0x20
  405504:	ldr	x0, [x20]
  405508:	bl	401620 <__fprintf_chk@plt>
  40550c:	ldr	x0, [x20]
  405510:	mov	w1, w19
  405514:	bl	405468 <ferror@plt+0x3ce8>
  405518:	ldr	x1, [x20]
  40551c:	mov	w0, #0xa                   	// #10
  405520:	ldp	x19, x20, [sp, #16]
  405524:	ldp	x29, x30, [sp], #32
  405528:	b	401460 <fputc@plt>
  40552c:	nop
  405530:	stp	x29, x30, [sp, #-288]!
  405534:	mov	x29, sp
  405538:	stp	x19, x20, [sp, #16]
  40553c:	stp	x21, x22, [sp, #32]
  405540:	mov	x21, x0
  405544:	cbz	x1, 405560 <ferror@plt+0x3de0>
  405548:	mov	x19, x1
  40554c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405550:	mov	x0, x19
  405554:	add	x1, x1, #0x28
  405558:	bl	401630 <strcmp@plt>
  40555c:	cbnz	w0, 4055f8 <ferror@plt+0x3e78>
  405560:	add	x0, sp, #0x50
  405564:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405568:	add	x1, x1, #0x628
  40556c:	add	x22, sp, #0x40
  405570:	mov	x19, x0
  405574:	add	x1, x1, #0x18
  405578:	mov	x2, #0xcc                  	// #204
  40557c:	str	x23, [sp, #48]
  405580:	add	x23, x0, #0xcc
  405584:	bl	4013f0 <memcpy@plt>
  405588:	b	405594 <ferror@plt+0x3e14>
  40558c:	cmp	x19, x23
  405590:	b.eq	4055dc <ferror@plt+0x3e5c>  // b.none
  405594:	ldrb	w3, [x19, #1]
  405598:	mov	x1, x22
  40559c:	ldrb	w2, [x19, #2]
  4055a0:	mov	x0, x21
  4055a4:	ldrb	w4, [x19]
  4055a8:	add	x19, x19, #0x3
  4055ac:	stp	w4, w3, [sp, #64]
  4055b0:	str	w2, [sp, #72]
  4055b4:	bl	40b478 <ferror@plt+0x9cf8>
  4055b8:	mov	w20, w0
  4055bc:	cmn	w0, #0x1
  4055c0:	b.ne	40558c <ferror@plt+0x3e0c>  // b.any
  4055c4:	ldr	x23, [sp, #48]
  4055c8:	mov	w0, w20
  4055cc:	ldp	x19, x20, [sp, #16]
  4055d0:	ldp	x21, x22, [sp, #32]
  4055d4:	ldp	x29, x30, [sp], #288
  4055d8:	ret
  4055dc:	mov	w20, #0x0                   	// #0
  4055e0:	mov	w0, w20
  4055e4:	ldp	x19, x20, [sp, #16]
  4055e8:	ldp	x21, x22, [sp, #32]
  4055ec:	ldr	x23, [sp, #48]
  4055f0:	ldp	x29, x30, [sp], #288
  4055f4:	ret
  4055f8:	ldr	w0, [x21, #56]
  4055fc:	mov	w20, #0xffffffff            	// #-1
  405600:	cmp	w0, #0x2
  405604:	b.le	4055c8 <ferror@plt+0x3e48>
  405608:	mov	w2, #0x5                   	// #5
  40560c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405610:	mov	x0, #0x0                   	// #0
  405614:	add	x1, x1, #0x38
  405618:	bl	401700 <dcgettext@plt>
  40561c:	mov	x5, x0
  405620:	mov	x6, x19
  405624:	mov	x0, x21
  405628:	adrp	x4, 40d000 <ferror@plt+0xb880>
  40562c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405630:	add	x4, x4, #0x628
  405634:	add	x2, x2, #0x68
  405638:	mov	w3, #0x75                  	// #117
  40563c:	mov	w1, #0x3                   	// #3
  405640:	bl	401f50 <ferror@plt+0x7d0>
  405644:	b	4055c8 <ferror@plt+0x3e48>
  405648:	mov	x2, x0
  40564c:	ldrb	w0, [x1]
  405650:	cmp	w0, #0x22
  405654:	b.eq	405678 <ferror@plt+0x3ef8>  // b.none
  405658:	mov	x0, x2
  40565c:	cbz	x2, 4056e8 <ferror@plt+0x3f68>
  405660:	mov	x3, x0
  405664:	ldrb	w4, [x1], #1
  405668:	strb	w4, [x3], #1
  40566c:	cbnz	w4, 4056e0 <ferror@plt+0x3f60>
  405670:	sub	x0, x0, x2
  405674:	ret
  405678:	mov	x4, x1
  40567c:	mov	x0, #0x0                   	// #0
  405680:	ldrb	w3, [x4, #1]
  405684:	cmp	w3, #0x2c
  405688:	b.eq	405658 <ferror@plt+0x3ed8>  // b.none
  40568c:	b.hi	4056a4 <ferror@plt+0x3f24>  // b.pmore
  405690:	cmp	w3, #0x22
  405694:	b.ne	4056d0 <ferror@plt+0x3f50>  // b.any
  405698:	cbz	x2, 405674 <ferror@plt+0x3ef4>
  40569c:	strb	wzr, [x2, x0]
  4056a0:	ret
  4056a4:	cmp	w3, #0x5c
  4056a8:	b.ne	4056d8 <ferror@plt+0x3f58>  // b.any
  4056ac:	ldrb	w3, [x4, #2]
  4056b0:	add	x4, x4, #0x2
  4056b4:	cmp	w3, #0x5c
  4056b8:	b.ne	405658 <ferror@plt+0x3ed8>  // b.any
  4056bc:	cbz	x2, 4056c8 <ferror@plt+0x3f48>
  4056c0:	ldrb	w3, [x4]
  4056c4:	strb	w3, [x2, x0]
  4056c8:	add	x0, x0, #0x1
  4056cc:	b	405680 <ferror@plt+0x3f00>
  4056d0:	cmp	w3, #0x27
  4056d4:	b.eq	405658 <ferror@plt+0x3ed8>  // b.none
  4056d8:	add	x4, x4, #0x1
  4056dc:	b	4056bc <ferror@plt+0x3f3c>
  4056e0:	mov	x0, x3
  4056e4:	b	405660 <ferror@plt+0x3ee0>
  4056e8:	mov	x0, x1
  4056ec:	b	401400 <strlen@plt>
  4056f0:	stp	x29, x30, [sp, #-144]!
  4056f4:	mov	x29, sp
  4056f8:	stp	x19, x20, [sp, #16]
  4056fc:	mov	w19, w3
  405700:	mov	x20, x0
  405704:	stp	x21, x22, [sp, #32]
  405708:	adrp	x22, 429000 <ferror@plt+0x27880>
  40570c:	mov	x21, x1
  405710:	stp	x27, x28, [sp, #80]
  405714:	add	x28, x22, #0xc8
  405718:	mov	x0, #0x0                   	// #0
  40571c:	stp	x25, x26, [sp, #64]
  405720:	ldr	x25, [x28, w19, sxtw #3]
  405724:	stp	x23, x24, [sp, #48]
  405728:	mov	x23, x2
  40572c:	mov	x1, x25
  405730:	bl	405648 <ferror@plt+0x3ec8>
  405734:	cmn	w19, #0x2
  405738:	mov	x24, x0
  40573c:	b.eq	4058b8 <ferror@plt+0x4138>  // b.none
  405740:	ldrsh	w2, [x23]
  405744:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405748:	add	x0, x0, #0x628
  40574c:	str	x25, [sp, #104]
  405750:	add	x1, x0, #0xe8
  405754:	ldrsb	w23, [x1, w2, sxtw]
  405758:	cmn	w23, #0x1f
  40575c:	b.eq	405808 <ferror@plt+0x4088>  // b.none
  405760:	cmp	w23, #0x0
  405764:	mov	w26, #0x56                  	// #86
  405768:	sub	w26, w26, w23
  40576c:	csneg	w19, wzr, w23, ge  // ge = tcont
  405770:	cmp	w26, #0x24
  405774:	mov	w1, #0x24                  	// #36
  405778:	csel	w26, w26, w1, le
  40577c:	cmp	w19, w26
  405780:	b.ge	405808 <ferror@plt+0x4088>  // b.tcont
  405784:	add	x0, x0, #0x148
  405788:	sxtw	x19, w19
  40578c:	add	x23, x0, w23, sxtb
  405790:	mov	x27, x24
  405794:	add	x25, sp, #0x68
  405798:	mov	w22, #0x1                   	// #1
  40579c:	b	4057ac <ferror@plt+0x402c>
  4057a0:	add	x19, x19, #0x1
  4057a4:	cmp	w26, w19
  4057a8:	b.le	4058d0 <ferror@plt+0x4150>
  4057ac:	ldrb	w1, [x23, x19]
  4057b0:	cmp	w1, w19
  4057b4:	ccmp	w19, #0x1, #0x4, eq  // eq = none
  4057b8:	b.eq	4057a0 <ferror@plt+0x4020>  // b.none
  4057bc:	cmp	w22, #0x5
  4057c0:	mov	x0, #0x0                   	// #0
  4057c4:	b.eq	405808 <ferror@plt+0x4088>  // b.none
  4057c8:	ldr	x1, [x28, x19, lsl #3]
  4057cc:	str	x1, [x25, w22, sxtw #3]
  4057d0:	add	w22, w22, #0x1
  4057d4:	bl	405648 <ferror@plt+0x3ec8>
  4057d8:	adds	x0, x0, x27
  4057dc:	mov	x27, x0
  4057e0:	b.cc	4057a0 <ferror@plt+0x4020>  // b.lo, b.ul, b.last
  4057e4:	mov	w0, #0x2                   	// #2
  4057e8:	ldp	x19, x20, [sp, #16]
  4057ec:	ldp	x21, x22, [sp, #32]
  4057f0:	ldp	x23, x24, [sp, #48]
  4057f4:	ldp	x25, x26, [sp, #64]
  4057f8:	ldp	x27, x28, [sp, #80]
  4057fc:	ldp	x29, x30, [sp], #144
  405800:	ret
  405804:	mov	x24, x27
  405808:	adrp	x19, 40d000 <ferror@plt+0xb880>
  40580c:	mov	x27, x24
  405810:	add	x19, x19, #0x88
  405814:	mov	x0, #0x1b                  	// #27
  405818:	mov	w22, #0x1                   	// #1
  40581c:	nop
  405820:	adds	x0, x0, x27
  405824:	b.cs	4057e4 <ferror@plt+0x4064>  // b.hs, b.nlast
  405828:	ldr	x1, [x20]
  40582c:	cmp	x1, x0
  405830:	b.cc	405934 <ferror@plt+0x41b4>  // b.lo, b.ul, b.last
  405834:	ldrb	w0, [x19]
  405838:	add	x23, sp, #0x68
  40583c:	mov	w2, #0x0                   	// #0
  405840:	ldr	x20, [x21]
  405844:	b	405850 <ferror@plt+0x40d0>
  405848:	add	x20, x20, #0x1
  40584c:	add	x19, x19, #0x1
  405850:	strb	w0, [x20]
  405854:	cbz	w0, 405898 <ferror@plt+0x4118>
  405858:	cmp	w0, #0x25
  40585c:	ldrb	w0, [x19, #1]
  405860:	b.ne	405848 <ferror@plt+0x40c8>  // b.any
  405864:	cmp	w0, #0x73
  405868:	ccmp	w22, w2, #0x4, eq  // eq = none
  40586c:	b.le	405848 <ferror@plt+0x40c8>
  405870:	ldr	x1, [x23, w2, sxtw #3]
  405874:	add	w21, w2, #0x1
  405878:	mov	x0, x20
  40587c:	add	x19, x19, #0x2
  405880:	bl	405648 <ferror@plt+0x3ec8>
  405884:	add	x20, x20, x0
  405888:	ldrb	w0, [x19]
  40588c:	mov	w2, w21
  405890:	strb	w0, [x20]
  405894:	cbnz	w0, 405858 <ferror@plt+0x40d8>
  405898:	mov	w0, #0x0                   	// #0
  40589c:	ldp	x19, x20, [sp, #16]
  4058a0:	ldp	x21, x22, [sp, #32]
  4058a4:	ldp	x23, x24, [sp, #48]
  4058a8:	ldp	x25, x26, [sp, #64]
  4058ac:	ldp	x27, x28, [sp, #80]
  4058b0:	ldp	x29, x30, [sp], #144
  4058b4:	ret
  4058b8:	mov	x27, x0
  4058bc:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4058c0:	mov	x0, #0xc                   	// #12
  4058c4:	add	x19, x19, #0x78
  4058c8:	mov	w22, #0x0                   	// #0
  4058cc:	b	405820 <ferror@plt+0x40a0>
  4058d0:	cmp	w22, #0x4
  4058d4:	b.eq	40599c <ferror@plt+0x421c>  // b.none
  4058d8:	b.gt	40591c <ferror@plt+0x419c>
  4058dc:	cmp	w22, #0x3
  4058e0:	b.eq	40598c <ferror@plt+0x420c>  // b.none
  4058e4:	cmp	w22, #0x4
  4058e8:	b.ne	4058fc <ferror@plt+0x417c>  // b.any
  4058ec:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4058f0:	mov	x0, #0xc                   	// #12
  4058f4:	add	x19, x19, #0x78
  4058f8:	b	405820 <ferror@plt+0x40a0>
  4058fc:	cmp	w22, #0x1
  405900:	b.eq	405804 <ferror@plt+0x4084>  // b.none
  405904:	cmp	w22, #0x2
  405908:	b.ne	4058ec <ferror@plt+0x416c>  // b.any
  40590c:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405910:	mov	x0, #0x29                  	// #41
  405914:	add	x19, x19, #0xe8
  405918:	b	405820 <ferror@plt+0x40a0>
  40591c:	cmp	w22, #0x5
  405920:	b.ne	4058ec <ferror@plt+0x416c>  // b.any
  405924:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405928:	mov	x0, #0x3b                  	// #59
  40592c:	add	x19, x19, #0xa8
  405930:	b	405820 <ferror@plt+0x40a0>
  405934:	cmp	x0, x0, lsl #1
  405938:	lsl	x27, x0, #1
  40593c:	b.ls	405968 <ferror@plt+0x41e8>  // b.plast
  405940:	mov	x1, #0xffffffffffffffff    	// #-1
  405944:	str	x1, [x20]
  405948:	mov	w0, #0x1                   	// #1
  40594c:	ldp	x19, x20, [sp, #16]
  405950:	ldp	x21, x22, [sp, #32]
  405954:	ldp	x23, x24, [sp, #48]
  405958:	ldp	x25, x26, [sp, #64]
  40595c:	ldp	x27, x28, [sp, #80]
  405960:	ldp	x29, x30, [sp], #144
  405964:	ret
  405968:	str	x27, [x20]
  40596c:	mov	w0, #0x1                   	// #1
  405970:	ldp	x19, x20, [sp, #16]
  405974:	ldp	x21, x22, [sp, #32]
  405978:	ldp	x23, x24, [sp, #48]
  40597c:	ldp	x25, x26, [sp, #64]
  405980:	ldp	x27, x28, [sp, #80]
  405984:	ldp	x29, x30, [sp], #144
  405988:	ret
  40598c:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405990:	mov	x0, #0x2f                  	// #47
  405994:	add	x19, x19, #0x118
  405998:	b	405820 <ferror@plt+0x40a0>
  40599c:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4059a0:	mov	x0, #0x35                  	// #53
  4059a4:	add	x19, x19, #0x148
  4059a8:	b	405820 <ferror@plt+0x40a0>
  4059ac:	nop
  4059b0:	sub	sp, sp, #0x60
  4059b4:	mov	x3, #0x80                  	// #128
  4059b8:	sub	sp, sp, #0x1a, lsl #12
  4059bc:	add	x2, sp, #0x108
  4059c0:	stp	x29, x30, [sp]
  4059c4:	mov	x29, sp
  4059c8:	stp	x25, x26, [sp, #64]
  4059cc:	adrp	x26, 432000 <ferror@plt+0x30880>
  4059d0:	str	x2, [sp, #184]
  4059d4:	stp	x2, x3, [sp, #248]
  4059d8:	ldr	x2, [x26, #3984]
  4059dc:	str	x0, [sp, #200]
  4059e0:	stp	x19, x20, [sp, #16]
  4059e4:	ldr	w0, [x2]
  4059e8:	stp	x21, x22, [sp, #32]
  4059ec:	stp	x23, x24, [sp, #48]
  4059f0:	stp	x27, x28, [sp, #80]
  4059f4:	str	x1, [sp, #144]
  4059f8:	cbnz	w0, 4062b8 <ferror@plt+0x4b38>
  4059fc:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405a00:	add	x27, x0, #0x628
  405a04:	add	x0, sp, #0x278
  405a08:	add	x1, sp, #0x408
  405a0c:	mov	x28, x0
  405a10:	mov	x19, x0
  405a14:	add	x0, sp, #0x409
  405a18:	stp	x1, x0, [sp, #208]
  405a1c:	mov	w0, #0xfffffffe            	// #-2
  405a20:	str	w0, [sp, #96]
  405a24:	add	x0, sp, #0x610
  405a28:	add	x20, sp, #0xa20
  405a2c:	add	x2, x27, #0x148
  405a30:	mov	w21, #0x0                   	// #0
  405a34:	mov	x25, #0x190                 	// #400
  405a38:	strh	w21, [x19]
  405a3c:	mov	x23, #0xc8                  	// #200
  405a40:	stp	x2, x20, [sp, #112]
  405a44:	str	x28, [sp, #128]
  405a48:	str	wzr, [sp, #136]
  405a4c:	str	x0, [sp, #192]
  405a50:	sub	x0, x25, #0x2
  405a54:	add	x0, x28, x0
  405a58:	cmp	x19, x0
  405a5c:	b.cc	405c1c <ferror@plt+0x449c>  // b.lo, b.ul, b.last
  405a60:	sub	x22, x19, x28
  405a64:	mov	x0, #0x270f                	// #9999
  405a68:	cmp	x23, x0
  405a6c:	asr	x20, x22, #1
  405a70:	add	x20, x20, #0x1
  405a74:	b.hi	405f10 <ferror@plt+0x4790>  // b.pmore
  405a78:	mov	x23, #0x2710                	// #10000
  405a7c:	cmp	x25, x23
  405a80:	csel	x23, x25, x23, ls  // ls = plast
  405a84:	add	x0, x23, x23, lsl #6
  405a88:	add	x0, x23, x0, lsl #2
  405a8c:	lsl	x0, x0, #1
  405a90:	add	x0, x0, #0x207
  405a94:	bl	4014b0 <malloc@plt>
  405a98:	cbz	x0, 405f10 <ferror@plt+0x4790>
  405a9c:	add	x2, x22, #0x2
  405aa0:	mov	x1, x28
  405aa4:	str	x0, [sp, #104]
  405aa8:	bl	4013f0 <memcpy@plt>
  405aac:	mov	x0, #0xfc1                 	// #4033
  405ab0:	lsl	x25, x23, #1
  405ab4:	movk	x0, #0xc0fc, lsl #16
  405ab8:	add	x24, x25, #0x207
  405abc:	movk	x0, #0xfc0f, lsl #32
  405ac0:	add	x20, x20, x20, lsl #6
  405ac4:	movk	x0, #0xfc0, lsl #48
  405ac8:	ldr	x4, [sp, #104]
  405acc:	umulh	x24, x24, x0
  405ad0:	ldr	x1, [sp, #120]
  405ad4:	lsl	x20, x20, #3
  405ad8:	lsr	x24, x24, #5
  405adc:	mov	x2, x20
  405ae0:	add	x24, x24, x24, lsl #6
  405ae4:	add	x24, x4, x24, lsl #3
  405ae8:	mov	x0, x24
  405aec:	bl	4013f0 <memcpy@plt>
  405af0:	ldr	x0, [sp, #128]
  405af4:	ldr	x4, [sp, #104]
  405af8:	cmp	x28, x0
  405afc:	b.eq	405b0c <ferror@plt+0x438c>  // b.none
  405b00:	mov	x0, x28
  405b04:	bl	401670 <free@plt>
  405b08:	ldr	x4, [sp, #104]
  405b0c:	sub	x0, x25, #0x2
  405b10:	ldr	x1, [x26, #3984]
  405b14:	add	x19, x4, x22
  405b18:	add	x22, x4, x0
  405b1c:	sub	x20, x20, #0x208
  405b20:	add	x20, x24, x20
  405b24:	ldr	w0, [x1]
  405b28:	cbnz	w0, 406078 <ferror@plt+0x48f8>
  405b2c:	cmp	x19, x22
  405b30:	b.cs	4069b4 <ferror@plt+0x5234>  // b.hs, b.nlast
  405b34:	mov	x28, x4
  405b38:	str	x24, [sp, #120]
  405b3c:	cmp	w21, #0x2
  405b40:	b.eq	406848 <ferror@plt+0x50c8>  // b.none
  405b44:	add	x0, x27, #0xe8
  405b48:	sxtw	x7, w21
  405b4c:	ldrsb	w24, [x0, w21, sxtw]
  405b50:	cmn	w24, #0x1f
  405b54:	mov	w22, w24
  405b58:	b.eq	405d90 <ferror@plt+0x4610>  // b.none
  405b5c:	ldr	x0, [x26, #3984]
  405b60:	ldr	w1, [sp, #96]
  405b64:	ldr	w0, [x0]
  405b68:	cmn	w1, #0x2
  405b6c:	b.eq	405d10 <ferror@plt+0x4590>  // b.none
  405b70:	ldr	w1, [sp, #96]
  405b74:	cmp	w1, #0x0
  405b78:	b.le	405cd0 <ferror@plt+0x4550>
  405b7c:	ldr	w2, [sp, #96]
  405b80:	mov	w4, #0x2                   	// #2
  405b84:	cmp	w2, #0x122
  405b88:	b.gt	405b94 <ferror@plt+0x4414>
  405b8c:	add	x1, x27, #0x1a0
  405b90:	ldrb	w4, [x1, w2, sxtw]
  405b94:	add	w22, w24, w4
  405b98:	cbnz	w0, 4061f0 <ferror@plt+0x4a70>
  405b9c:	cmp	w22, #0x55
  405ba0:	b.hi	405c4c <ferror@plt+0x44cc>  // b.pmore
  405ba4:	ldr	x0, [sp, #112]
  405ba8:	ldrb	w0, [x0, w22, sxtw]
  405bac:	cmp	w0, w4
  405bb0:	b.ne	405c4c <ferror@plt+0x44cc>  // b.any
  405bb4:	add	x0, x27, #0x2c8
  405bb8:	ldrb	w21, [x0, w22, sxtw]
  405bbc:	cbz	w21, 405e50 <ferror@plt+0x46d0>
  405bc0:	ldr	x0, [x26, #3984]
  405bc4:	ldr	w2, [sp, #136]
  405bc8:	ldr	w0, [x0]
  405bcc:	cmp	w2, #0x0
  405bd0:	cset	w1, ne  // ne = any
  405bd4:	sub	w1, w2, w1
  405bd8:	str	w1, [sp, #136]
  405bdc:	cbnz	w0, 4063d4 <ferror@plt+0x4c54>
  405be0:	ldr	x1, [sp, #192]
  405be4:	add	x0, x20, #0x208
  405be8:	mov	x20, x0
  405bec:	mov	x2, #0x208                 	// #520
  405bf0:	str	x19, [sp, #104]
  405bf4:	bl	4013f0 <memcpy@plt>
  405bf8:	mov	w0, #0xfffffffe            	// #-2
  405bfc:	str	w0, [sp, #96]
  405c00:	ldr	x0, [sp, #104]
  405c04:	add	x19, x0, #0x2
  405c08:	sub	x0, x25, #0x2
  405c0c:	strh	w21, [x19]
  405c10:	add	x0, x28, x0
  405c14:	cmp	x19, x0
  405c18:	b.cs	405a60 <ferror@plt+0x42e0>  // b.hs, b.nlast
  405c1c:	ldr	x0, [x26, #3984]
  405c20:	ldr	w0, [x0]
  405c24:	cbz	w0, 405b3c <ferror@plt+0x43bc>
  405c28:	adrp	x0, 432000 <ferror@plt+0x30880>
  405c2c:	mov	w3, w21
  405c30:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405c34:	mov	w1, #0x1                   	// #1
  405c38:	ldr	x0, [x0, #3992]
  405c3c:	add	x2, x2, #0x1b0
  405c40:	ldr	x0, [x0]
  405c44:	bl	401620 <__fprintf_chk@plt>
  405c48:	b	405b3c <ferror@plt+0x43bc>
  405c4c:	add	x0, x27, #0x320
  405c50:	ldrb	w21, [x0, x7]
  405c54:	cbz	w21, 405d34 <ferror@plt+0x45b4>
  405c58:	add	x0, x27, #0x380
  405c5c:	mov	w22, #0x1                   	// #1
  405c60:	mov	w1, #0x208                 	// #520
  405c64:	ldrb	w5, [x0, w21, sxtw]
  405c68:	sub	w22, w22, w5
  405c6c:	ubfiz	x0, x5, #6, #8
  405c70:	sub	x2, x19, w5, uxtb #1
  405c74:	add	x0, x0, w5, uxtb
  405c78:	str	x2, [sp, #104]
  405c7c:	smull	x22, w22, w1
  405c80:	sub	x0, x20, x0, lsl #3
  405c84:	str	x0, [sp, #168]
  405c88:	add	x0, sp, #0x818
  405c8c:	add	x1, x20, x22
  405c90:	mov	x2, #0x208                 	// #520
  405c94:	str	w5, [sp, #160]
  405c98:	str	x0, [sp, #176]
  405c9c:	bl	4013f0 <memcpy@plt>
  405ca0:	ldr	w0, [x20, x22]
  405ca4:	str	w0, [sp, #152]
  405ca8:	ldr	x0, [x26, #3984]
  405cac:	ldr	w5, [sp, #160]
  405cb0:	ldr	w0, [x0]
  405cb4:	cbnz	w0, 4060b4 <ferror@plt+0x4934>
  405cb8:	sub	w0, w21, #0xd
  405cbc:	cmp	w0, #0x25
  405cc0:	b.ls	405e38 <ferror@plt+0x46b8>  // b.plast
  405cc4:	add	x0, x27, #0x488
  405cc8:	ldrb	w19, [x0, w21, sxtw]
  405ccc:	b	406194 <ferror@plt+0x4a14>
  405cd0:	str	wzr, [sp, #96]
  405cd4:	mov	w4, #0x0                   	// #0
  405cd8:	cbz	w0, 405b9c <ferror@plt+0x441c>
  405cdc:	adrp	x3, 432000 <ferror@plt+0x30880>
  405ce0:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405ce4:	mov	x2, #0x15                  	// #21
  405ce8:	add	x0, x0, #0x1e0
  405cec:	ldr	x3, [x3, #3992]
  405cf0:	mov	x1, #0x1                   	// #1
  405cf4:	str	w4, [sp, #104]
  405cf8:	str	x7, [sp, #152]
  405cfc:	ldr	x3, [x3]
  405d00:	bl	4016c0 <fwrite@plt>
  405d04:	ldr	w4, [sp, #104]
  405d08:	ldr	x7, [sp, #152]
  405d0c:	b	405b9c <ferror@plt+0x441c>
  405d10:	cbnz	w0, 405e64 <ferror@plt+0x46e4>
  405d14:	ldp	x0, x1, [sp, #192]
  405d18:	str	x7, [sp, #104]
  405d1c:	bl	407e58 <ferror@plt+0x66d8>
  405d20:	str	w0, [sp, #96]
  405d24:	ldr	x1, [x26, #3984]
  405d28:	ldr	x7, [sp, #104]
  405d2c:	ldr	w0, [x1]
  405d30:	b	405b70 <ferror@plt+0x43f0>
  405d34:	ldr	w1, [sp, #96]
  405d38:	mov	w22, #0x2                   	// #2
  405d3c:	cmp	w1, #0x122
  405d40:	b.hi	405d4c <ferror@plt+0x45cc>  // b.pmore
  405d44:	add	x0, x27, #0x1a0
  405d48:	ldrb	w22, [x0, w1, sxtw]
  405d4c:	ldr	w0, [sp, #136]
  405d50:	cbz	w0, 405eb0 <ferror@plt+0x4730>
  405d54:	ldr	w0, [sp, #136]
  405d58:	cmp	w0, #0x3
  405d5c:	b.ne	405db0 <ferror@plt+0x4630>  // b.any
  405d60:	ldr	w0, [sp, #96]
  405d64:	cmp	w0, #0x0
  405d68:	b.le	4062dc <ferror@plt+0x4b5c>
  405d6c:	mov	w1, w22
  405d70:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405d74:	add	x0, x0, #0x2d8
  405d78:	str	x7, [sp, #104]
  405d7c:	bl	4054c0 <ferror@plt+0x3d40>
  405d80:	mov	w0, #0xfffffffe            	// #-2
  405d84:	str	w0, [sp, #96]
  405d88:	ldr	x7, [sp, #104]
  405d8c:	b	405db0 <ferror@plt+0x4630>
  405d90:	add	x0, x27, #0x320
  405d94:	ldrb	w21, [x0, w21, sxtw]
  405d98:	cbnz	w21, 405c58 <ferror@plt+0x44d8>
  405d9c:	ldr	w0, [sp, #96]
  405da0:	cmn	w0, #0x2
  405da4:	b.ne	405d34 <ferror@plt+0x45b4>  // b.any
  405da8:	ldr	w0, [sp, #136]
  405dac:	cbz	w0, 405eac <ferror@plt+0x472c>
  405db0:	add	x22, x27, #0x2c8
  405db4:	adrp	x21, 40d000 <ferror@plt+0xb880>
  405db8:	add	x21, x21, #0x2f0
  405dbc:	str	x25, [sp, #104]
  405dc0:	mov	x25, x23
  405dc4:	mov	x23, x22
  405dc8:	ldr	x22, [sp, #112]
  405dcc:	b	405ddc <ferror@plt+0x465c>
  405dd0:	add	x0, x27, #0xe8
  405dd4:	sxtw	x7, w24
  405dd8:	ldrsb	w24, [x0, w24, sxtw]
  405ddc:	cmn	w24, #0x1f
  405de0:	b.eq	405dfc <ferror@plt+0x467c>  // b.none
  405de4:	add	w24, w24, #0x1
  405de8:	cmp	w24, #0x55
  405dec:	b.hi	405dfc <ferror@plt+0x467c>  // b.pmore
  405df0:	ldrb	w3, [x22, w24, sxtw]
  405df4:	cmp	w3, #0x1
  405df8:	b.eq	405f5c <ferror@plt+0x47dc>  // b.none
  405dfc:	cmp	x19, x28
  405e00:	b.eq	405fa8 <ferror@plt+0x4828>  // b.none
  405e04:	add	x1, x27, #0x420
  405e08:	mov	x0, x21
  405e0c:	sub	x20, x20, #0x208
  405e10:	ldrb	w1, [x1, x7]
  405e14:	bl	4054c0 <ferror@plt+0x3d40>
  405e18:	ldrsh	w24, [x19, #-2]!
  405e1c:	ldr	x0, [x26, #3984]
  405e20:	ldr	w0, [x0]
  405e24:	cbz	w0, 405dd0 <ferror@plt+0x4650>
  405e28:	mov	x1, x19
  405e2c:	mov	x0, x28
  405e30:	bl	4053c8 <ferror@plt+0x3c48>
  405e34:	b	405dd0 <ferror@plt+0x4650>
  405e38:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405e3c:	add	x1, x1, #0x590
  405e40:	ldrh	w0, [x1, w0, uxtw #1]
  405e44:	adr	x1, 405e50 <ferror@plt+0x46d0>
  405e48:	add	x0, x1, w0, sxth #2
  405e4c:	br	x0
  405e50:	mov	w5, #0x0                   	// #0
  405e54:	mov	x22, #0x208                 	// #520
  405e58:	str	x19, [sp, #104]
  405e5c:	str	x20, [sp, #168]
  405e60:	b	405c88 <ferror@plt+0x4508>
  405e64:	adrp	x3, 432000 <ferror@plt+0x30880>
  405e68:	mov	x2, #0x11                  	// #17
  405e6c:	mov	x1, #0x1                   	// #1
  405e70:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405e74:	ldr	x3, [x3, #3992]
  405e78:	add	x0, x0, #0x1c8
  405e7c:	str	x7, [sp, #96]
  405e80:	ldr	x3, [x3]
  405e84:	bl	4016c0 <fwrite@plt>
  405e88:	ldp	x0, x1, [sp, #192]
  405e8c:	ldr	x7, [sp, #96]
  405e90:	str	x7, [sp, #104]
  405e94:	bl	407e58 <ferror@plt+0x66d8>
  405e98:	str	w0, [sp, #96]
  405e9c:	ldr	x1, [x26, #3984]
  405ea0:	ldr	x7, [sp, #104]
  405ea4:	ldr	w0, [x1]
  405ea8:	b	405b70 <ferror@plt+0x43f0>
  405eac:	ldr	w22, [sp, #96]
  405eb0:	add	x4, sp, #0x100
  405eb4:	add	x1, sp, #0xf8
  405eb8:	mov	x0, x4
  405ebc:	mov	w3, w22
  405ec0:	mov	x2, x19
  405ec4:	str	x4, [sp, #104]
  405ec8:	str	x1, [sp, #136]
  405ecc:	str	x7, [sp, #152]
  405ed0:	bl	4056f0 <ferror@plt+0x3f70>
  405ed4:	mov	w21, w0
  405ed8:	ldr	x4, [sp, #104]
  405edc:	ldr	x1, [sp, #136]
  405ee0:	ldr	x7, [sp, #152]
  405ee4:	cbz	w0, 406304 <ferror@plt+0x4b84>
  405ee8:	adrp	x6, 40d000 <ferror@plt+0xb880>
  405eec:	cmp	w0, #0x1
  405ef0:	add	x6, x6, #0x78
  405ef4:	b.eq	4067d0 <ferror@plt+0x5050>  // b.none
  405ef8:	ldr	x0, [sp, #144]
  405efc:	ldr	w0, [x0, #56]
  405f00:	cmp	w0, #0x2
  405f04:	b.gt	406318 <ferror@plt+0x4b98>
  405f08:	cmp	w21, #0x2
  405f0c:	b.ne	405db0 <ferror@plt+0x4630>  // b.any
  405f10:	ldr	x0, [sp, #144]
  405f14:	ldr	w0, [x0, #56]
  405f18:	cmp	w0, #0x2
  405f1c:	mov	w21, #0x2                   	// #2
  405f20:	b.le	405fac <ferror@plt+0x482c>
  405f24:	ldr	x0, [sp, #144]
  405f28:	adrp	x20, 40d000 <ferror@plt+0xb880>
  405f2c:	add	x4, x20, #0x628
  405f30:	adrp	x6, 40d000 <ferror@plt+0xb880>
  405f34:	add	x4, x4, #0x4f0
  405f38:	add	x6, x6, #0x300
  405f3c:	adrp	x5, 416000 <ferror@plt+0x14880>
  405f40:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405f44:	add	x5, x5, #0x108
  405f48:	add	x2, x2, #0x68
  405f4c:	mov	w3, #0x4b                  	// #75
  405f50:	mov	w1, #0x3                   	// #3
  405f54:	bl	401f50 <ferror@plt+0x7d0>
  405f58:	b	405fac <ferror@plt+0x482c>
  405f5c:	ldrb	w24, [x23, w24, sxtw]
  405f60:	cbz	w24, 405dfc <ferror@plt+0x467c>
  405f64:	ldr	x1, [sp, #192]
  405f68:	add	x20, x20, #0x208
  405f6c:	mov	x23, x25
  405f70:	mov	x0, x20
  405f74:	mov	x2, #0x208                 	// #520
  405f78:	str	w3, [sp, #136]
  405f7c:	ldr	x25, [sp, #104]
  405f80:	bl	4013f0 <memcpy@plt>
  405f84:	ldr	x0, [x26, #3984]
  405f88:	ldr	w3, [sp, #136]
  405f8c:	ldr	w0, [x0]
  405f90:	cbnz	w0, 406860 <ferror@plt+0x50e0>
  405f94:	mov	w0, #0x3                   	// #3
  405f98:	mov	w21, w24
  405f9c:	str	x19, [sp, #104]
  405fa0:	str	w0, [sp, #136]
  405fa4:	b	405c00 <ferror@plt+0x4480>
  405fa8:	mov	w21, #0x1                   	// #1
  405fac:	ldr	w0, [sp, #96]
  405fb0:	cmn	w0, #0x2
  405fb4:	b.eq	405fe8 <ferror@plt+0x4868>  // b.none
  405fb8:	ldr	w1, [sp, #96]
  405fbc:	cmp	w1, #0x122
  405fc0:	b.hi	4062ac <ferror@plt+0x4b2c>  // b.pmore
  405fc4:	adrp	x20, 40d000 <ferror@plt+0xb880>
  405fc8:	add	x0, x20, #0x628
  405fcc:	add	x0, x0, #0x1a0
  405fd0:	ldrb	w0, [x0, w1, sxtw]
  405fd4:	str	w0, [sp, #96]
  405fd8:	ldr	w1, [sp, #96]
  405fdc:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405fe0:	add	x0, x0, #0x318
  405fe4:	bl	4054c0 <ferror@plt+0x3d40>
  405fe8:	ldr	x0, [x26, #3984]
  405fec:	ldr	w0, [x0]
  405ff0:	cbnz	w0, 40629c <ferror@plt+0x4b1c>
  405ff4:	adrp	x20, 40d000 <ferror@plt+0xb880>
  405ff8:	add	x20, x20, #0x628
  405ffc:	adrp	x22, 40d000 <ferror@plt+0xb880>
  406000:	cmp	x19, x28
  406004:	add	x20, x20, #0x420
  406008:	add	x22, x22, #0x338
  40600c:	b.eq	406028 <ferror@plt+0x48a8>  // b.none
  406010:	ldrsh	w1, [x19], #-2
  406014:	mov	x0, x22
  406018:	ldrb	w1, [x20, w1, sxtw]
  40601c:	bl	4054c0 <ferror@plt+0x3d40>
  406020:	cmp	x28, x19
  406024:	b.ne	406010 <ferror@plt+0x4890>  // b.any
  406028:	ldr	x0, [sp, #128]
  40602c:	cmp	x28, x0
  406030:	b.eq	40603c <ferror@plt+0x48bc>  // b.none
  406034:	mov	x0, x28
  406038:	bl	401670 <free@plt>
  40603c:	ldr	x1, [sp, #184]
  406040:	ldr	x0, [sp, #248]
  406044:	cmp	x0, x1
  406048:	b.eq	406050 <ferror@plt+0x48d0>  // b.none
  40604c:	bl	401670 <free@plt>
  406050:	mov	w0, w21
  406054:	ldp	x29, x30, [sp]
  406058:	ldp	x19, x20, [sp, #16]
  40605c:	ldp	x21, x22, [sp, #32]
  406060:	ldp	x23, x24, [sp, #48]
  406064:	ldp	x25, x26, [sp, #64]
  406068:	ldp	x27, x28, [sp, #80]
  40606c:	add	sp, sp, #0x60
  406070:	add	sp, sp, #0x1a, lsl #12
  406074:	ret
  406078:	adrp	x0, 432000 <ferror@plt+0x30880>
  40607c:	mov	x3, x23
  406080:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406084:	mov	w1, #0x1                   	// #1
  406088:	ldr	x0, [x0, #3992]
  40608c:	add	x2, x2, #0x190
  406090:	str	x4, [sp, #104]
  406094:	ldr	x0, [x0]
  406098:	bl	401620 <__fprintf_chk@plt>
  40609c:	cmp	x19, x22
  4060a0:	ldr	x4, [sp, #104]
  4060a4:	b.cs	406a88 <ferror@plt+0x5308>  // b.hs, b.nlast
  4060a8:	mov	x28, x4
  4060ac:	str	x24, [sp, #120]
  4060b0:	b	405c1c <ferror@plt+0x449c>
  4060b4:	adrp	x22, 432000 <ferror@plt+0x30880>
  4060b8:	add	x0, x27, #0x3b8
  4060bc:	sub	w3, w21, #0x1
  4060c0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4060c4:	ldr	x22, [x22, #3992]
  4060c8:	add	x2, x2, #0x218
  4060cc:	ldrh	w4, [x0, w21, sxtw #1]
  4060d0:	mov	w1, #0x1                   	// #1
  4060d4:	str	w5, [sp, #160]
  4060d8:	ldr	x0, [x22]
  4060dc:	bl	401620 <__fprintf_chk@plt>
  4060e0:	ldr	w5, [sp, #160]
  4060e4:	cbz	w5, 406170 <ferror@plt+0x49f0>
  4060e8:	sub	w0, w5, #0x1
  4060ec:	sub	x1, x19, w5, sxtw #1
  4060f0:	add	x0, x0, #0x2
  4060f4:	mov	x19, #0x1                   	// #1
  4060f8:	add	x3, x27, #0x420
  4060fc:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406100:	add	x24, x2, #0x240
  406104:	str	x28, [sp, #160]
  406108:	mov	x28, x0
  40610c:	str	x20, [sp, #224]
  406110:	mov	x20, x19
  406114:	mov	x19, x1
  406118:	str	w21, [sp, #236]
  40611c:	mov	x21, x24
  406120:	mov	x24, x3
  406124:	nop
  406128:	ldr	x0, [x22]
  40612c:	mov	w3, w20
  406130:	mov	x2, x21
  406134:	mov	w1, #0x1                   	// #1
  406138:	bl	401620 <__fprintf_chk@plt>
  40613c:	ldrsh	w1, [x19, x20, lsl #1]
  406140:	add	x20, x20, #0x1
  406144:	ldr	x0, [x22]
  406148:	ldrb	w1, [x24, w1, sxtw]
  40614c:	bl	405468 <ferror@plt+0x3ce8>
  406150:	ldr	x1, [x22]
  406154:	mov	w0, #0xa                   	// #10
  406158:	bl	401460 <fputc@plt>
  40615c:	cmp	x28, x20
  406160:	b.ne	406128 <ferror@plt+0x49a8>  // b.any
  406164:	ldr	w21, [sp, #236]
  406168:	ldr	x28, [sp, #160]
  40616c:	ldr	x20, [sp, #224]
  406170:	sub	w0, w21, #0xd
  406174:	cmp	w0, #0x25
  406178:	b.ls	4062ec <ferror@plt+0x4b6c>  // b.plast
  40617c:	nop
  406180:	ldr	x20, [x26, #3984]
  406184:	add	x0, x27, #0x488
  406188:	ldr	w1, [x20]
  40618c:	ldrb	w19, [x0, w21, sxtw]
  406190:	cbnz	w1, 406248 <ferror@plt+0x4ac8>
  406194:	ldp	x0, x1, [sp, #168]
  406198:	sub	w19, w19, #0x24
  40619c:	ldr	w2, [sp, #152]
  4061a0:	str	w2, [sp, #2072]
  4061a4:	mov	x2, #0x208                 	// #520
  4061a8:	add	x20, x0, #0x208
  4061ac:	mov	x0, x20
  4061b0:	bl	4013f0 <memcpy@plt>
  4061b4:	ldr	x1, [sp, #104]
  4061b8:	add	x0, x27, #0x4c0
  4061bc:	ldrsh	w1, [x1]
  4061c0:	ldrsb	w0, [x0, w19, sxtw]
  4061c4:	add	w0, w0, w1
  4061c8:	cmp	w0, #0x55
  4061cc:	b.hi	4061e0 <ferror@plt+0x4a60>  // b.pmore
  4061d0:	ldr	x2, [sp, #112]
  4061d4:	ldrb	w2, [x2, w0, sxtw]
  4061d8:	cmp	w1, w2
  4061dc:	b.eq	4063c4 <ferror@plt+0x4c44>  // b.none
  4061e0:	add	x0, x27, #0x4d8
  4061e4:	ldrsb	w0, [x0, w19, sxtw]
  4061e8:	mov	w21, w0
  4061ec:	b	405c00 <ferror@plt+0x4480>
  4061f0:	adrp	x21, 432000 <ferror@plt+0x30880>
  4061f4:	mov	w1, #0x1                   	// #1
  4061f8:	adrp	x3, 40d000 <ferror@plt+0xb880>
  4061fc:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406200:	ldr	x21, [x21, #3992]
  406204:	add	x3, x3, #0x1f8
  406208:	add	x2, x2, #0x20
  40620c:	str	w4, [sp, #104]
  406210:	str	x7, [sp, #152]
  406214:	ldr	x0, [x21]
  406218:	bl	401620 <__fprintf_chk@plt>
  40621c:	ldr	w4, [sp, #104]
  406220:	ldr	x0, [x21]
  406224:	mov	w1, w4
  406228:	str	w4, [sp, #104]
  40622c:	bl	405468 <ferror@plt+0x3ce8>
  406230:	ldr	x1, [x21]
  406234:	mov	w0, #0xa                   	// #10
  406238:	bl	401460 <fputc@plt>
  40623c:	ldr	w4, [sp, #104]
  406240:	ldr	x7, [sp, #152]
  406244:	b	405b9c <ferror@plt+0x441c>
  406248:	adrp	x21, 432000 <ferror@plt+0x30880>
  40624c:	mov	w1, #0x1                   	// #1
  406250:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406254:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406258:	ldr	x21, [x21, #3992]
  40625c:	add	x3, x3, #0x2d0
  406260:	add	x2, x2, #0x20
  406264:	ldr	x0, [x21]
  406268:	bl	401620 <__fprintf_chk@plt>
  40626c:	ldr	x0, [x21]
  406270:	mov	w1, w19
  406274:	bl	405468 <ferror@plt+0x3ce8>
  406278:	ldr	x1, [x21]
  40627c:	mov	w0, #0xa                   	// #10
  406280:	bl	401460 <fputc@plt>
  406284:	ldr	w0, [x20]
  406288:	cbz	w0, 406194 <ferror@plt+0x4a14>
  40628c:	ldr	x1, [sp, #104]
  406290:	mov	x0, x28
  406294:	bl	4053c8 <ferror@plt+0x3c48>
  406298:	b	406194 <ferror@plt+0x4a14>
  40629c:	mov	x1, x19
  4062a0:	mov	x0, x28
  4062a4:	bl	4053c8 <ferror@plt+0x3c48>
  4062a8:	b	405ff4 <ferror@plt+0x4874>
  4062ac:	mov	w0, #0x2                   	// #2
  4062b0:	str	w0, [sp, #96]
  4062b4:	b	405fd8 <ferror@plt+0x4858>
  4062b8:	adrp	x3, 432000 <ferror@plt+0x30880>
  4062bc:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4062c0:	mov	x2, #0xf                   	// #15
  4062c4:	mov	x1, #0x1                   	// #1
  4062c8:	ldr	x3, [x3, #3992]
  4062cc:	add	x0, x0, #0x180
  4062d0:	ldr	x3, [x3]
  4062d4:	bl	4016c0 <fwrite@plt>
  4062d8:	b	4059fc <ferror@plt+0x427c>
  4062dc:	b.eq	406a80 <ferror@plt+0x5300>  // b.none
  4062e0:	mov	w0, #0xffffffff            	// #-1
  4062e4:	str	w0, [sp, #96]
  4062e8:	b	405db0 <ferror@plt+0x4630>
  4062ec:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4062f0:	add	x1, x1, #0x5dc
  4062f4:	ldrh	w0, [x1, w0, uxtw #1]
  4062f8:	adr	x1, 406304 <ferror@plt+0x4b84>
  4062fc:	add	x0, x1, w0, sxth #2
  406300:	br	x0
  406304:	ldr	x0, [sp, #144]
  406308:	ldr	x6, [sp, #248]
  40630c:	ldr	w0, [x0, #56]
  406310:	cmp	w0, #0x2
  406314:	b.le	405db0 <ferror@plt+0x4630>
  406318:	ldr	x0, [sp, #144]
  40631c:	add	x4, x27, #0x4f0
  406320:	adrp	x5, 416000 <ferror@plt+0x14880>
  406324:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406328:	add	x5, x5, #0x108
  40632c:	add	x2, x2, #0x68
  406330:	mov	w3, #0x4b                  	// #75
  406334:	mov	w1, #0x3                   	// #3
  406338:	str	x7, [sp, #104]
  40633c:	bl	401f50 <ferror@plt+0x7d0>
  406340:	ldr	x7, [sp, #104]
  406344:	b	405f08 <ferror@plt+0x4788>
  406348:	ldr	w0, [x20]
  40634c:	str	w0, [sp, #152]
  406350:	b	406180 <ferror@plt+0x4a00>
  406354:	sub	x0, x20, #0x800
  406358:	sub	x2, x20, #0x820
  40635c:	sub	x20, x20, #0x400
  406360:	ldr	x1, [sp, #208]
  406364:	ldr	w0, [x0, #488]
  406368:	ldr	w3, [x2]
  40636c:	ldr	w2, [x20, #504]
  406370:	str	w0, [sp, #1036]
  406374:	ldr	x0, [sp, #144]
  406378:	str	w3, [sp, #1032]
  40637c:	str	w2, [sp, #1040]
  406380:	bl	40b478 <ferror@plt+0x9cf8>
  406384:	cmn	w0, #0x1
  406388:	b.ne	406180 <ferror@plt+0x4a00>  // b.any
  40638c:	ldr	x0, [x26, #3984]
  406390:	ldr	w0, [x0]
  406394:	cbnz	w0, 406850 <ferror@plt+0x50d0>
  406398:	ldr	x19, [sp, #104]
  40639c:	add	x0, x27, #0xe8
  4063a0:	ldr	x20, [sp, #168]
  4063a4:	ldrsh	x7, [x19]
  4063a8:	ldrsb	w24, [x0, w7, sxtw]
  4063ac:	b	405db0 <ferror@plt+0x4630>
  4063b0:	ldr	w1, [x20]
  4063b4:	ldr	x0, [sp, #144]
  4063b8:	bl	409cb0 <ferror@plt+0x8530>
  4063bc:	str	w0, [sp, #152]
  4063c0:	b	406180 <ferror@plt+0x4a00>
  4063c4:	add	x1, x27, #0x2c8
  4063c8:	ldrb	w0, [x1, w0, sxtw]
  4063cc:	mov	w21, w0
  4063d0:	b	405c00 <ferror@plt+0x4480>
  4063d4:	adrp	x22, 432000 <ferror@plt+0x30880>
  4063d8:	mov	w1, #0x1                   	// #1
  4063dc:	adrp	x3, 40d000 <ferror@plt+0xb880>
  4063e0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4063e4:	ldr	x22, [x22, #3992]
  4063e8:	add	x3, x3, #0x208
  4063ec:	add	x2, x2, #0x20
  4063f0:	str	w4, [sp, #96]
  4063f4:	ldr	x0, [x22]
  4063f8:	bl	401620 <__fprintf_chk@plt>
  4063fc:	ldr	w4, [sp, #96]
  406400:	ldr	x0, [x22]
  406404:	mov	w1, w4
  406408:	bl	405468 <ferror@plt+0x3ce8>
  40640c:	ldr	x1, [x22]
  406410:	mov	w0, #0xa                   	// #10
  406414:	bl	401460 <fputc@plt>
  406418:	b	405be0 <ferror@plt+0x4460>
  40641c:	sub	x19, x20, #0x800
  406420:	ldr	w0, [x19, #488]
  406424:	asr	w1, w0, #8
  406428:	cmp	w1, #0x1
  40642c:	b.ne	4069cc <ferror@plt+0x524c>  // b.any
  406430:	strb	w0, [sp, #1032]
  406434:	sub	x1, x20, #0x200
  406438:	ldr	x0, [sp, #216]
  40643c:	mov	x2, #0x200                 	// #512
  406440:	bl	401710 <strncpy@plt>
  406444:	strb	wzr, [sp, #1544]
  406448:	ldr	x0, [sp, #144]
  40644c:	ldr	x1, [sp, #208]
  406450:	bl	40b5c0 <ferror@plt+0x9e40>
  406454:	cmn	w0, #0x1
  406458:	b.ne	406180 <ferror@plt+0x4a00>  // b.any
  40645c:	b	40638c <ferror@plt+0x4c0c>
  406460:	ldr	x0, [sp, #144]
  406464:	sub	x20, x20, #0x200
  406468:	mov	x1, x20
  40646c:	bl	4091d8 <ferror@plt+0x7a58>
  406470:	cbnz	w0, 406a34 <ferror@plt+0x52b4>
  406474:	ldr	x22, [sp, #144]
  406478:	ldp	w19, w0, [x22]
  40647c:	orr	w0, w0, #0x8
  406480:	str	w0, [x22, #4]
  406484:	tbz	w19, #4, 406180 <ferror@plt+0x4a00>
  406488:	adrp	x1, 40d000 <ferror@plt+0xb880>
  40648c:	mov	x0, x20
  406490:	add	x1, x1, #0x28
  406494:	bl	401560 <strcasecmp@plt>
  406498:	cbnz	w0, 406180 <ferror@plt+0x4a00>
  40649c:	eor	w19, w19, #0x10
  4064a0:	str	w19, [x22]
  4064a4:	b	406180 <ferror@plt+0x4a00>
  4064a8:	ldr	x0, [sp, #144]
  4064ac:	ldr	w2, [x20]
  4064b0:	ldr	x1, [sp, #208]
  4064b4:	str	w2, [sp, #1032]
  4064b8:	ldr	x0, [x0, #72]
  4064bc:	bl	40b178 <ferror@plt+0x99f8>
  4064c0:	b	406180 <ferror@plt+0x4a00>
  4064c4:	ldr	x1, [sp, #144]
  4064c8:	ldr	w0, [x1, #4]
  4064cc:	orr	w0, w0, #0x4
  4064d0:	str	w0, [x1, #4]
  4064d4:	b	406180 <ferror@plt+0x4a00>
  4064d8:	add	x0, sp, #0x188
  4064dc:	adrp	x1, 433000 <ferror@plt+0x31880>
  4064e0:	mov	x20, x0
  4064e4:	add	x1, x1, #0x1e0
  4064e8:	mov	x2, #0xf0                  	// #240
  4064ec:	bl	4013f0 <memcpy@plt>
  4064f0:	str	w21, [sp, #160]
  4064f4:	mov	x21, x20
  4064f8:	ldr	x22, [sp, #144]
  4064fc:	mov	w19, #0x0                   	// #0
  406500:	ldr	x24, [sp, #208]
  406504:	ldr	x20, [sp, #216]
  406508:	ldr	x1, [x21]
  40650c:	cbz	x1, 406538 <ferror@plt+0x4db8>
  406510:	mov	x2, #0x200                 	// #512
  406514:	mov	x0, x20
  406518:	strb	w19, [sp, #1032]
  40651c:	bl	401710 <strncpy@plt>
  406520:	mov	x1, x24
  406524:	mov	x0, x22
  406528:	strb	wzr, [sp, #1544]
  40652c:	bl	40b5c0 <ferror@plt+0x9e40>
  406530:	cmn	w0, #0x1
  406534:	b.eq	40638c <ferror@plt+0x4c0c>  // b.none
  406538:	add	w19, w19, #0x1
  40653c:	add	x21, x21, #0x8
  406540:	and	w19, w19, #0xff
  406544:	cmp	w19, #0x1e
  406548:	b.ne	406508 <ferror@plt+0x4d88>  // b.any
  40654c:	ldr	x1, [sp, #144]
  406550:	ldr	w21, [sp, #160]
  406554:	ldr	w0, [x1, #4]
  406558:	orr	w0, w0, #0x10
  40655c:	str	w0, [x1, #4]
  406560:	b	406180 <ferror@plt+0x4a00>
  406564:	ldr	x0, [sp, #144]
  406568:	sub	x1, x20, #0x200
  40656c:	bl	405530 <ferror@plt+0x3db0>
  406570:	cmn	w0, #0x1
  406574:	b.ne	406180 <ferror@plt+0x4a00>  // b.any
  406578:	b	40638c <ferror@plt+0x4c0c>
  40657c:	ldr	x1, [sp, #144]
  406580:	ldr	w0, [x1, #80]
  406584:	orr	w0, w0, #0x10
  406588:	str	w0, [x1, #80]
  40658c:	b	406180 <ferror@plt+0x4a00>
  406590:	ldr	x1, [sp, #144]
  406594:	ldr	w0, [x1, #80]
  406598:	orr	w0, w0, #0x20
  40659c:	str	w0, [x1, #80]
  4065a0:	b	406180 <ferror@plt+0x4a00>
  4065a4:	ldr	x1, [sp, #144]
  4065a8:	ldr	w0, [x1, #80]
  4065ac:	orr	w0, w0, #0x40
  4065b0:	str	w0, [x1, #80]
  4065b4:	b	406180 <ferror@plt+0x4a00>
  4065b8:	ldr	x1, [sp, #144]
  4065bc:	ldr	w0, [x1, #80]
  4065c0:	orr	w0, w0, #0x80
  4065c4:	str	w0, [x1, #80]
  4065c8:	b	406180 <ferror@plt+0x4a00>
  4065cc:	ldr	x1, [sp, #144]
  4065d0:	ldr	w0, [x1, #80]
  4065d4:	orr	w0, w0, #0x100
  4065d8:	str	w0, [x1, #80]
  4065dc:	b	406180 <ferror@plt+0x4a00>
  4065e0:	ldr	x1, [sp, #144]
  4065e4:	ldr	w0, [x1, #80]
  4065e8:	orr	w0, w0, #0x4
  4065ec:	str	w0, [x1, #80]
  4065f0:	b	406180 <ferror@plt+0x4a00>
  4065f4:	ldr	x1, [sp, #144]
  4065f8:	ldr	w0, [x1, #80]
  4065fc:	orr	w0, w0, #0x8
  406600:	str	w0, [x1, #80]
  406604:	b	406180 <ferror@plt+0x4a00>
  406608:	ldr	x1, [sp, #144]
  40660c:	ldr	w0, [x1, #80]
  406610:	orr	w0, w0, #0x2
  406614:	str	w0, [x1, #80]
  406618:	b	406180 <ferror@plt+0x4a00>
  40661c:	ldr	x0, [sp, #144]
  406620:	mov	x1, #0x0                   	// #0
  406624:	bl	405530 <ferror@plt+0x3db0>
  406628:	cmn	w0, #0x1
  40662c:	b.ne	406180 <ferror@plt+0x4a00>  // b.any
  406630:	b	40638c <ferror@plt+0x4c0c>
  406634:	ldr	x1, [sp, #144]
  406638:	ldr	w0, [x1, #4]
  40663c:	orr	w0, w0, #0x2
  406640:	str	w0, [x1, #4]
  406644:	b	406180 <ferror@plt+0x4a00>
  406648:	sub	x0, x20, #0x410
  40664c:	ldr	w1, [x20]
  406650:	ldr	w19, [x0]
  406654:	cmp	w1, w19
  406658:	b.lt	406180 <ferror@plt+0x4a00>  // b.tstop
  40665c:	ldr	x22, [sp, #144]
  406660:	b	406674 <ferror@plt+0x4ef4>
  406664:	ldr	w0, [x20]
  406668:	add	w19, w19, #0x1
  40666c:	cmp	w0, w19
  406670:	b.lt	406180 <ferror@plt+0x4a00>  // b.tstop
  406674:	mov	w1, w19
  406678:	mov	x0, x22
  40667c:	bl	403ee0 <ferror@plt+0x2760>
  406680:	cmn	w0, #0x1
  406684:	b.ne	406664 <ferror@plt+0x4ee4>  // b.any
  406688:	b	40638c <ferror@plt+0x4c0c>
  40668c:	ldr	w1, [x20]
  406690:	ldr	x0, [sp, #144]
  406694:	bl	403ee0 <ferror@plt+0x2760>
  406698:	cmn	w0, #0x1
  40669c:	b.ne	406180 <ferror@plt+0x4a00>  // b.any
  4066a0:	b	40638c <ferror@plt+0x4c0c>
  4066a4:	ldr	x0, [sp, #144]
  4066a8:	mov	w2, #0xffffffff            	// #-1
  4066ac:	ldr	w1, [x20]
  4066b0:	eor	w1, w1, #0xf000
  4066b4:	bl	409b98 <ferror@plt+0x8418>
  4066b8:	str	w0, [sp, #152]
  4066bc:	b	406180 <ferror@plt+0x4a00>
  4066c0:	ldr	x0, [sp, #144]
  4066c4:	ldr	x0, [x0, #72]
  4066c8:	ldr	x1, [x0, #16]
  4066cc:	cmp	x1, #0x1
  4066d0:	b.eq	406a94 <ferror@plt+0x5314>  // b.none
  4066d4:	ldr	x1, [sp, #144]
  4066d8:	ldr	w0, [x1, #4]
  4066dc:	tbnz	w0, #1, 4068b4 <ferror@plt+0x5134>
  4066e0:	ldr	x0, [x1, #72]
  4066e4:	sub	x19, x20, #0x800
  4066e8:	mov	x20, #0x0                   	// #0
  4066ec:	ldr	x1, [x0, #16]
  4066f0:	cmp	x1, #0x0
  4066f4:	b.le	406180 <ferror@plt+0x4a00>
  4066f8:	ldr	x22, [sp, #144]
  4066fc:	b	406714 <ferror@plt+0x4f94>
  406700:	ldr	x0, [x22, #72]
  406704:	add	x20, x20, #0x1
  406708:	ldr	x1, [x0, #16]
  40670c:	cmp	x1, x20
  406710:	b.le	406180 <ferror@plt+0x4a00>
  406714:	mov	x1, x20
  406718:	bl	40b010 <ferror@plt+0x9890>
  40671c:	mov	x3, x0
  406720:	ldr	w2, [x19, #488]
  406724:	mov	w1, w20
  406728:	mov	x0, x22
  40672c:	ldr	w3, [x3]
  406730:	bl	4041d8 <ferror@plt+0x2a58>
  406734:	tbz	w0, #31, 406700 <ferror@plt+0x4f80>
  406738:	b	40638c <ferror@plt+0x4c0c>
  40673c:	ldr	x19, [sp, #144]
  406740:	sub	x3, x20, #0x400
  406744:	sub	x20, x20, #0x800
  406748:	ldr	w1, [x19, #80]
  40674c:	ldr	w3, [x3, #504]
  406750:	mov	x0, x19
  406754:	ldr	w2, [x20, #488]
  406758:	bl	4041d8 <ferror@plt+0x2a58>
  40675c:	tbnz	w0, #31, 40638c <ferror@plt+0x4c0c>
  406760:	str	wzr, [x19, #80]
  406764:	b	406180 <ferror@plt+0x4a00>
  406768:	ldr	x0, [sp, #144]
  40676c:	ldr	w1, [x20]
  406770:	eor	w1, w1, #0xf000
  406774:	bl	409cb0 <ferror@plt+0x8530>
  406778:	str	w0, [sp, #152]
  40677c:	b	406180 <ferror@plt+0x4a00>
  406780:	ldr	w0, [x20]
  406784:	eor	w0, w0, #0xf000
  406788:	str	w0, [sp, #152]
  40678c:	b	406180 <ferror@plt+0x4a00>
  406790:	ldr	w1, [x20]
  406794:	mov	w2, #0xffffffff            	// #-1
  406798:	ldr	x0, [sp, #144]
  40679c:	bl	409b98 <ferror@plt+0x8418>
  4067a0:	str	w0, [sp, #152]
  4067a4:	b	406180 <ferror@plt+0x4a00>
  4067a8:	sub	x3, x20, #0x400
  4067ac:	mov	w1, #0x0                   	// #0
  4067b0:	sub	x20, x20, #0x800
  4067b4:	ldr	x19, [sp, #144]
  4067b8:	b	40674c <ferror@plt+0x4fcc>
  4067bc:	ldr	x1, [sp, #144]
  4067c0:	ldr	w0, [x1, #80]
  4067c4:	orr	w0, w0, #0x1
  4067c8:	str	w0, [x1, #80]
  4067cc:	b	406180 <ferror@plt+0x4a00>
  4067d0:	ldr	x2, [sp, #184]
  4067d4:	ldr	x0, [sp, #248]
  4067d8:	cmp	x0, x2
  4067dc:	b.eq	4067fc <ferror@plt+0x507c>  // b.none
  4067e0:	str	x7, [sp, #104]
  4067e4:	str	x1, [sp, #136]
  4067e8:	str	x4, [sp, #152]
  4067ec:	bl	401670 <free@plt>
  4067f0:	ldr	x7, [sp, #104]
  4067f4:	ldr	x1, [sp, #136]
  4067f8:	ldr	x4, [sp, #152]
  4067fc:	str	x7, [sp, #104]
  406800:	ldr	x0, [sp, #256]
  406804:	str	x1, [sp, #136]
  406808:	str	x4, [sp, #152]
  40680c:	bl	4014b0 <malloc@plt>
  406810:	str	x0, [sp, #248]
  406814:	ldr	x7, [sp, #104]
  406818:	ldr	x1, [sp, #136]
  40681c:	ldr	x4, [sp, #152]
  406820:	cbz	x0, 406b0c <ferror@plt+0x538c>
  406824:	mov	w3, w22
  406828:	mov	x0, x4
  40682c:	mov	x2, x19
  406830:	str	x7, [sp, #104]
  406834:	bl	4056f0 <ferror@plt+0x3f70>
  406838:	mov	w21, w0
  40683c:	ldr	x7, [sp, #104]
  406840:	ldr	x6, [sp, #248]
  406844:	b	405ef8 <ferror@plt+0x4778>
  406848:	mov	w21, #0x0                   	// #0
  40684c:	b	405fac <ferror@plt+0x482c>
  406850:	ldr	x1, [sp, #104]
  406854:	mov	x0, x28
  406858:	bl	4053c8 <ferror@plt+0x3c48>
  40685c:	b	406398 <ferror@plt+0x4c18>
  406860:	adrp	x22, 432000 <ferror@plt+0x30880>
  406864:	mov	w4, #0x3                   	// #3
  406868:	mov	w1, w3
  40686c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406870:	ldr	x22, [x22, #3992]
  406874:	add	x2, x2, #0x20
  406878:	adrp	x3, 40d000 <ferror@plt+0xb880>
  40687c:	add	x3, x3, #0x208
  406880:	str	x19, [sp, #104]
  406884:	mov	w21, w24
  406888:	ldr	x0, [x22]
  40688c:	str	w4, [sp, #136]
  406890:	bl	401620 <__fprintf_chk@plt>
  406894:	add	x1, x27, #0x420
  406898:	ldr	x0, [x22]
  40689c:	ldrb	w1, [x1, w24, sxtw]
  4068a0:	bl	405468 <ferror@plt+0x3ce8>
  4068a4:	ldr	x1, [x22]
  4068a8:	mov	w0, #0xa                   	// #10
  4068ac:	bl	401460 <fputc@plt>
  4068b0:	b	405c00 <ferror@plt+0x4480>
  4068b4:	ldr	x24, [sp, #144]
  4068b8:	ldr	x0, [x24, #8]
  4068bc:	ldr	x0, [x0, #24]
  4068c0:	cmp	x0, #0x0
  4068c4:	b.le	406b04 <ferror@plt+0x5384>
  4068c8:	sub	x20, x20, #0x800
  4068cc:	mov	x22, #0x0                   	// #0
  4068d0:	mov	w19, #0x0                   	// #0
  4068d4:	str	w21, [sp, #160]
  4068d8:	mov	w1, w22
  4068dc:	mov	x0, x24
  4068e0:	mov	w21, w22
  4068e4:	bl	403e28 <ferror@plt+0x26a8>
  4068e8:	cbz	w0, 406928 <ferror@plt+0x51a8>
  4068ec:	ldr	x0, [x24, #72]
  4068f0:	cmp	w19, #0x0
  4068f4:	ldr	x1, [x0, #16]
  4068f8:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  4068fc:	b.eq	406924 <ferror@plt+0x51a4>  // b.none
  406900:	cmp	x1, w19, sxtw
  406904:	mov	w3, #0x200                 	// #512
  406908:	sxtw	x1, w19
  40690c:	b.gt	4069a8 <ferror@plt+0x5228>
  406910:	ldr	w2, [x20, #488]
  406914:	mov	w1, w21
  406918:	mov	x0, x24
  40691c:	bl	4041d8 <ferror@plt+0x2a58>
  406920:	tbnz	w0, #31, 40638c <ferror@plt+0x4c0c>
  406924:	add	w19, w19, #0x1
  406928:	ldr	x0, [x24, #8]
  40692c:	add	x22, x22, #0x1
  406930:	ldr	x0, [x0, #24]
  406934:	cmp	x0, x22
  406938:	b.gt	4068d8 <ferror@plt+0x5158>
  40693c:	ldr	w21, [sp, #160]
  406940:	ldr	x0, [sp, #144]
  406944:	ldr	x0, [x0, #72]
  406948:	ldr	x0, [x0, #16]
  40694c:	cmp	x0, w19, sxtw
  406950:	b.le	406180 <ferror@plt+0x4a00>
  406954:	ldr	x0, [sp, #144]
  406958:	ldr	w0, [x0, #56]
  40695c:	cmp	w0, #0x2
  406960:	b.le	40638c <ferror@plt+0x4c0c>
  406964:	mov	w2, #0x5                   	// #5
  406968:	adrp	x1, 40d000 <ferror@plt+0xb880>
  40696c:	mov	x0, #0x0                   	// #0
  406970:	add	x1, x1, #0x2a8
  406974:	bl	401700 <dcgettext@plt>
  406978:	mov	x5, x0
  40697c:	ldr	x7, [sp, #144]
  406980:	add	x4, x27, #0x480
  406984:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406988:	mov	w3, #0x159                 	// #345
  40698c:	add	x2, x2, #0x68
  406990:	mov	x0, x7
  406994:	ldr	x1, [x7, #72]
  406998:	ldr	x6, [x1, #16]
  40699c:	mov	w1, #0x3                   	// #3
  4069a0:	bl	401f50 <ferror@plt+0x7d0>
  4069a4:	b	40638c <ferror@plt+0x4c0c>
  4069a8:	bl	40b010 <ferror@plt+0x9890>
  4069ac:	ldr	w3, [x0]
  4069b0:	b	406910 <ferror@plt+0x5190>
  4069b4:	ldr	w0, [sp, #96]
  4069b8:	mov	x28, x4
  4069bc:	mov	w21, #0x1                   	// #1
  4069c0:	cmn	w0, #0x2
  4069c4:	b.ne	405fb8 <ferror@plt+0x4838>  // b.any
  4069c8:	b	405ff4 <ferror@plt+0x4874>
  4069cc:	ldr	x0, [sp, #144]
  4069d0:	ldr	w0, [x0, #56]
  4069d4:	cmp	w0, #0x2
  4069d8:	b.le	40638c <ferror@plt+0x4c0c>
  4069dc:	mov	w2, #0x5                   	// #5
  4069e0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4069e4:	mov	x0, #0x0                   	// #0
  4069e8:	add	x1, x1, #0x280
  4069ec:	bl	401700 <dcgettext@plt>
  4069f0:	ldr	w1, [x19, #488]
  4069f4:	mov	x19, x0
  4069f8:	ldr	x20, [sp, #144]
  4069fc:	and	w2, w1, #0xff
  406a00:	asr	w1, w1, #8
  406a04:	mov	x0, x20
  406a08:	bl	409300 <ferror@plt+0x7b80>
  406a0c:	mov	x5, x19
  406a10:	mov	x6, x0
  406a14:	add	x4, x27, #0x480
  406a18:	mov	x0, x20
  406a1c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406a20:	mov	w3, #0x102                 	// #258
  406a24:	add	x2, x2, #0x68
  406a28:	mov	w1, #0x3                   	// #3
  406a2c:	bl	401f50 <ferror@plt+0x7d0>
  406a30:	b	40638c <ferror@plt+0x4c0c>
  406a34:	ldr	x0, [sp, #144]
  406a38:	ldr	w0, [x0, #56]
  406a3c:	cmp	w0, #0x2
  406a40:	b.le	40638c <ferror@plt+0x4c0c>
  406a44:	mov	w2, #0x5                   	// #5
  406a48:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406a4c:	mov	x0, #0x0                   	// #0
  406a50:	add	x1, x1, #0x250
  406a54:	bl	401700 <dcgettext@plt>
  406a58:	mov	x5, x0
  406a5c:	ldr	x0, [sp, #144]
  406a60:	mov	x6, x20
  406a64:	add	x4, x27, #0x480
  406a68:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406a6c:	mov	w3, #0xc2                  	// #194
  406a70:	add	x2, x2, #0x68
  406a74:	mov	w1, #0x3                   	// #3
  406a78:	bl	401f50 <ferror@plt+0x7d0>
  406a7c:	b	40638c <ferror@plt+0x4c0c>
  406a80:	mov	w21, #0x1                   	// #1
  406a84:	b	405fd8 <ferror@plt+0x4858>
  406a88:	mov	x28, x4
  406a8c:	mov	w21, #0x1                   	// #1
  406a90:	b	405fac <ferror@plt+0x482c>
  406a94:	ldr	x24, [sp, #144]
  406a98:	sub	x19, x20, #0x800
  406a9c:	strb	w1, [sp, #1032]
  406aa0:	mov	x22, #0x0                   	// #0
  406aa4:	ldr	x2, [sp, #208]
  406aa8:	ldrsw	x1, [x19, #488]
  406aac:	ldr	x0, [x24, #64]
  406ab0:	bl	40b0a0 <ferror@plt+0x9920>
  406ab4:	ldr	x0, [x24, #8]
  406ab8:	ldr	x0, [x0, #24]
  406abc:	cmp	x0, #0x0
  406ac0:	b.gt	406adc <ferror@plt+0x535c>
  406ac4:	b	4066d4 <ferror@plt+0x4f54>
  406ac8:	ldr	x0, [x24, #8]
  406acc:	add	x22, x22, #0x1
  406ad0:	ldr	x0, [x0, #24]
  406ad4:	cmp	x0, x22
  406ad8:	b.le	4066d4 <ferror@plt+0x4f54>
  406adc:	mov	w1, w22
  406ae0:	mov	x0, x24
  406ae4:	bl	403e28 <ferror@plt+0x26a8>
  406ae8:	cbz	w0, 406ac8 <ferror@plt+0x5348>
  406aec:	ldr	w2, [x19, #488]
  406af0:	mov	w1, w22
  406af4:	mov	x0, x24
  406af8:	bl	4040b8 <ferror@plt+0x2938>
  406afc:	tbz	w0, #31, 406ac8 <ferror@plt+0x5348>
  406b00:	b	40638c <ferror@plt+0x4c0c>
  406b04:	mov	w19, #0x0                   	// #0
  406b08:	b	406940 <ferror@plt+0x51c0>
  406b0c:	mov	x0, #0x80                  	// #128
  406b10:	ldr	x1, [sp, #184]
  406b14:	stp	x1, x0, [sp, #248]
  406b18:	ldr	x0, [sp, #144]
  406b1c:	ldr	w0, [x0, #56]
  406b20:	cmp	w0, #0x2
  406b24:	b.le	405f18 <ferror@plt+0x4798>
  406b28:	adrp	x6, 40d000 <ferror@plt+0xb880>
  406b2c:	mov	w21, #0x2                   	// #2
  406b30:	add	x6, x6, #0x78
  406b34:	b	406318 <ferror@plt+0x4b98>
  406b38:	stp	x29, x30, [sp, #-64]!
  406b3c:	mov	x29, sp
  406b40:	stp	x19, x20, [sp, #16]
  406b44:	mov	x19, x0
  406b48:	mov	x20, x1
  406b4c:	str	wzr, [x0, #80]
  406b50:	add	x1, sp, #0x38
  406b54:	bl	4075e8 <ferror@plt+0x5e68>
  406b58:	ldr	w0, [x19, #56]
  406b5c:	cmp	w0, #0x5
  406b60:	b.gt	406bb8 <ferror@plt+0x5438>
  406b64:	ldr	x2, [sp, #56]
  406b68:	mov	x1, x20
  406b6c:	mov	x0, x19
  406b70:	bl	407b58 <ferror@plt+0x63d8>
  406b74:	mov	w20, w0
  406b78:	cmn	w0, #0x1
  406b7c:	b.eq	406b94 <ferror@plt+0x5414>  // b.none
  406b80:	ldr	x0, [sp, #56]
  406b84:	mov	x1, x19
  406b88:	bl	4059b0 <ferror@plt+0x4230>
  406b8c:	cmp	w0, #0x0
  406b90:	csetm	w20, ne  // ne = any
  406b94:	ldr	x1, [sp, #56]
  406b98:	mov	x0, x19
  406b9c:	bl	407de0 <ferror@plt+0x6660>
  406ba0:	ldr	x0, [sp, #56]
  406ba4:	bl	408f58 <ferror@plt+0x77d8>
  406ba8:	mov	w0, w20
  406bac:	ldp	x19, x20, [sp, #16]
  406bb0:	ldp	x29, x30, [sp], #64
  406bb4:	ret
  406bb8:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406bbc:	add	x1, x1, #0x350
  406bc0:	mov	w2, #0x5                   	// #5
  406bc4:	mov	x0, #0x0                   	// #0
  406bc8:	str	x21, [sp, #32]
  406bcc:	bl	401700 <dcgettext@plt>
  406bd0:	mov	x21, x0
  406bd4:	mov	x0, x20
  406bd8:	bl	40a8a0 <ferror@plt+0x9120>
  406bdc:	mov	x6, x0
  406be0:	adrp	x4, 40d000 <ferror@plt+0xb880>
  406be4:	add	x4, x4, #0x628
  406be8:	mov	x5, x21
  406bec:	add	x4, x4, #0x4f8
  406bf0:	mov	x0, x19
  406bf4:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406bf8:	mov	w3, #0x19f                 	// #415
  406bfc:	add	x2, x2, #0x68
  406c00:	mov	w1, #0x6                   	// #6
  406c04:	bl	401f50 <ferror@plt+0x7d0>
  406c08:	ldr	x21, [sp, #32]
  406c0c:	b	406b64 <ferror@plt+0x53e4>
  406c10:	mov	x11, x0
  406c14:	ldr	w0, [x0, #76]
  406c18:	ldr	x14, [x11, #64]
  406c1c:	ldr	x9, [x11, #128]
  406c20:	cmp	x9, x14
  406c24:	b.cs	406cd0 <ferror@plt+0x5550>  // b.hs, b.nlast
  406c28:	adrp	x13, 40d000 <ferror@plt+0xb880>
  406c2c:	adrp	x12, 40f000 <ferror@plt+0xd880>
  406c30:	add	x13, x13, #0xff8
  406c34:	add	x12, x12, #0xf8
  406c38:	add	x10, x12, #0x238
  406c3c:	add	x15, x13, #0x100
  406c40:	add	x7, x13, #0x4f0
  406c44:	add	x6, x13, #0x900
  406c48:	add	x8, x13, #0xf28
  406c4c:	add	x12, x12, #0x278
  406c50:	ldrb	w1, [x9]
  406c54:	cbz	w1, 406cd4 <ferror@plt+0x5554>
  406c58:	ldrb	w2, [x13, w1, sxtw]
  406c5c:	mov	w4, w2
  406c60:	ldrsh	w1, [x15, w0, sxtw #1]
  406c64:	sxtw	x3, w0
  406c68:	cbz	w1, 406c74 <ferror@plt+0x54f4>
  406c6c:	str	w0, [x11, #104]
  406c70:	str	x9, [x11, #112]
  406c74:	ldrsh	w1, [x7, x3, lsl #1]
  406c78:	add	w1, w1, w4
  406c7c:	sxtw	x5, w1
  406c80:	ldrsh	w1, [x6, w1, sxtw #1]
  406c84:	cmp	w1, w0
  406c88:	b.eq	406cc0 <ferror@plt+0x5540>  // b.none
  406c8c:	nop
  406c90:	ldrsh	w0, [x8, x3, lsl #1]
  406c94:	cmp	w0, #0x1f7
  406c98:	b.le	406ca0 <ferror@plt+0x5520>
  406c9c:	ldrb	w2, [x10, w4, sxtw]
  406ca0:	ldrsh	w1, [x7, w0, sxtw #1]
  406ca4:	sxtw	x3, w0
  406ca8:	mov	w4, w2
  406cac:	add	w1, w1, w2
  406cb0:	sxtw	x5, w1
  406cb4:	ldrsh	w1, [x6, w1, sxtw #1]
  406cb8:	cmp	w1, w0
  406cbc:	b.ne	406c90 <ferror@plt+0x5510>  // b.any
  406cc0:	add	x9, x9, #0x1
  406cc4:	ldrsh	w0, [x12, x5, lsl #1]
  406cc8:	cmp	x9, x14
  406ccc:	b.ne	406c50 <ferror@plt+0x54d0>  // b.any
  406cd0:	ret
  406cd4:	mov	w4, #0x1                   	// #1
  406cd8:	mov	w2, w4
  406cdc:	b	406c60 <ferror@plt+0x54e0>
  406ce0:	stp	x29, x30, [sp, #-64]!
  406ce4:	mov	x29, sp
  406ce8:	stp	x19, x20, [sp, #16]
  406cec:	mov	x20, x2
  406cf0:	stp	x21, x22, [sp, #32]
  406cf4:	mov	w21, w3
  406cf8:	mov	x22, x0
  406cfc:	stp	x23, x24, [sp, #48]
  406d00:	mov	x23, x1
  406d04:	mov	x24, x4
  406d08:	bl	401730 <__errno_location@plt>
  406d0c:	mov	x19, x0
  406d10:	mov	w2, w21
  406d14:	mov	x0, x20
  406d18:	mov	x1, #0x0                   	// #0
  406d1c:	str	wzr, [x19]
  406d20:	bl	401650 <strtol@plt>
  406d24:	ldr	w19, [x19]
  406d28:	cbnz	w19, 406d58 <ferror@plt+0x55d8>
  406d2c:	tbnz	x0, #63, 406e04 <ferror@plt+0x5684>
  406d30:	mov	x20, #0x7fffffff            	// #2147483647
  406d34:	cmp	x0, x20
  406d38:	b.gt	406dac <ferror@plt+0x562c>
  406d3c:	str	w0, [x24]
  406d40:	mov	w0, w19
  406d44:	ldp	x19, x20, [sp, #16]
  406d48:	ldp	x21, x22, [sp, #32]
  406d4c:	ldp	x23, x24, [sp, #48]
  406d50:	ldp	x29, x30, [sp], #64
  406d54:	ret
  406d58:	ldr	w0, [x22, #56]
  406d5c:	mov	w19, #0xffffffff            	// #-1
  406d60:	cmp	w0, #0x2
  406d64:	b.le	406d40 <ferror@plt+0x55c0>
  406d68:	mov	w2, #0x5                   	// #5
  406d6c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406d70:	mov	x0, #0x0                   	// #0
  406d74:	add	x1, x1, #0xb30
  406d78:	bl	401700 <dcgettext@plt>
  406d7c:	mov	x5, x0
  406d80:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406d84:	add	x4, x4, #0xf8
  406d88:	mov	x6, x23
  406d8c:	mov	x0, x22
  406d90:	add	x4, x4, #0x8a0
  406d94:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406d98:	mov	w3, #0x116                 	// #278
  406d9c:	add	x2, x2, #0xb50
  406da0:	mov	w1, #0x3                   	// #3
  406da4:	bl	401f50 <ferror@plt+0x7d0>
  406da8:	b	406d40 <ferror@plt+0x55c0>
  406dac:	ldr	w0, [x22, #56]
  406db0:	mov	w19, #0xffffffff            	// #-1
  406db4:	cmp	w0, #0x2
  406db8:	b.le	406d40 <ferror@plt+0x55c0>
  406dbc:	mov	w2, #0x5                   	// #5
  406dc0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406dc4:	mov	x0, #0x0                   	// #0
  406dc8:	add	x1, x1, #0xb88
  406dcc:	bl	401700 <dcgettext@plt>
  406dd0:	mov	x5, x0
  406dd4:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406dd8:	add	x4, x4, #0xf8
  406ddc:	mov	x7, x23
  406de0:	mov	w6, w20
  406de4:	mov	x0, x22
  406de8:	add	x4, x4, #0x8a0
  406dec:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406df0:	mov	w3, #0x120                 	// #288
  406df4:	add	x2, x2, #0xb50
  406df8:	mov	w1, #0x3                   	// #3
  406dfc:	bl	401f50 <ferror@plt+0x7d0>
  406e00:	b	406d40 <ferror@plt+0x55c0>
  406e04:	ldr	w0, [x22, #56]
  406e08:	mov	w19, #0xffffffff            	// #-1
  406e0c:	cmp	w0, #0x2
  406e10:	b.le	406d40 <ferror@plt+0x55c0>
  406e14:	mov	w2, #0x5                   	// #5
  406e18:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406e1c:	mov	x0, #0x0                   	// #0
  406e20:	add	x1, x1, #0xb60
  406e24:	bl	401700 <dcgettext@plt>
  406e28:	mov	x5, x0
  406e2c:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406e30:	add	x4, x4, #0xf8
  406e34:	mov	x6, x23
  406e38:	mov	x0, x22
  406e3c:	add	x4, x4, #0x8a0
  406e40:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406e44:	mov	w3, #0x11b                 	// #283
  406e48:	add	x2, x2, #0xb50
  406e4c:	mov	w1, #0x3                   	// #3
  406e50:	bl	401f50 <ferror@plt+0x7d0>
  406e54:	b	406d40 <ferror@plt+0x55c0>
  406e58:	stp	x29, x30, [sp, #-112]!
  406e5c:	mov	x29, sp
  406e60:	stp	x19, x20, [sp, #16]
  406e64:	mov	w20, #0x1                   	// #1
  406e68:	stp	xzr, xzr, [sp, #80]
  406e6c:	stp	xzr, xzr, [sp, #96]
  406e70:	cbz	x2, 406f84 <ferror@plt+0x5804>
  406e74:	stp	x23, x24, [sp, #48]
  406e78:	mov	x23, x1
  406e7c:	mov	x24, x3
  406e80:	stp	x25, x26, [sp, #64]
  406e84:	mov	x25, x0
  406e88:	mov	x0, x2
  406e8c:	bl	401590 <strdup@plt>
  406e90:	mov	x19, x0
  406e94:	cbz	x0, 406f9c <ferror@plt+0x581c>
  406e98:	mov	w1, #0x2f                  	// #47
  406e9c:	bl	4015c0 <strrchr@plt>
  406ea0:	cbz	x0, 406f94 <ferror@plt+0x5814>
  406ea4:	add	x26, sp, #0x50
  406ea8:	stp	x21, x22, [sp, #32]
  406eac:	strb	wzr, [x0, #1]
  406eb0:	mov	x0, x19
  406eb4:	bl	401400 <strlen@plt>
  406eb8:	mov	x20, x0
  406ebc:	add	x0, x0, #0xc
  406ec0:	str	x19, [x26]
  406ec4:	bl	4014b0 <malloc@plt>
  406ec8:	mov	x22, x0
  406ecc:	add	x0, x20, #0xf
  406ed0:	str	x22, [x26, #8]
  406ed4:	bl	4014b0 <malloc@plt>
  406ed8:	str	x0, [x26, #16]
  406edc:	cmp	x22, #0x0
  406ee0:	mov	x21, x0
  406ee4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406ee8:	b.eq	406fb8 <ferror@plt+0x5838>  // b.none
  406eec:	mov	x2, x20
  406ef0:	mov	x1, x19
  406ef4:	mov	x0, x22
  406ef8:	bl	4013f0 <memcpy@plt>
  406efc:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406f00:	add	x3, x3, #0xba8
  406f04:	add	x4, x22, x20
  406f08:	mov	x2, x20
  406f0c:	mov	x1, x19
  406f10:	mov	x0, x21
  406f14:	ldr	x5, [x3]
  406f18:	str	x5, [x22, x20]
  406f1c:	ldr	w3, [x3, #8]
  406f20:	str	w3, [x4, #8]
  406f24:	bl	4013f0 <memcpy@plt>
  406f28:	adrp	x0, 40d000 <ferror@plt+0xb880>
  406f2c:	add	x0, x0, #0xbb8
  406f30:	add	x4, x21, x20
  406f34:	mov	x3, x24
  406f38:	mov	x1, x26
  406f3c:	adrp	x2, 429000 <ferror@plt+0x27880>
  406f40:	ldr	x5, [x0]
  406f44:	str	x5, [x21, x20]
  406f48:	ldur	x0, [x0, #7]
  406f4c:	add	x2, x2, #0x288
  406f50:	stur	x0, [x4, #7]
  406f54:	mov	x0, x23
  406f58:	bl	40a998 <ferror@plt+0x9218>
  406f5c:	mov	w20, w0
  406f60:	mov	x0, x22
  406f64:	bl	401670 <free@plt>
  406f68:	mov	x0, x21
  406f6c:	bl	401670 <free@plt>
  406f70:	ldp	x21, x22, [sp, #32]
  406f74:	mov	x0, x19
  406f78:	bl	401670 <free@plt>
  406f7c:	ldp	x23, x24, [sp, #48]
  406f80:	ldp	x25, x26, [sp, #64]
  406f84:	mov	w0, w20
  406f88:	ldp	x19, x20, [sp, #16]
  406f8c:	ldp	x29, x30, [sp], #112
  406f90:	ret
  406f94:	mov	w20, #0x1                   	// #1
  406f98:	b	406f74 <ferror@plt+0x57f4>
  406f9c:	ldr	w0, [x25, #56]
  406fa0:	cmp	w0, #0x2
  406fa4:	b.gt	406ffc <ferror@plt+0x587c>
  406fa8:	mov	w20, #0xffffffff            	// #-1
  406fac:	ldp	x23, x24, [sp, #48]
  406fb0:	ldp	x25, x26, [sp, #64]
  406fb4:	b	406f84 <ferror@plt+0x5804>
  406fb8:	ldr	w0, [x25, #56]
  406fbc:	cmp	w0, #0x2
  406fc0:	b.gt	407008 <ferror@plt+0x5888>
  406fc4:	cbz	x22, 406fd0 <ferror@plt+0x5850>
  406fc8:	mov	x0, x22
  406fcc:	bl	401670 <free@plt>
  406fd0:	cbz	x21, 406fdc <ferror@plt+0x585c>
  406fd4:	mov	x0, x21
  406fd8:	bl	401670 <free@plt>
  406fdc:	cbz	x19, 407048 <ferror@plt+0x58c8>
  406fe0:	mov	x0, x19
  406fe4:	mov	w20, #0xffffffff            	// #-1
  406fe8:	bl	401670 <free@plt>
  406fec:	ldp	x21, x22, [sp, #32]
  406ff0:	ldp	x23, x24, [sp, #48]
  406ff4:	ldp	x25, x26, [sp, #64]
  406ff8:	b	406f84 <ferror@plt+0x5804>
  406ffc:	stp	x21, x22, [sp, #32]
  407000:	mov	x21, #0x0                   	// #0
  407004:	mov	x22, #0x0                   	// #0
  407008:	mov	w2, #0x5                   	// #5
  40700c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  407010:	mov	x0, #0x0                   	// #0
  407014:	add	x1, x1, #0x470
  407018:	bl	401700 <dcgettext@plt>
  40701c:	mov	x5, x0
  407020:	adrp	x4, 40f000 <ferror@plt+0xd880>
  407024:	add	x4, x4, #0xf8
  407028:	mov	x0, x25
  40702c:	add	x4, x4, #0x8b0
  407030:	adrp	x2, 40d000 <ferror@plt+0xb880>
  407034:	mov	w3, #0x94                  	// #148
  407038:	add	x2, x2, #0xb50
  40703c:	mov	w1, #0x3                   	// #3
  407040:	bl	401f50 <ferror@plt+0x7d0>
  407044:	b	406fc4 <ferror@plt+0x5844>
  407048:	ldp	x21, x22, [sp, #32]
  40704c:	b	406fa8 <ferror@plt+0x5828>
  407050:	mov	x12, #0x2050                	// #8272
  407054:	sub	sp, sp, x12
  407058:	mov	x5, x0
  40705c:	stp	x29, x30, [sp]
  407060:	mov	x29, sp
  407064:	stp	x19, x20, [sp, #16]
  407068:	mov	x19, x0
  40706c:	ldr	x0, [x5, #88]!
  407070:	cbz	x0, 4071f4 <ferror@plt+0x5a74>
  407074:	mov	x20, x1
  407078:	stp	x21, x22, [sp, #32]
  40707c:	mov	x21, x2
  407080:	mov	x3, #0x0                   	// #0
  407084:	stp	x23, x24, [sp, #48]
  407088:	mov	w6, w3
  40708c:	add	x3, x3, #0x1
  407090:	ldr	x4, [x5, x3, lsl #3]
  407094:	cbnz	x4, 407088 <ferror@plt+0x5908>
  407098:	add	x6, x19, w6, sxtw #3
  40709c:	adrp	x24, 429000 <ferror@plt+0x27880>
  4070a0:	ldr	x0, [x6, #88]
  4070a4:	bl	40a8a0 <ferror@plt+0x9120>
  4070a8:	mov	x22, x0
  4070ac:	add	x2, x24, #0x288
  4070b0:	mov	x3, x21
  4070b4:	add	x1, x2, #0x18
  4070b8:	mov	x0, x20
  4070bc:	bl	40a998 <ferror@plt+0x9218>
  4070c0:	cbz	w0, 407104 <ferror@plt+0x5984>
  4070c4:	mov	x3, x21
  4070c8:	mov	x2, x22
  4070cc:	mov	x1, x20
  4070d0:	mov	x0, x19
  4070d4:	bl	406e58 <ferror@plt+0x56d8>
  4070d8:	cmn	w0, #0x1
  4070dc:	b.eq	4071ec <ferror@plt+0x5a6c>  // b.none
  4070e0:	cbnz	w0, 407104 <ferror@plt+0x5984>
  4070e4:	mov	w0, #0x0                   	// #0
  4070e8:	mov	x12, #0x2050                	// #8272
  4070ec:	ldp	x29, x30, [sp]
  4070f0:	ldp	x19, x20, [sp, #16]
  4070f4:	ldp	x21, x22, [sp, #32]
  4070f8:	ldp	x23, x24, [sp, #48]
  4070fc:	add	sp, sp, x12
  407100:	ret
  407104:	str	x25, [sp, #64]
  407108:	add	x25, sp, #0x50
  40710c:	mov	x0, x22
  407110:	mov	x1, x25
  407114:	mov	x2, #0x1000                	// #4096
  407118:	bl	401450 <readlink@plt>
  40711c:	mov	x23, x0
  407120:	sub	x0, x0, #0x1
  407124:	cmp	x0, #0xffe
  407128:	b.hi	407150 <ferror@plt+0x59d0>  // b.pmore
  40712c:	strb	wzr, [x25, x23]
  407130:	ldrb	w0, [sp, #80]
  407134:	cmp	w0, #0x2f
  407138:	b.eq	40720c <ferror@plt+0x5a8c>  // b.none
  40713c:	mov	x0, x22
  407140:	bl	401400 <strlen@plt>
  407144:	add	x23, x23, x0
  407148:	cmp	x23, #0xfff
  40714c:	b.ls	407184 <ferror@plt+0x5a04>  // b.plast
  407150:	add	x2, x24, #0x288
  407154:	mov	x3, x21
  407158:	mov	x0, x20
  40715c:	add	x1, x2, #0x38
  407160:	bl	40a998 <ferror@plt+0x9218>
  407164:	mov	x12, #0x2050                	// #8272
  407168:	ldp	x29, x30, [sp]
  40716c:	ldp	x19, x20, [sp, #16]
  407170:	ldp	x21, x22, [sp, #32]
  407174:	ldp	x23, x24, [sp, #48]
  407178:	ldr	x25, [sp, #64]
  40717c:	add	sp, sp, x12
  407180:	ret
  407184:	add	x2, x0, #0x1
  407188:	mov	x0, #0x1050                	// #4176
  40718c:	add	x23, sp, x0
  407190:	mov	x1, x22
  407194:	mov	x0, x23
  407198:	mov	x3, #0x1000                	// #4096
  40719c:	bl	401470 <__memcpy_chk@plt>
  4071a0:	add	x2, sp, #0x2, lsl #12
  4071a4:	mov	x0, x23
  4071a8:	mov	w1, #0x2f                  	// #47
  4071ac:	strb	wzr, [x2, #79]
  4071b0:	bl	4015c0 <strrchr@plt>
  4071b4:	cbz	x0, 4071bc <ferror@plt+0x5a3c>
  4071b8:	strb	wzr, [x0, #1]
  4071bc:	mov	x1, x25
  4071c0:	mov	x2, #0x1000                	// #4096
  4071c4:	mov	x0, x23
  4071c8:	bl	401680 <__strcat_chk@plt>
  4071cc:	mov	x3, x21
  4071d0:	mov	x2, x23
  4071d4:	mov	x1, x20
  4071d8:	mov	x0, x19
  4071dc:	bl	406e58 <ferror@plt+0x56d8>
  4071e0:	cbnz	w0, 407150 <ferror@plt+0x59d0>
  4071e4:	ldr	x25, [sp, #64]
  4071e8:	b	4070e4 <ferror@plt+0x5964>
  4071ec:	ldp	x21, x22, [sp, #32]
  4071f0:	ldp	x23, x24, [sp, #48]
  4071f4:	mov	w0, #0xffffffff            	// #-1
  4071f8:	mov	x12, #0x2050                	// #8272
  4071fc:	ldp	x29, x30, [sp]
  407200:	ldp	x19, x20, [sp, #16]
  407204:	add	sp, sp, x12
  407208:	ret
  40720c:	mov	x2, x25
  407210:	mov	x0, x19
  407214:	mov	x3, x21
  407218:	mov	x1, x20
  40721c:	bl	406e58 <ferror@plt+0x56d8>
  407220:	b	4071e0 <ferror@plt+0x5a60>
  407224:	nop
  407228:	stp	x29, x30, [sp, #-16]!
  40722c:	adrp	x1, 432000 <ferror@plt+0x30880>
  407230:	mov	x3, x0
  407234:	mov	x29, sp
  407238:	ldr	x0, [x1, #3992]
  40723c:	adrp	x2, 416000 <ferror@plt+0x14880>
  407240:	add	x2, x2, #0x3f0
  407244:	mov	w1, #0x1                   	// #1
  407248:	ldr	x0, [x0]
  40724c:	bl	401620 <__fprintf_chk@plt>
  407250:	mov	w0, #0x2                   	// #2
  407254:	bl	401430 <exit@plt>
  407258:	ldr	w1, [x0, #84]
  40725c:	sub	w1, w1, #0x1
  407260:	str	w1, [x0, #84]
  407264:	tbnz	w1, #31, 407280 <ferror@plt+0x5b00>
  407268:	ldr	x2, [x0, #96]
  40726c:	ldr	w1, [x2, w1, sxtw #2]
  407270:	lsl	w1, w1, #1
  407274:	add	w1, w1, #0x1
  407278:	str	w1, [x0, #76]
  40727c:	ret
  407280:	stp	x29, x30, [sp, #-16]!
  407284:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407288:	add	x0, x0, #0xbc8
  40728c:	mov	x29, sp
  407290:	bl	407228 <ferror@plt+0x5aa8>
  407294:	nop
  407298:	cbz	x0, 4072dc <ferror@plt+0x5b5c>
  40729c:	ldr	x3, [x0, #8]
  4072a0:	str	wzr, [x0, #28]
  4072a4:	mov	w2, #0x1                   	// #1
  4072a8:	strb	wzr, [x3]
  4072ac:	ldr	x3, [x0, #8]
  4072b0:	strb	wzr, [x3, #1]
  4072b4:	ldr	x3, [x1, #40]
  4072b8:	str	w2, [x0, #40]
  4072bc:	ldr	x2, [x0, #8]
  4072c0:	str	x2, [x0, #16]
  4072c4:	str	wzr, [x0, #56]
  4072c8:	cbz	x3, 4072dc <ferror@plt+0x5b5c>
  4072cc:	ldr	x4, [x1, #24]
  4072d0:	ldr	x3, [x3, x4, lsl #3]
  4072d4:	cmp	x0, x3
  4072d8:	b.eq	4072e0 <ferror@plt+0x5b60>  // b.none
  4072dc:	ret
  4072e0:	ldr	x3, [x0]
  4072e4:	ldr	w0, [x0, #28]
  4072e8:	str	x3, [x1, #8]
  4072ec:	str	w0, [x1, #52]
  4072f0:	str	x2, [x1, #64]
  4072f4:	str	x2, [x1, #128]
  4072f8:	ldrb	w0, [x2]
  4072fc:	strb	w0, [x1, #48]
  407300:	ret
  407304:	nop
  407308:	stp	x29, x30, [sp, #-64]!
  40730c:	mov	x29, sp
  407310:	stp	x19, x20, [sp, #16]
  407314:	mov	x19, x0
  407318:	mov	x20, x2
  40731c:	stp	x21, x22, [sp, #32]
  407320:	mov	x22, x1
  407324:	str	x23, [sp, #48]
  407328:	bl	401730 <__errno_location@plt>
  40732c:	mov	x21, x0
  407330:	mov	x1, x20
  407334:	mov	x0, x19
  407338:	ldr	w23, [x21]
  40733c:	bl	407298 <ferror@plt+0x5b18>
  407340:	ldr	x0, [x20, #40]
  407344:	mov	w1, #0x1                   	// #1
  407348:	str	x22, [x19]
  40734c:	str	w1, [x19, #52]
  407350:	cbz	x0, 407364 <ferror@plt+0x5be4>
  407354:	ldr	x1, [x20, #24]
  407358:	ldr	x0, [x0, x1, lsl #3]
  40735c:	cmp	x19, x0
  407360:	b.eq	40736c <ferror@plt+0x5bec>  // b.none
  407364:	mov	x0, #0x1                   	// #1
  407368:	stur	x0, [x19, #44]
  40736c:	str	wzr, [x19, #36]
  407370:	ldp	x19, x20, [sp, #16]
  407374:	str	w23, [x21]
  407378:	ldp	x21, x22, [sp, #32]
  40737c:	ldr	x23, [sp, #48]
  407380:	ldp	x29, x30, [sp], #64
  407384:	ret
  407388:	ldr	x0, [x0]
  40738c:	ret
  407390:	ldr	x1, [x0, #40]
  407394:	cbz	x1, 4073ac <ferror@plt+0x5c2c>
  407398:	ldr	x0, [x0, #24]
  40739c:	ldr	x0, [x1, x0, lsl #3]
  4073a0:	cbz	x0, 4073ac <ferror@plt+0x5c2c>
  4073a4:	ldr	w0, [x0, #44]
  4073a8:	ret
  4073ac:	mov	w0, #0x0                   	// #0
  4073b0:	ret
  4073b4:	nop
  4073b8:	ldr	x1, [x0, #40]
  4073bc:	cbz	x1, 4073d4 <ferror@plt+0x5c54>
  4073c0:	ldr	x0, [x0, #24]
  4073c4:	ldr	x0, [x1, x0, lsl #3]
  4073c8:	cbz	x0, 4073d4 <ferror@plt+0x5c54>
  4073cc:	ldr	w0, [x0, #48]
  4073d0:	ret
  4073d4:	mov	w0, #0x0                   	// #0
  4073d8:	ret
  4073dc:	nop
  4073e0:	ldr	x0, [x0, #8]
  4073e4:	ret
  4073e8:	ldr	x0, [x0, #16]
  4073ec:	ret
  4073f0:	ldr	w0, [x0, #56]
  4073f4:	ret
  4073f8:	ldr	x0, [x0, #128]
  4073fc:	ret
  407400:	str	x0, [x1]
  407404:	ret
  407408:	ldr	x2, [x1, #40]
  40740c:	cbz	x2, 407424 <ferror@plt+0x5ca4>
  407410:	ldr	x1, [x1, #24]
  407414:	ldr	x1, [x2, x1, lsl #3]
  407418:	cbz	x1, 407424 <ferror@plt+0x5ca4>
  40741c:	str	w0, [x1, #44]
  407420:	ret
  407424:	stp	x29, x30, [sp, #-16]!
  407428:	adrp	x0, 40d000 <ferror@plt+0xb880>
  40742c:	add	x0, x0, #0xbe8
  407430:	mov	x29, sp
  407434:	bl	407228 <ferror@plt+0x5aa8>
  407438:	ldr	x2, [x1, #40]
  40743c:	cbz	x2, 407454 <ferror@plt+0x5cd4>
  407440:	ldr	x1, [x1, #24]
  407444:	ldr	x1, [x2, x1, lsl #3]
  407448:	cbz	x1, 407454 <ferror@plt+0x5cd4>
  40744c:	str	w0, [x1, #48]
  407450:	ret
  407454:	stp	x29, x30, [sp, #-16]!
  407458:	adrp	x0, 40d000 <ferror@plt+0xb880>
  40745c:	add	x0, x0, #0xc10
  407460:	mov	x29, sp
  407464:	bl	407228 <ferror@plt+0x5aa8>
  407468:	str	x0, [x1, #8]
  40746c:	ret
  407470:	str	x0, [x1, #16]
  407474:	ret
  407478:	ldr	w0, [x0, #124]
  40747c:	ret
  407480:	str	w0, [x1, #124]
  407484:	ret
  407488:	ldr	x0, [x0, #144]
  40748c:	ret
  407490:	str	x0, [x1, #144]
  407494:	ret
  407498:	b	4014b0 <malloc@plt>
  40749c:	nop
  4074a0:	stp	x29, x30, [sp, #-48]!
  4074a4:	mov	x29, sp
  4074a8:	stp	x19, x20, [sp, #16]
  4074ac:	mov	x20, x2
  4074b0:	stp	x21, x22, [sp, #32]
  4074b4:	mov	x22, x0
  4074b8:	mov	w21, w1
  4074bc:	mov	x0, #0x40                  	// #64
  4074c0:	mov	x1, x2
  4074c4:	bl	407498 <ferror@plt+0x5d18>
  4074c8:	cbz	x0, 407518 <ferror@plt+0x5d98>
  4074cc:	mov	x19, x0
  4074d0:	add	w0, w21, #0x2
  4074d4:	mov	x1, x20
  4074d8:	sxtw	x0, w0
  4074dc:	str	w21, [x19, #24]
  4074e0:	bl	407498 <ferror@plt+0x5d18>
  4074e4:	str	x0, [x19, #8]
  4074e8:	cbz	x0, 407518 <ferror@plt+0x5d98>
  4074ec:	mov	w0, #0x1                   	// #1
  4074f0:	str	w0, [x19, #32]
  4074f4:	mov	x2, x20
  4074f8:	mov	x1, x22
  4074fc:	mov	x0, x19
  407500:	bl	407308 <ferror@plt+0x5b88>
  407504:	mov	x0, x19
  407508:	ldp	x19, x20, [sp, #16]
  40750c:	ldp	x21, x22, [sp, #32]
  407510:	ldp	x29, x30, [sp], #48
  407514:	ret
  407518:	adrp	x0, 40d000 <ferror@plt+0xb880>
  40751c:	add	x0, x0, #0xc38
  407520:	bl	407228 <ferror@plt+0x5aa8>
  407524:	nop
  407528:	stp	x29, x30, [sp, #-32]!
  40752c:	mov	x29, sp
  407530:	cbz	x0, 4075c8 <ferror@plt+0x5e48>
  407534:	str	x19, [sp, #16]
  407538:	mov	x19, x0
  40753c:	mov	x1, #0x0                   	// #0
  407540:	mov	x0, #0x98                  	// #152
  407544:	bl	407498 <ferror@plt+0x5d18>
  407548:	mov	x1, x0
  40754c:	str	x0, [x19]
  407550:	cbz	x0, 4075a8 <ferror@plt+0x5e28>
  407554:	stp	xzr, xzr, [x0]
  407558:	mov	w0, #0x0                   	// #0
  40755c:	stp	xzr, xzr, [x1, #16]
  407560:	stp	xzr, xzr, [x1, #32]
  407564:	stp	xzr, xzr, [x1, #48]
  407568:	stp	xzr, xzr, [x1, #64]
  40756c:	stp	xzr, xzr, [x1, #80]
  407570:	stp	xzr, xzr, [x1, #96]
  407574:	stp	xzr, xzr, [x1, #112]
  407578:	stp	xzr, xzr, [x1, #128]
  40757c:	str	xzr, [x1, #144]
  407580:	ldr	x1, [x19]
  407584:	ldr	x19, [sp, #16]
  407588:	stp	xzr, xzr, [x1, #8]
  40758c:	stp	xzr, xzr, [x1, #24]
  407590:	str	xzr, [x1, #40]
  407594:	stp	xzr, xzr, [x1, #64]
  407598:	stur	xzr, [x1, #84]
  40759c:	str	xzr, [x1, #96]
  4075a0:	ldp	x29, x30, [sp], #32
  4075a4:	ret
  4075a8:	bl	401730 <__errno_location@plt>
  4075ac:	mov	x1, x0
  4075b0:	mov	w2, #0xc                   	// #12
  4075b4:	mov	w0, #0x1                   	// #1
  4075b8:	ldr	x19, [sp, #16]
  4075bc:	str	w2, [x1]
  4075c0:	ldp	x29, x30, [sp], #32
  4075c4:	ret
  4075c8:	bl	401730 <__errno_location@plt>
  4075cc:	mov	x1, x0
  4075d0:	mov	w2, #0x16                  	// #22
  4075d4:	mov	w0, #0x1                   	// #1
  4075d8:	str	w2, [x1]
  4075dc:	ldp	x29, x30, [sp], #32
  4075e0:	ret
  4075e4:	nop
  4075e8:	stp	x29, x30, [sp, #-208]!
  4075ec:	mov	x29, sp
  4075f0:	str	x21, [sp, #32]
  4075f4:	add	x21, sp, #0x38
  4075f8:	stp	x19, x20, [sp, #16]
  4075fc:	mov	x19, x1
  407600:	mov	x20, x0
  407604:	mov	x1, x21
  407608:	bl	407400 <ferror@plt+0x5c80>
  40760c:	cbz	x19, 4076b0 <ferror@plt+0x5f30>
  407610:	mov	x1, x21
  407614:	mov	x0, #0x98                  	// #152
  407618:	bl	407498 <ferror@plt+0x5d18>
  40761c:	str	x0, [x19]
  407620:	mov	x2, x0
  407624:	cbz	x0, 40768c <ferror@plt+0x5f0c>
  407628:	stp	xzr, xzr, [x0]
  40762c:	mov	x0, x20
  407630:	stp	xzr, xzr, [x2, #16]
  407634:	stp	xzr, xzr, [x2, #32]
  407638:	stp	xzr, xzr, [x2, #48]
  40763c:	stp	xzr, xzr, [x2, #64]
  407640:	stp	xzr, xzr, [x2, #80]
  407644:	stp	xzr, xzr, [x2, #96]
  407648:	stp	xzr, xzr, [x2, #112]
  40764c:	stp	xzr, xzr, [x2, #128]
  407650:	str	xzr, [x2, #144]
  407654:	ldr	x1, [x19]
  407658:	bl	407400 <ferror@plt+0x5c80>
  40765c:	ldr	x1, [x19]
  407660:	mov	w0, #0x0                   	// #0
  407664:	ldp	x19, x20, [sp, #16]
  407668:	stp	xzr, xzr, [x1, #8]
  40766c:	stp	xzr, xzr, [x1, #24]
  407670:	str	xzr, [x1, #40]
  407674:	stp	xzr, xzr, [x1, #64]
  407678:	stur	xzr, [x1, #84]
  40767c:	str	xzr, [x1, #96]
  407680:	ldr	x21, [sp, #32]
  407684:	ldp	x29, x30, [sp], #208
  407688:	ret
  40768c:	bl	401730 <__errno_location@plt>
  407690:	mov	x1, x0
  407694:	mov	w2, #0xc                   	// #12
  407698:	mov	w0, #0x1                   	// #1
  40769c:	ldp	x19, x20, [sp, #16]
  4076a0:	str	w2, [x1]
  4076a4:	ldr	x21, [sp, #32]
  4076a8:	ldp	x29, x30, [sp], #208
  4076ac:	ret
  4076b0:	bl	401730 <__errno_location@plt>
  4076b4:	mov	x1, x0
  4076b8:	mov	w2, #0x16                  	// #22
  4076bc:	mov	w0, #0x1                   	// #1
  4076c0:	ldp	x19, x20, [sp, #16]
  4076c4:	str	w2, [x1]
  4076c8:	ldr	x21, [sp, #32]
  4076cc:	ldp	x29, x30, [sp], #208
  4076d0:	ret
  4076d4:	nop
  4076d8:	b	401570 <realloc@plt>
  4076dc:	nop
  4076e0:	stp	x29, x30, [sp, #-32]!
  4076e4:	mov	x29, sp
  4076e8:	stp	x19, x20, [sp, #16]
  4076ec:	mov	x19, x0
  4076f0:	ldr	x0, [x0, #40]
  4076f4:	cbz	x0, 407754 <ferror@plt+0x5fd4>
  4076f8:	ldp	x3, x1, [x19, #24]
  4076fc:	sub	x2, x1, #0x1
  407700:	cmp	x3, x2
  407704:	b.cs	407714 <ferror@plt+0x5f94>  // b.hs, b.nlast
  407708:	ldp	x19, x20, [sp, #16]
  40770c:	ldp	x29, x30, [sp], #32
  407710:	ret
  407714:	add	x20, x1, #0x8
  407718:	mov	x2, x19
  40771c:	lsl	x1, x20, #3
  407720:	bl	4076d8 <ferror@plt+0x5f58>
  407724:	str	x0, [x19, #40]
  407728:	cbz	x0, 407780 <ferror@plt+0x6000>
  40772c:	ldr	x1, [x19, #32]
  407730:	add	x0, x0, x1, lsl #3
  407734:	stp	xzr, xzr, [x0]
  407738:	stp	xzr, xzr, [x0, #16]
  40773c:	stp	xzr, xzr, [x0, #32]
  407740:	stp	xzr, xzr, [x0, #48]
  407744:	str	x20, [x19, #32]
  407748:	ldp	x19, x20, [sp, #16]
  40774c:	ldp	x29, x30, [sp], #32
  407750:	ret
  407754:	mov	x1, x19
  407758:	mov	x0, #0x8                   	// #8
  40775c:	bl	407498 <ferror@plt+0x5d18>
  407760:	str	x0, [x19, #40]
  407764:	cbz	x0, 407780 <ferror@plt+0x6000>
  407768:	str	xzr, [x0]
  40776c:	mov	x0, #0x1                   	// #1
  407770:	stp	xzr, x0, [x19, #24]
  407774:	ldp	x19, x20, [sp, #16]
  407778:	ldp	x29, x30, [sp], #32
  40777c:	ret
  407780:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407784:	add	x0, x0, #0xc68
  407788:	bl	407228 <ferror@plt+0x5aa8>
  40778c:	nop
  407790:	stp	x29, x30, [sp, #-48]!
  407794:	mov	x29, sp
  407798:	stp	x19, x20, [sp, #16]
  40779c:	mov	x20, x0
  4077a0:	mov	x19, x1
  4077a4:	ldr	x0, [x1, #40]
  4077a8:	cbz	x0, 407800 <ferror@plt+0x6080>
  4077ac:	ldr	x1, [x1, #24]
  4077b0:	ldr	x0, [x0, x1, lsl #3]
  4077b4:	cbz	x0, 407800 <ferror@plt+0x6080>
  4077b8:	mov	x1, x20
  4077bc:	mov	x2, x19
  4077c0:	bl	407308 <ferror@plt+0x5b88>
  4077c4:	ldr	x1, [x19, #24]
  4077c8:	ldr	x0, [x19, #40]
  4077cc:	ldr	x1, [x0, x1, lsl #3]
  4077d0:	ldr	x0, [x1, #16]
  4077d4:	ldr	x2, [x1]
  4077d8:	ldr	w1, [x1, #28]
  4077dc:	str	x2, [x19, #8]
  4077e0:	str	w1, [x19, #52]
  4077e4:	str	x0, [x19, #64]
  4077e8:	str	x0, [x19, #128]
  4077ec:	ldrb	w0, [x0]
  4077f0:	strb	w0, [x19, #48]
  4077f4:	ldp	x19, x20, [sp, #16]
  4077f8:	ldp	x29, x30, [sp], #48
  4077fc:	ret
  407800:	mov	x0, x19
  407804:	stp	x21, x22, [sp, #32]
  407808:	bl	4076e0 <ferror@plt+0x5f60>
  40780c:	ldr	x0, [x19, #8]
  407810:	mov	w1, #0x4000                	// #16384
  407814:	ldr	x22, [x19, #24]
  407818:	mov	x2, x19
  40781c:	ldr	x21, [x19, #40]
  407820:	bl	4074a0 <ferror@plt+0x5d20>
  407824:	mov	x1, x0
  407828:	ldr	x0, [x19, #40]
  40782c:	str	x1, [x21, x22, lsl #3]
  407830:	cbnz	x0, 40783c <ferror@plt+0x60bc>
  407834:	ldp	x21, x22, [sp, #32]
  407838:	b	4077b8 <ferror@plt+0x6038>
  40783c:	ldr	x1, [x19, #24]
  407840:	ldp	x21, x22, [sp, #32]
  407844:	ldr	x0, [x0, x1, lsl #3]
  407848:	b	4077b8 <ferror@plt+0x6038>
  40784c:	nop
  407850:	stp	x29, x30, [sp, #-32]!
  407854:	mov	x29, sp
  407858:	stp	x19, x20, [sp, #16]
  40785c:	mov	x19, x1
  407860:	mov	x20, x0
  407864:	mov	x0, x1
  407868:	bl	4076e0 <ferror@plt+0x5f60>
  40786c:	ldr	x1, [x19, #40]
  407870:	cbz	x1, 4078f4 <ferror@plt+0x6174>
  407874:	ldr	x0, [x19, #24]
  407878:	ldr	x2, [x1, x0, lsl #3]
  40787c:	add	x0, x1, x0, lsl #3
  407880:	cmp	x2, x20
  407884:	b.eq	4078e8 <ferror@plt+0x6168>  // b.none
  407888:	cbz	x2, 4078b8 <ferror@plt+0x6138>
  40788c:	ldr	x0, [x19, #64]
  407890:	ldrb	w1, [x19, #48]
  407894:	strb	w1, [x0]
  407898:	ldr	x2, [x19, #24]
  40789c:	ldr	x1, [x19, #40]
  4078a0:	ldr	w3, [x19, #52]
  4078a4:	ldr	x4, [x19, #64]
  4078a8:	add	x0, x1, x2, lsl #3
  4078ac:	ldr	x1, [x1, x2, lsl #3]
  4078b0:	str	x4, [x1, #16]
  4078b4:	str	w3, [x1, #28]
  4078b8:	ldr	x1, [x20, #16]
  4078bc:	ldr	w2, [x20, #28]
  4078c0:	ldr	x3, [x20]
  4078c4:	str	x20, [x0]
  4078c8:	str	x3, [x19, #8]
  4078cc:	mov	w0, #0x1                   	// #1
  4078d0:	str	w2, [x19, #52]
  4078d4:	str	x1, [x19, #64]
  4078d8:	str	x1, [x19, #128]
  4078dc:	ldrb	w1, [x1]
  4078e0:	strb	w1, [x19, #48]
  4078e4:	str	w0, [x19, #80]
  4078e8:	ldp	x19, x20, [sp, #16]
  4078ec:	ldp	x29, x30, [sp], #32
  4078f0:	ret
  4078f4:	cbz	x20, 4078e8 <ferror@plt+0x6168>
  4078f8:	ldr	x0, [x19, #24]
  4078fc:	lsl	x0, x0, #3
  407900:	b	4078b8 <ferror@plt+0x6138>
  407904:	nop
  407908:	stp	x29, x30, [sp, #-48]!
  40790c:	cmp	x1, #0x1
  407910:	mov	x29, sp
  407914:	stp	x19, x20, [sp, #16]
  407918:	b.ls	4079a8 <ferror@plt+0x6228>  // b.plast
  40791c:	stp	x21, x22, [sp, #32]
  407920:	mov	x21, x0
  407924:	add	x0, x0, x1
  407928:	mov	x20, x1
  40792c:	ldurb	w1, [x0, #-2]
  407930:	cbnz	w1, 407990 <ferror@plt+0x6210>
  407934:	ldurb	w0, [x0, #-1]
  407938:	cbnz	w0, 407990 <ferror@plt+0x6210>
  40793c:	mov	x22, x2
  407940:	mov	x1, x2
  407944:	mov	x0, #0x40                  	// #64
  407948:	bl	407498 <ferror@plt+0x5d18>
  40794c:	mov	x19, x0
  407950:	cbz	x0, 4079bc <ferror@plt+0x623c>
  407954:	mov	w2, #0x1                   	// #1
  407958:	sub	w20, w20, #0x2
  40795c:	stp	xzr, x21, [x0]
  407960:	mov	x1, x22
  407964:	str	x21, [x0, #16]
  407968:	stp	w20, w20, [x0, #24]
  40796c:	str	xzr, [x0, #32]
  407970:	str	w2, [x0, #40]
  407974:	stur	xzr, [x0, #52]
  407978:	bl	407850 <ferror@plt+0x60d0>
  40797c:	mov	x0, x19
  407980:	ldp	x19, x20, [sp, #16]
  407984:	ldp	x21, x22, [sp, #32]
  407988:	ldp	x29, x30, [sp], #48
  40798c:	ret
  407990:	mov	x19, #0x0                   	// #0
  407994:	mov	x0, x19
  407998:	ldp	x19, x20, [sp, #16]
  40799c:	ldp	x21, x22, [sp, #32]
  4079a0:	ldp	x29, x30, [sp], #48
  4079a4:	ret
  4079a8:	mov	x19, #0x0                   	// #0
  4079ac:	mov	x0, x19
  4079b0:	ldp	x19, x20, [sp, #16]
  4079b4:	ldp	x29, x30, [sp], #48
  4079b8:	ret
  4079bc:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4079c0:	add	x0, x0, #0xca0
  4079c4:	bl	407228 <ferror@plt+0x5aa8>
  4079c8:	stp	x29, x30, [sp, #-48]!
  4079cc:	mov	x29, sp
  4079d0:	stp	x21, x22, [sp, #32]
  4079d4:	add	w21, w1, #0x2
  4079d8:	mov	x22, x2
  4079dc:	sxtw	x21, w21
  4079e0:	stp	x19, x20, [sp, #16]
  4079e4:	mov	w19, w1
  4079e8:	mov	x20, x0
  4079ec:	mov	x1, x2
  4079f0:	mov	x0, x21
  4079f4:	bl	407498 <ferror@plt+0x5d18>
  4079f8:	cbz	x0, 407a50 <ferror@plt+0x62d0>
  4079fc:	cmp	w19, #0x0
  407a00:	mov	x3, #0x0                   	// #0
  407a04:	b.le	407a1c <ferror@plt+0x629c>
  407a08:	ldrb	w4, [x20, x3]
  407a0c:	strb	w4, [x0, x3]
  407a10:	add	x3, x3, #0x1
  407a14:	cmp	w19, w3
  407a18:	b.gt	407a08 <ferror@plt+0x6288>
  407a1c:	add	x3, x0, w19, sxtw
  407a20:	mov	x2, x22
  407a24:	mov	x1, x21
  407a28:	strb	wzr, [x3, #1]
  407a2c:	strb	wzr, [x0, w19, sxtw]
  407a30:	bl	407908 <ferror@plt+0x6188>
  407a34:	cbz	x0, 407a5c <ferror@plt+0x62dc>
  407a38:	mov	w2, #0x1                   	// #1
  407a3c:	ldp	x19, x20, [sp, #16]
  407a40:	ldp	x21, x22, [sp, #32]
  407a44:	str	w2, [x0, #32]
  407a48:	ldp	x29, x30, [sp], #48
  407a4c:	ret
  407a50:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407a54:	add	x0, x0, #0xcd0
  407a58:	bl	407228 <ferror@plt+0x5aa8>
  407a5c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407a60:	add	x0, x0, #0xd00
  407a64:	bl	407228 <ferror@plt+0x5aa8>
  407a68:	stp	x29, x30, [sp, #-32]!
  407a6c:	mov	x29, sp
  407a70:	stp	x19, x20, [sp, #16]
  407a74:	mov	x20, x1
  407a78:	mov	x19, x0
  407a7c:	bl	401400 <strlen@plt>
  407a80:	mov	w1, w0
  407a84:	mov	x2, x20
  407a88:	mov	x0, x19
  407a8c:	ldp	x19, x20, [sp, #16]
  407a90:	ldp	x29, x30, [sp], #32
  407a94:	b	4079c8 <ferror@plt+0x6248>
  407a98:	cbz	x0, 407b50 <ferror@plt+0x63d0>
  407a9c:	stp	x29, x30, [sp, #-32]!
  407aa0:	mov	x29, sp
  407aa4:	stp	x19, x20, [sp, #16]
  407aa8:	mov	x19, x1
  407aac:	mov	x20, x0
  407ab0:	mov	x0, x1
  407ab4:	bl	4076e0 <ferror@plt+0x5f60>
  407ab8:	ldr	x1, [x19, #40]
  407abc:	ldr	x0, [x19, #24]
  407ac0:	cbz	x1, 407b48 <ferror@plt+0x63c8>
  407ac4:	ldr	x2, [x1, x0, lsl #3]
  407ac8:	add	x0, x1, x0, lsl #3
  407acc:	cbz	x2, 407b0c <ferror@plt+0x638c>
  407ad0:	ldr	x0, [x19, #64]
  407ad4:	ldrb	w1, [x19, #48]
  407ad8:	strb	w1, [x0]
  407adc:	ldr	x1, [x19, #24]
  407ae0:	ldr	x2, [x19, #40]
  407ae4:	ldr	w4, [x19, #52]
  407ae8:	ldr	x5, [x19, #64]
  407aec:	add	x0, x2, x1, lsl #3
  407af0:	ldr	x3, [x2, x1, lsl #3]
  407af4:	str	x5, [x3, #16]
  407af8:	str	w4, [x3, #28]
  407afc:	cbz	x2, 407b0c <ferror@plt+0x638c>
  407b00:	add	x0, x1, #0x1
  407b04:	str	x0, [x19, #24]
  407b08:	add	x0, x2, x0, lsl #3
  407b0c:	ldr	x1, [x20, #16]
  407b10:	ldr	w2, [x20, #28]
  407b14:	ldr	x3, [x20]
  407b18:	str	x20, [x0]
  407b1c:	str	x3, [x19, #8]
  407b20:	mov	w0, #0x1                   	// #1
  407b24:	str	w2, [x19, #52]
  407b28:	str	x1, [x19, #64]
  407b2c:	str	x1, [x19, #128]
  407b30:	ldrb	w1, [x1]
  407b34:	strb	w1, [x19, #48]
  407b38:	str	w0, [x19, #80]
  407b3c:	ldp	x19, x20, [sp, #16]
  407b40:	ldp	x29, x30, [sp], #32
  407b44:	ret
  407b48:	lsl	x0, x0, #3
  407b4c:	b	407b0c <ferror@plt+0x638c>
  407b50:	ret
  407b54:	nop
  407b58:	stp	x29, x30, [sp, #-48]!
  407b5c:	mov	x29, sp
  407b60:	stp	x19, x20, [sp, #16]
  407b64:	mov	x19, x0
  407b68:	mov	x20, x2
  407b6c:	ldr	x0, [x0, #88]
  407b70:	str	x21, [sp, #32]
  407b74:	cbz	x0, 407bd4 <ferror@plt+0x6454>
  407b78:	add	x6, x19, #0x50
  407b7c:	mov	x3, #0x1                   	// #1
  407b80:	mov	w5, w3
  407b84:	add	x3, x3, #0x1
  407b88:	ldr	x4, [x6, x3, lsl #3]
  407b8c:	cbnz	x4, 407b80 <ferror@plt+0x6400>
  407b90:	cmp	w5, #0x14
  407b94:	b.eq	407bdc <ferror@plt+0x645c>  // b.none
  407b98:	add	x5, x19, w5, sxtw #3
  407b9c:	mov	x0, x1
  407ba0:	mov	w21, #0x0                   	// #0
  407ba4:	str	x1, [x5, #88]
  407ba8:	bl	40a8d0 <ferror@plt+0x9150>
  407bac:	mov	x2, x20
  407bb0:	mov	w1, #0x4000                	// #16384
  407bb4:	bl	4074a0 <ferror@plt+0x5d20>
  407bb8:	mov	x1, x20
  407bbc:	bl	407a98 <ferror@plt+0x6318>
  407bc0:	mov	w0, w21
  407bc4:	ldp	x19, x20, [sp, #16]
  407bc8:	ldr	x21, [sp, #32]
  407bcc:	ldp	x29, x30, [sp], #48
  407bd0:	ret
  407bd4:	mov	w5, #0x0                   	// #0
  407bd8:	b	407b98 <ferror@plt+0x6418>
  407bdc:	ldr	w0, [x19, #56]
  407be0:	mov	w21, #0xffffffff            	// #-1
  407be4:	cmp	w0, #0x2
  407be8:	b.le	407bc0 <ferror@plt+0x6440>
  407bec:	mov	w2, #0x5                   	// #5
  407bf0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  407bf4:	mov	x0, #0x0                   	// #0
  407bf8:	add	x1, x1, #0xd20
  407bfc:	bl	401700 <dcgettext@plt>
  407c00:	mov	x5, x0
  407c04:	adrp	x4, 40f000 <ferror@plt+0xd880>
  407c08:	add	x4, x4, #0xf8
  407c0c:	mov	x0, x19
  407c10:	add	x4, x4, #0x8c8
  407c14:	adrp	x2, 40d000 <ferror@plt+0xb880>
  407c18:	mov	w3, #0x2b                  	// #43
  407c1c:	add	x2, x2, #0xb50
  407c20:	mov	w1, #0x3                   	// #3
  407c24:	bl	401f50 <ferror@plt+0x7d0>
  407c28:	b	407bc0 <ferror@plt+0x6440>
  407c2c:	nop
  407c30:	stp	x29, x30, [sp, #-32]!
  407c34:	mov	x29, sp
  407c38:	ldp	w3, w2, [x1, #84]
  407c3c:	stp	x19, x20, [sp, #16]
  407c40:	mov	w20, w0
  407c44:	mov	x19, x1
  407c48:	cmp	w3, w2
  407c4c:	ldr	x0, [x1, #96]
  407c50:	b.lt	407c7c <ferror@plt+0x64fc>  // b.tstop
  407c54:	add	w2, w2, #0x19
  407c58:	str	w2, [x1, #88]
  407c5c:	sbfiz	x2, x2, #2, #32
  407c60:	cbz	x0, 407cb0 <ferror@plt+0x6530>
  407c64:	mov	x1, x2
  407c68:	mov	x2, x19
  407c6c:	bl	4076d8 <ferror@plt+0x5f58>
  407c70:	str	x0, [x19, #96]
  407c74:	cbz	x0, 407cc0 <ferror@plt+0x6540>
  407c78:	ldr	w3, [x19, #84]
  407c7c:	ldr	w1, [x19, #76]
  407c80:	add	w2, w3, #0x1
  407c84:	str	w2, [x19, #84]
  407c88:	lsl	w20, w20, #1
  407c8c:	sub	w1, w1, #0x1
  407c90:	add	w20, w20, #0x1
  407c94:	add	w1, w1, w1, lsr #31
  407c98:	asr	w1, w1, #1
  407c9c:	str	w1, [x0, w3, sxtw #2]
  407ca0:	str	w20, [x19, #76]
  407ca4:	ldp	x19, x20, [sp, #16]
  407ca8:	ldp	x29, x30, [sp], #32
  407cac:	ret
  407cb0:	mov	x0, x2
  407cb4:	bl	407498 <ferror@plt+0x5d18>
  407cb8:	str	x0, [x19, #96]
  407cbc:	b	407c74 <ferror@plt+0x64f4>
  407cc0:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407cc4:	add	x0, x0, #0xd40
  407cc8:	bl	407228 <ferror@plt+0x5aa8>
  407ccc:	nop
  407cd0:	b	401670 <free@plt>
  407cd4:	nop
  407cd8:	cbz	x0, 407d48 <ferror@plt+0x65c8>
  407cdc:	stp	x29, x30, [sp, #-48]!
  407ce0:	mov	x29, sp
  407ce4:	str	x19, [sp, #16]
  407ce8:	mov	x19, x0
  407cec:	ldr	x0, [x1, #40]
  407cf0:	cbz	x0, 407d04 <ferror@plt+0x6584>
  407cf4:	ldr	x2, [x1, #24]
  407cf8:	ldr	x3, [x0, x2, lsl #3]
  407cfc:	cmp	x19, x3
  407d00:	b.eq	407d1c <ferror@plt+0x659c>  // b.none
  407d04:	ldr	w0, [x19, #32]
  407d08:	cbnz	w0, 407d28 <ferror@plt+0x65a8>
  407d0c:	mov	x0, x19
  407d10:	ldr	x19, [sp, #16]
  407d14:	ldp	x29, x30, [sp], #48
  407d18:	b	407cd0 <ferror@plt+0x6550>
  407d1c:	str	xzr, [x0, x2, lsl #3]
  407d20:	ldr	w0, [x19, #32]
  407d24:	cbz	w0, 407d0c <ferror@plt+0x658c>
  407d28:	ldr	x0, [x19, #8]
  407d2c:	str	x1, [sp, #40]
  407d30:	bl	407cd0 <ferror@plt+0x6550>
  407d34:	mov	x0, x19
  407d38:	ldr	x19, [sp, #16]
  407d3c:	ldr	x1, [sp, #40]
  407d40:	ldp	x29, x30, [sp], #48
  407d44:	b	407cd0 <ferror@plt+0x6550>
  407d48:	ret
  407d4c:	nop
  407d50:	stp	x29, x30, [sp, #-32]!
  407d54:	mov	x29, sp
  407d58:	str	x19, [sp, #16]
  407d5c:	mov	x19, x0
  407d60:	ldr	x0, [x0, #40]
  407d64:	cbz	x0, 407dd0 <ferror@plt+0x6650>
  407d68:	ldr	x1, [x19, #24]
  407d6c:	ldr	x0, [x0, x1, lsl #3]
  407d70:	cbz	x0, 407dd0 <ferror@plt+0x6650>
  407d74:	mov	x1, x19
  407d78:	bl	407cd8 <ferror@plt+0x6558>
  407d7c:	ldr	x0, [x19, #24]
  407d80:	ldr	x1, [x19, #40]
  407d84:	str	xzr, [x1, x0, lsl #3]
  407d88:	cbz	x0, 407d94 <ferror@plt+0x6614>
  407d8c:	sub	x0, x0, #0x1
  407d90:	str	x0, [x19, #24]
  407d94:	cbz	x1, 407dd0 <ferror@plt+0x6650>
  407d98:	ldr	x0, [x19, #24]
  407d9c:	ldr	x0, [x1, x0, lsl #3]
  407da0:	cbz	x0, 407dd0 <ferror@plt+0x6650>
  407da4:	ldr	x1, [x0, #16]
  407da8:	mov	w2, #0x1                   	// #1
  407dac:	ldr	x3, [x0]
  407db0:	ldr	w0, [x0, #28]
  407db4:	str	x3, [x19, #8]
  407db8:	str	w0, [x19, #52]
  407dbc:	str	x1, [x19, #64]
  407dc0:	str	x1, [x19, #128]
  407dc4:	ldrb	w0, [x1]
  407dc8:	strb	w0, [x19, #48]
  407dcc:	str	w2, [x19, #80]
  407dd0:	ldr	x19, [sp, #16]
  407dd4:	ldp	x29, x30, [sp], #32
  407dd8:	ret
  407ddc:	nop
  407de0:	stp	x29, x30, [sp, #-48]!
  407de4:	mov	x29, sp
  407de8:	stp	x19, x20, [sp, #16]
  407dec:	mov	x19, x0
  407df0:	ldr	x0, [x0, #88]
  407df4:	cbz	x0, 407e34 <ferror@plt+0x66b4>
  407df8:	mov	x20, x1
  407dfc:	add	x5, x19, #0x58
  407e00:	mov	x2, #0x0                   	// #0
  407e04:	str	x21, [sp, #32]
  407e08:	mov	w4, w2
  407e0c:	add	x2, x2, #0x1
  407e10:	ldr	x3, [x5, x2, lsl #3]
  407e14:	cbnz	x3, 407e08 <ferror@plt+0x6688>
  407e18:	mov	x21, #0x0                   	// #0
  407e1c:	cbnz	w4, 407e44 <ferror@plt+0x66c4>
  407e20:	add	x19, x19, x21, lsl #3
  407e24:	mov	x0, x20
  407e28:	str	xzr, [x19, #88]
  407e2c:	bl	407d50 <ferror@plt+0x65d0>
  407e30:	ldr	x21, [sp, #32]
  407e34:	mov	w0, #0x0                   	// #0
  407e38:	ldp	x19, x20, [sp, #16]
  407e3c:	ldp	x29, x30, [sp], #48
  407e40:	ret
  407e44:	add	x0, x19, w4, sxtw #3
  407e48:	sxtw	x21, w4
  407e4c:	ldr	x0, [x0, #88]
  407e50:	bl	40a940 <ferror@plt+0x91c0>
  407e54:	b	407e20 <ferror@plt+0x66a0>
  407e58:	stp	x29, x30, [sp, #-352]!
  407e5c:	mov	x29, sp
  407e60:	stp	x25, x26, [sp, #64]
  407e64:	mov	x26, x1
  407e68:	ldr	w1, [x1, #72]
  407e6c:	stp	x19, x20, [sp, #16]
  407e70:	stp	x21, x22, [sp, #32]
  407e74:	stp	x23, x24, [sp, #48]
  407e78:	stp	x27, x28, [sp, #80]
  407e7c:	str	x0, [x26, #144]
  407e80:	cbz	w1, 407f94 <ferror@plt+0x6814>
  407e84:	ldrb	w2, [x26, #48]
  407e88:	ldr	x12, [x26, #64]
  407e8c:	adrp	x19, 40f000 <ferror@plt+0xd880>
  407e90:	add	x21, x19, #0xf8
  407e94:	add	x0, sp, #0x98
  407e98:	add	x27, x21, #0x238
  407e9c:	adrp	x22, 40d000 <ferror@plt+0xb880>
  407ea0:	str	x0, [sp, #96]
  407ea4:	strb	w2, [x12]
  407ea8:	mov	x24, x12
  407eac:	add	x25, x22, #0xff8
  407eb0:	ldr	w0, [x26, #76]
  407eb4:	add	x14, x25, #0x100
  407eb8:	add	x10, x25, #0x4f0
  407ebc:	add	x5, x25, #0x900
  407ec0:	add	x11, x25, #0xf28
  407ec4:	add	x13, x21, #0x278
  407ec8:	ldrsh	w1, [x14, w0, sxtw #1]
  407ecc:	sxtw	x4, w0
  407ed0:	ldrb	w3, [x25, w2, sxtw]
  407ed4:	cbz	w1, 407ee0 <ferror@plt+0x6760>
  407ed8:	str	w0, [x26, #104]
  407edc:	str	x12, [x26, #112]
  407ee0:	ldrsh	w2, [x10, x4, lsl #1]
  407ee4:	add	w2, w2, w3
  407ee8:	sxtw	x1, w2
  407eec:	ldrsh	w2, [x5, w2, sxtw #1]
  407ef0:	cmp	w0, w2
  407ef4:	b.eq	407f24 <ferror@plt+0x67a4>  // b.none
  407ef8:	ldrsh	w0, [x11, x4, lsl #1]
  407efc:	cmp	w0, #0x1f7
  407f00:	b.le	407f08 <ferror@plt+0x6788>
  407f04:	ldrb	w3, [x27, w3, sxtw]
  407f08:	ldrsh	w2, [x10, w0, sxtw #1]
  407f0c:	sxtw	x4, w0
  407f10:	add	w2, w2, w3
  407f14:	sxtw	x1, w2
  407f18:	ldrsh	w2, [x5, w2, sxtw #1]
  407f1c:	cmp	w2, w0
  407f20:	b.ne	407ef8 <ferror@plt+0x6778>  // b.any
  407f24:	ldrsh	w0, [x13, x1, lsl #1]
  407f28:	add	x12, x12, #0x1
  407f2c:	cmp	w0, #0x1f7
  407f30:	b.eq	407f3c <ferror@plt+0x67bc>  // b.none
  407f34:	ldrb	w2, [x12]
  407f38:	b	407ec8 <ferror@plt+0x6748>
  407f3c:	ldr	w2, [x26, #104]
  407f40:	adrp	x20, 40d000 <ferror@plt+0xb880>
  407f44:	ldr	x23, [x26, #112]
  407f48:	add	x20, x20, #0xf88
  407f4c:	sub	x1, x23, x24
  407f50:	add	x0, x25, #0x100
  407f54:	str	w1, [x26, #56]
  407f58:	str	x24, [x26, #128]
  407f5c:	ldrsh	w0, [x0, w2, sxtw #1]
  407f60:	ldrb	w1, [x23]
  407f64:	strb	w1, [x26, #48]
  407f68:	strb	wzr, [x23]
  407f6c:	str	x23, [x26, #64]
  407f70:	cmp	w0, #0x35
  407f74:	b.ls	407f84 <ferror@plt+0x6804>  // b.plast
  407f78:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407f7c:	add	x0, x0, #0xee0
  407f80:	bl	407228 <ferror@plt+0x5aa8>
  407f84:	ldrh	w0, [x20, w0, uxtw #1]
  407f88:	adr	x1, 407f94 <ferror@plt+0x6814>
  407f8c:	add	x0, x1, w0, sxth #2
  407f90:	br	x0
  407f94:	ldr	w1, [x26, #76]
  407f98:	mov	w0, #0x1                   	// #1
  407f9c:	str	w0, [x26, #72]
  407fa0:	cbnz	w1, 407fa8 <ferror@plt+0x6828>
  407fa4:	str	w0, [x26, #76]
  407fa8:	ldr	x0, [x26, #8]
  407fac:	cbz	x0, 408044 <ferror@plt+0x68c4>
  407fb0:	ldr	x0, [x26, #16]
  407fb4:	cbz	x0, 408028 <ferror@plt+0x68a8>
  407fb8:	ldr	x0, [x26, #40]
  407fbc:	cbz	x0, 407ff4 <ferror@plt+0x6874>
  407fc0:	ldr	x1, [x26, #24]
  407fc4:	ldr	x0, [x0, x1, lsl #3]
  407fc8:	cbz	x0, 407ff4 <ferror@plt+0x6874>
  407fcc:	ldr	x12, [x0, #16]
  407fd0:	ldr	x1, [x0]
  407fd4:	ldr	w0, [x0, #28]
  407fd8:	str	x1, [x26, #8]
  407fdc:	str	w0, [x26, #52]
  407fe0:	str	x12, [x26, #64]
  407fe4:	str	x12, [x26, #128]
  407fe8:	ldrb	w2, [x12]
  407fec:	strb	w2, [x26, #48]
  407ff0:	b	407e8c <ferror@plt+0x670c>
  407ff4:	mov	x0, x26
  407ff8:	bl	4076e0 <ferror@plt+0x5f60>
  407ffc:	ldr	x0, [x26, #8]
  408000:	mov	w1, #0x4000                	// #16384
  408004:	ldr	x20, [x26, #24]
  408008:	mov	x2, x26
  40800c:	ldr	x19, [x26, #40]
  408010:	bl	4074a0 <ferror@plt+0x5d20>
  408014:	ldr	x1, [x26, #24]
  408018:	str	x0, [x19, x20, lsl #3]
  40801c:	ldr	x0, [x26, #40]
  408020:	ldr	x0, [x0, x1, lsl #3]
  408024:	b	407fcc <ferror@plt+0x684c>
  408028:	adrp	x0, 432000 <ferror@plt+0x30880>
  40802c:	ldr	x0, [x0, #4008]
  408030:	ldr	x0, [x0]
  408034:	str	x0, [x26, #16]
  408038:	ldr	x0, [x26, #40]
  40803c:	cbnz	x0, 407fc0 <ferror@plt+0x6840>
  408040:	b	407ff4 <ferror@plt+0x6874>
  408044:	adrp	x0, 432000 <ferror@plt+0x30880>
  408048:	ldr	x0, [x0, #4024]
  40804c:	ldr	x0, [x0]
  408050:	str	x0, [x26, #8]
  408054:	ldr	x0, [x26, #16]
  408058:	cbnz	x0, 407fb8 <ferror@plt+0x6838>
  40805c:	b	408028 <ferror@plt+0x68a8>
  408060:	ldr	x20, [x26]
  408064:	ldr	w0, [x20, #56]
  408068:	cmp	w0, #0x2
  40806c:	b.le	4080a8 <ferror@plt+0x6928>
  408070:	mov	w2, #0x5                   	// #5
  408074:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408078:	mov	x0, #0x0                   	// #0
  40807c:	add	x1, x1, #0xe00
  408080:	bl	401700 <dcgettext@plt>
  408084:	mov	x5, x0
  408088:	add	x4, x19, #0xf8
  40808c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408090:	add	x4, x4, #0x8d8
  408094:	mov	x0, x20
  408098:	add	x2, x2, #0xb50
  40809c:	mov	w3, #0x1c7                 	// #455
  4080a0:	mov	w1, #0x3                   	// #3
  4080a4:	bl	401f50 <ferror@plt+0x7d0>
  4080a8:	mov	w0, #0x11a                 	// #282
  4080ac:	ldp	x19, x20, [sp, #16]
  4080b0:	ldp	x21, x22, [sp, #32]
  4080b4:	ldp	x23, x24, [sp, #48]
  4080b8:	ldp	x25, x26, [sp, #64]
  4080bc:	ldp	x27, x28, [sp, #80]
  4080c0:	ldp	x29, x30, [sp], #352
  4080c4:	ret
  4080c8:	ldr	x0, [x26]
  4080cc:	mov	x1, x26
  4080d0:	bl	407de0 <ferror@plt+0x6660>
  4080d4:	ldr	x0, [x26, #40]
  4080d8:	cbz	x0, 408f40 <ferror@plt+0x77c0>
  4080dc:	ldr	x1, [x26, #24]
  4080e0:	ldr	x0, [x0, x1, lsl #3]
  4080e4:	cbz	x0, 408f40 <ferror@plt+0x77c0>
  4080e8:	ldr	x12, [x26, #64]
  4080ec:	ldrb	w2, [x26, #48]
  4080f0:	b	407ea4 <ferror@plt+0x6724>
  4080f4:	mov	w0, #0x120                 	// #288
  4080f8:	b	4080ac <ferror@plt+0x692c>
  4080fc:	mov	w0, #0x11f                 	// #287
  408100:	b	4080ac <ferror@plt+0x692c>
  408104:	mov	w0, #0x117                 	// #279
  408108:	b	4080ac <ferror@plt+0x692c>
  40810c:	mov	w0, #0x11e                 	// #286
  408110:	b	4080ac <ferror@plt+0x692c>
  408114:	ldrb	w1, [x26, #48]
  408118:	ldr	x0, [x26, #128]
  40811c:	strb	w1, [x23]
  408120:	ldr	x3, [x26, #24]
  408124:	sub	x0, x23, x0
  408128:	ldr	x2, [x26, #40]
  40812c:	sub	w0, w0, #0x1
  408130:	str	w0, [sp, #116]
  408134:	ldr	x5, [x2, x3, lsl #3]
  408138:	ldr	w0, [x5, #56]
  40813c:	cbz	w0, 4089b0 <ferror@plt+0x7230>
  408140:	ldr	w0, [x26, #52]
  408144:	ldr	x11, [x5, #8]
  408148:	sxtw	x0, w0
  40814c:	ldr	x10, [x26, #64]
  408150:	add	x12, x11, x0
  408154:	ldr	x1, [x26, #128]
  408158:	cmp	x10, x12
  40815c:	b.ls	408b00 <ferror@plt+0x7380>  // b.plast
  408160:	add	x0, x0, #0x1
  408164:	add	x0, x11, x0
  408168:	cmp	x10, x0
  40816c:	b.hi	408af4 <ferror@plt+0x7374>  // b.pmore
  408170:	ldr	w0, [x5, #52]
  408174:	sub	x10, x10, x1
  408178:	cbnz	w0, 408830 <ferror@plt+0x70b0>
  40817c:	cmp	x10, #0x1
  408180:	b.ne	4087c8 <ferror@plt+0x7048>  // b.any
  408184:	ldr	w0, [x26, #76]
  408188:	str	x1, [x26, #64]
  40818c:	sub	w0, w0, #0x1
  408190:	str	wzr, [x26, #80]
  408194:	add	w0, w0, w0, lsr #31
  408198:	asr	w0, w0, #1
  40819c:	add	w0, w0, #0x32
  4081a0:	b	407f70 <ferror@plt+0x67f0>
  4081a4:	ldrb	w0, [x26, #48]
  4081a8:	strb	w0, [x23]
  4081ac:	ldr	w2, [x26, #104]
  4081b0:	ldr	x23, [x26, #112]
  4081b4:	b	407f4c <ferror@plt+0x67cc>
  4081b8:	mov	x1, x26
  4081bc:	mov	w0, #0x3                   	// #3
  4081c0:	bl	407c30 <ferror@plt+0x64b0>
  4081c4:	ldrb	w2, [x26, #48]
  4081c8:	ldr	x12, [x26, #64]
  4081cc:	b	407ea4 <ferror@plt+0x6724>
  4081d0:	ldrb	w2, [x26, #48]
  4081d4:	ldr	x12, [x26, #64]
  4081d8:	b	407ea4 <ferror@plt+0x6724>
  4081dc:	ldr	x20, [x26, #128]
  4081e0:	mov	x0, x20
  4081e4:	bl	401400 <strlen@plt>
  4081e8:	mov	x1, x0
  4081ec:	add	x0, x20, #0x1
  4081f0:	sub	x1, x1, #0x2
  4081f4:	bl	4016a0 <strndup@plt>
  4081f8:	ldr	x23, [x26]
  4081fc:	mov	x20, x0
  408200:	ldr	w1, [x23, #56]
  408204:	cbz	x0, 408d60 <ferror@plt+0x75e0>
  408208:	cmp	w1, #0x5
  40820c:	b.gt	4087f4 <ferror@plt+0x7074>
  408210:	ldr	x0, [x23, #32]
  408214:	bl	40a830 <ferror@plt+0x90b0>
  408218:	mov	x24, x0
  40821c:	cbz	x0, 408da4 <ferror@plt+0x7624>
  408220:	ldrb	w0, [x20]
  408224:	cbz	w0, 40829c <ferror@plt+0x6b1c>
  408228:	cmp	w0, #0x2f
  40822c:	b.eq	408e84 <ferror@plt+0x7704>  // b.none
  408230:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408234:	add	x0, x0, #0xd80
  408238:	bl	401740 <getenv@plt>
  40823c:	mov	x28, x0
  408240:	cbz	x0, 408768 <ferror@plt+0x6fe8>
  408244:	adrp	x25, 429000 <ferror@plt+0x27880>
  408248:	add	x0, x25, #0x288
  40824c:	str	x0, [sp, #104]
  408250:	stp	xzr, xzr, [sp, #152]
  408254:	mov	x0, x28
  408258:	mov	w1, #0x3a                  	// #58
  40825c:	bl	4016b0 <strchr@plt>
  408260:	mov	x25, x0
  408264:	cbz	x0, 408e7c <ferror@plt+0x76fc>
  408268:	ldrb	w0, [x25]
  40826c:	strb	wzr, [x25]
  408270:	str	w0, [sp, #112]
  408274:	str	x28, [sp, #152]
  408278:	ldrb	w0, [x28]
  40827c:	cbz	w0, 408754 <ferror@plt+0x6fd4>
  408280:	ldp	x1, x2, [sp, #96]
  408284:	mov	x3, x24
  408288:	mov	x0, x20
  40828c:	bl	40a998 <ferror@plt+0x9218>
  408290:	cmp	w0, #0x0
  408294:	b.le	408780 <ferror@plt+0x7000>
  408298:	cbnz	x25, 408d50 <ferror@plt+0x75d0>
  40829c:	ldr	w0, [x23, #56]
  4082a0:	cmp	w0, #0x2
  4082a4:	b.gt	408dec <ferror@plt+0x766c>
  4082a8:	mov	x0, x20
  4082ac:	bl	401670 <free@plt>
  4082b0:	mov	w0, #0x11a                 	// #282
  4082b4:	b	4080ac <ferror@plt+0x692c>
  4082b8:	mov	x0, x26
  4082bc:	bl	407390 <ferror@plt+0x5c10>
  4082c0:	mov	x1, x26
  4082c4:	add	w0, w0, #0x1
  4082c8:	bl	407408 <ferror@plt+0x5c88>
  4082cc:	ldr	w0, [x26, #84]
  4082d0:	cbz	w0, 4082e4 <ferror@plt+0x6b64>
  4082d4:	mov	x0, x26
  4082d8:	bl	407258 <ferror@plt+0x5ad8>
  4082dc:	ldr	w0, [x26, #84]
  4082e0:	cbnz	w0, 4082d4 <ferror@plt+0x6b54>
  4082e4:	mov	w0, #0x102                 	// #258
  4082e8:	b	4080ac <ferror@plt+0x692c>
  4082ec:	ldr	x0, [x26]
  4082f0:	mov	w2, #0xffffffff            	// #-1
  4082f4:	ldr	x1, [x26, #128]
  4082f8:	ldr	x19, [x26, #144]
  4082fc:	bl	409538 <ferror@plt+0x7db8>
  408300:	mov	w1, w0
  408304:	cmn	w1, #0x1
  408308:	mov	w0, #0x104                 	// #260
  40830c:	str	w1, [x19]
  408310:	b.ne	4080ac <ferror@plt+0x692c>  // b.any
  408314:	b	4080a8 <ferror@plt+0x6928>
  408318:	ldr	x0, [x26]
  40831c:	mov	w3, #0x0                   	// #0
  408320:	ldr	x2, [x26, #128]
  408324:	ldr	x4, [x26, #144]
  408328:	mov	x1, x2
  40832c:	bl	406ce0 <ferror@plt+0x5560>
  408330:	tbnz	w0, #31, 4080a8 <ferror@plt+0x6928>
  408334:	mov	w0, #0x103                 	// #259
  408338:	b	4080ac <ferror@plt+0x692c>
  40833c:	ldr	x0, [x26]
  408340:	mov	w3, #0x10                  	// #16
  408344:	ldr	x1, [x26, #128]
  408348:	ldr	x4, [x26, #144]
  40834c:	add	x2, x1, #0x1
  408350:	bl	406ce0 <ferror@plt+0x5560>
  408354:	tbnz	w0, #31, 4080a8 <ferror@plt+0x6928>
  408358:	ldr	x2, [x26, #144]
  40835c:	mov	w1, #0xefff                	// #61439
  408360:	mov	w0, #0x11c                 	// #284
  408364:	ldr	w2, [x2]
  408368:	cmp	w2, w1
  40836c:	b.le	4080ac <ferror@plt+0x692c>
  408370:	ldr	x20, [x26]
  408374:	ldr	w0, [x20, #56]
  408378:	cmp	w0, #0x2
  40837c:	b.le	4080a8 <ferror@plt+0x6928>
  408380:	mov	w2, #0x5                   	// #5
  408384:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408388:	mov	x0, #0x0                   	// #0
  40838c:	add	x1, x1, #0xde0
  408390:	bl	401700 <dcgettext@plt>
  408394:	mov	x5, x0
  408398:	ldr	x6, [x26, #128]
  40839c:	add	x4, x19, #0xf8
  4083a0:	mov	x0, x20
  4083a4:	add	x4, x4, #0x8d8
  4083a8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4083ac:	mov	w3, #0x18b                 	// #395
  4083b0:	add	x2, x2, #0xb50
  4083b4:	mov	w1, #0x3                   	// #3
  4083b8:	bl	401f50 <ferror@plt+0x7d0>
  4083bc:	mov	w0, #0x11a                 	// #282
  4083c0:	b	4080ac <ferror@plt+0x692c>
  4083c4:	ldr	x1, [x26, #144]
  4083c8:	ldr	x0, [x1]
  4083cc:	cmp	x0, #0x200
  4083d0:	b.eq	408c64 <ferror@plt+0x74e4>  // b.none
  4083d4:	add	x2, x1, x0
  4083d8:	add	x0, x0, #0x1
  4083dc:	ldr	x12, [x26, #64]
  4083e0:	str	x0, [x1]
  4083e4:	mov	w0, #0x22                  	// #34
  4083e8:	strb	w0, [x2, #8]
  4083ec:	ldrb	w2, [x26, #48]
  4083f0:	b	407ea4 <ferror@plt+0x6724>
  4083f4:	ldr	x20, [x26]
  4083f8:	ldr	w0, [x20, #56]
  4083fc:	cmp	w0, #0x2
  408400:	b.le	4080a8 <ferror@plt+0x6928>
  408404:	mov	w2, #0x5                   	// #5
  408408:	adrp	x1, 40d000 <ferror@plt+0xb880>
  40840c:	mov	x0, #0x0                   	// #0
  408410:	add	x1, x1, #0xdb8
  408414:	bl	401700 <dcgettext@plt>
  408418:	mov	x5, x0
  40841c:	add	x4, x19, #0xf8
  408420:	mov	x0, x20
  408424:	add	x4, x4, #0x8d8
  408428:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40842c:	mov	w3, #0x164                 	// #356
  408430:	add	x2, x2, #0xb50
  408434:	mov	w1, #0x3                   	// #3
  408438:	bl	401f50 <ferror@plt+0x7d0>
  40843c:	mov	w0, #0x11a                 	// #282
  408440:	b	4080ac <ferror@plt+0x692c>
  408444:	mov	x0, x26
  408448:	bl	407390 <ferror@plt+0x5c10>
  40844c:	mov	x1, x26
  408450:	add	w0, w0, #0x1
  408454:	bl	407408 <ferror@plt+0x5c88>
  408458:	ldrb	w2, [x26, #48]
  40845c:	ldr	x12, [x26, #64]
  408460:	b	407ea4 <ferror@plt+0x6724>
  408464:	mov	w0, #0x114                 	// #276
  408468:	b	4080ac <ferror@plt+0x692c>
  40846c:	ldr	x0, [x26, #144]
  408470:	ldr	x0, [x0]
  408474:	cmp	x0, #0x200
  408478:	b.eq	408060 <ferror@plt+0x68e0>  // b.none
  40847c:	ldr	x0, [x26, #128]
  408480:	mov	x1, #0x0                   	// #0
  408484:	mov	w2, #0x8                   	// #8
  408488:	add	x0, x0, #0x1
  40848c:	bl	401650 <strtol@plt>
  408490:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  408494:	add	x1, x0, x1
  408498:	cmn	x1, #0x3
  40849c:	b.hi	408d04 <ferror@plt+0x7584>  // b.pmore
  4084a0:	cmp	x0, #0xff
  4084a4:	b.gt	408cb4 <ferror@plt+0x7534>
  4084a8:	ldr	x2, [x26, #144]
  4084ac:	ldr	x12, [x26, #64]
  4084b0:	ldr	x1, [x2]
  4084b4:	add	x3, x2, x1
  4084b8:	add	x1, x1, #0x1
  4084bc:	str	x1, [x2]
  4084c0:	strb	w0, [x3, #8]
  4084c4:	ldrb	w2, [x26, #48]
  4084c8:	b	407ea4 <ferror@plt+0x6724>
  4084cc:	ldr	x2, [x26, #144]
  4084d0:	mov	x1, x26
  4084d4:	mov	w0, #0x2                   	// #2
  4084d8:	str	xzr, [x2]
  4084dc:	strb	wzr, [x2, #8]
  4084e0:	bl	407c30 <ferror@plt+0x64b0>
  4084e4:	ldrb	w2, [x26, #48]
  4084e8:	ldr	x12, [x26, #64]
  4084ec:	b	407ea4 <ferror@plt+0x6724>
  4084f0:	ldr	x2, [x26, #128]
  4084f4:	mov	w0, #0x119                 	// #281
  4084f8:	ldr	x1, [x26, #144]
  4084fc:	ldrb	w2, [x2, #1]
  408500:	str	w2, [x1]
  408504:	b	4080ac <ferror@plt+0x692c>
  408508:	ldr	x2, [x26, #128]
  40850c:	mov	w0, #0x119                 	// #281
  408510:	ldr	x1, [x26, #144]
  408514:	ldrb	w2, [x2, #2]
  408518:	str	w2, [x1]
  40851c:	b	4080ac <ferror@plt+0x692c>
  408520:	mov	w0, #0x1                   	// #1
  408524:	mov	x1, x26
  408528:	bl	407c30 <ferror@plt+0x64b0>
  40852c:	mov	w0, #0x115                 	// #277
  408530:	b	4080ac <ferror@plt+0x692c>
  408534:	mov	x1, x26
  408538:	mov	w0, #0x1                   	// #1
  40853c:	bl	407c30 <ferror@plt+0x64b0>
  408540:	ldr	x0, [x26]
  408544:	ldr	x0, [x0, #72]
  408548:	bl	40af30 <ferror@plt+0x97b0>
  40854c:	mov	w0, #0x108                 	// #264
  408550:	b	4080ac <ferror@plt+0x692c>
  408554:	mov	x12, x23
  408558:	ldrb	w0, [x26, #48]
  40855c:	strb	w0, [x12], #-1
  408560:	str	x24, [x26, #128]
  408564:	sub	x9, x12, x24
  408568:	str	w9, [x26, #56]
  40856c:	str	x12, [x26, #64]
  408570:	ldurb	w0, [x23, #-1]
  408574:	strb	w0, [x26, #48]
  408578:	sturb	wzr, [x23, #-1]
  40857c:	str	x12, [x26, #64]
  408580:	ldrb	w2, [x26, #48]
  408584:	b	407ea4 <ferror@plt+0x6724>
  408588:	mov	w0, #0x11d                 	// #285
  40858c:	b	4080ac <ferror@plt+0x692c>
  408590:	mov	w0, #0x112                 	// #274
  408594:	b	4080ac <ferror@plt+0x692c>
  408598:	mov	w0, #0x111                 	// #273
  40859c:	b	4080ac <ferror@plt+0x692c>
  4085a0:	mov	w0, #0x110                 	// #272
  4085a4:	b	4080ac <ferror@plt+0x692c>
  4085a8:	mov	w0, #0x10f                 	// #271
  4085ac:	b	4080ac <ferror@plt+0x692c>
  4085b0:	mov	w0, #0x10e                 	// #270
  4085b4:	b	4080ac <ferror@plt+0x692c>
  4085b8:	mov	w0, #0x10d                 	// #269
  4085bc:	b	4080ac <ferror@plt+0x692c>
  4085c0:	mov	w0, #0x10c                 	// #268
  4085c4:	b	4080ac <ferror@plt+0x692c>
  4085c8:	mov	w0, #0x10b                 	// #267
  4085cc:	b	4080ac <ferror@plt+0x692c>
  4085d0:	mov	w0, #0x10a                 	// #266
  4085d4:	b	4080ac <ferror@plt+0x692c>
  4085d8:	mov	w0, #0x109                 	// #265
  4085dc:	b	4080ac <ferror@plt+0x692c>
  4085e0:	mov	w0, #0x107                 	// #263
  4085e4:	b	4080ac <ferror@plt+0x692c>
  4085e8:	ldrsw	x1, [x26, #56]
  4085ec:	mov	x2, #0x1                   	// #1
  4085f0:	ldr	x3, [x26, #16]
  4085f4:	ldr	x0, [x26, #128]
  4085f8:	bl	4016c0 <fwrite@plt>
  4085fc:	ldrb	w2, [x26, #48]
  408600:	ldr	x12, [x26, #64]
  408604:	b	407ea4 <ferror@plt+0x6724>
  408608:	ldr	x23, [x26, #128]
  40860c:	mov	x0, x23
  408610:	bl	401400 <strlen@plt>
  408614:	ldr	x2, [x26, #144]
  408618:	mov	x20, x0
  40861c:	ldr	x0, [x2]
  408620:	add	x1, x0, x20
  408624:	cmp	x1, #0x1ff
  408628:	b.hi	408e2c <ferror@plt+0x76ac>  // b.pmore
  40862c:	add	x2, x2, #0x8
  408630:	mov	x1, x23
  408634:	add	x0, x2, x0
  408638:	add	x2, x20, #0x1
  40863c:	bl	4013f0 <memcpy@plt>
  408640:	ldr	x1, [x26, #144]
  408644:	ldr	x12, [x26, #64]
  408648:	ldr	x0, [x1]
  40864c:	add	x20, x0, x20
  408650:	str	x20, [x1]
  408654:	ldrb	w2, [x26, #48]
  408658:	b	407ea4 <ferror@plt+0x6724>
  40865c:	ldr	x1, [x26, #144]
  408660:	ldr	x0, [x1]
  408664:	cmp	x0, #0x200
  408668:	b.eq	408ea0 <ferror@plt+0x7720>  // b.none
  40866c:	add	x2, x1, x0
  408670:	add	x0, x0, #0x1
  408674:	ldr	x12, [x26, #64]
  408678:	str	x0, [x1]
  40867c:	mov	w0, #0xa                   	// #10
  408680:	strb	w0, [x2, #8]
  408684:	ldrb	w2, [x26, #48]
  408688:	b	407ea4 <ferror@plt+0x6724>
  40868c:	ldr	x1, [x26, #144]
  408690:	ldr	x0, [x1]
  408694:	cmp	x0, #0x200
  408698:	b.eq	408ef0 <ferror@plt+0x7770>  // b.none
  40869c:	add	x2, x1, x0
  4086a0:	add	x0, x0, #0x1
  4086a4:	ldr	x12, [x26, #64]
  4086a8:	str	x0, [x1]
  4086ac:	mov	w0, #0x5c                  	// #92
  4086b0:	strb	w0, [x2, #8]
  4086b4:	ldrb	w2, [x26, #48]
  4086b8:	b	407ea4 <ferror@plt+0x6724>
  4086bc:	mov	w0, #0x106                 	// #262
  4086c0:	b	4080ac <ferror@plt+0x692c>
  4086c4:	mov	w0, #0x105                 	// #261
  4086c8:	b	4080ac <ferror@plt+0x692c>
  4086cc:	mov	w0, #0x11b                 	// #283
  4086d0:	b	4080ac <ferror@plt+0x692c>
  4086d4:	mov	w0, #0x113                 	// #275
  4086d8:	b	4080ac <ferror@plt+0x692c>
  4086dc:	mov	w0, #0x1                   	// #1
  4086e0:	mov	x1, x26
  4086e4:	bl	407c30 <ferror@plt+0x64b0>
  4086e8:	mov	w0, #0x118                 	// #280
  4086ec:	b	4080ac <ferror@plt+0x692c>
  4086f0:	ldr	x0, [x26]
  4086f4:	mov	w3, #0x8                   	// #8
  4086f8:	ldr	x1, [x26, #128]
  4086fc:	ldr	x4, [x26, #144]
  408700:	add	x2, x1, #0x2
  408704:	bl	406ce0 <ferror@plt+0x5560>
  408708:	tbnz	w0, #31, 4080a8 <ferror@plt+0x6928>
  40870c:	mov	w0, #0x119                 	// #281
  408710:	b	4080ac <ferror@plt+0x692c>
  408714:	mov	w0, #0x122                 	// #290
  408718:	b	4080ac <ferror@plt+0x692c>
  40871c:	mov	w0, #0x121                 	// #289
  408720:	b	4080ac <ferror@plt+0x692c>
  408724:	ldr	x0, [x26, #144]
  408728:	ldr	w1, [x26, #84]
  40872c:	ldr	x2, [x0]
  408730:	add	x0, x0, x2
  408734:	strb	wzr, [x0, #8]
  408738:	cbz	w1, 40874c <ferror@plt+0x6fcc>
  40873c:	mov	x0, x26
  408740:	bl	407258 <ferror@plt+0x5ad8>
  408744:	ldr	w0, [x26, #84]
  408748:	cbnz	w0, 40873c <ferror@plt+0x6fbc>
  40874c:	mov	w0, #0x116                 	// #278
  408750:	b	4080ac <ferror@plt+0x692c>
  408754:	mov	x2, x24
  408758:	mov	x1, x20
  40875c:	mov	x0, x23
  408760:	bl	407050 <ferror@plt+0x58d0>
  408764:	b	408290 <ferror@plt+0x6b10>
  408768:	mov	x2, x24
  40876c:	mov	x1, x20
  408770:	mov	x0, x23
  408774:	bl	407050 <ferror@plt+0x58d0>
  408778:	cmp	w0, #0x0
  40877c:	b.gt	40829c <ferror@plt+0x6b1c>
  408780:	cmn	w0, #0x1
  408784:	mov	x0, x20
  408788:	b.eq	408f48 <ferror@plt+0x77c8>  // b.none
  40878c:	bl	401670 <free@plt>
  408790:	mov	x2, x26
  408794:	mov	x1, x24
  408798:	mov	x0, x23
  40879c:	bl	407b58 <ferror@plt+0x63d8>
  4087a0:	cmn	w0, #0x1
  4087a4:	b.eq	4080a8 <ferror@plt+0x6928>  // b.none
  4087a8:	ldr	w0, [x26, #84]
  4087ac:	cbz	w0, 4080e8 <ferror@plt+0x6968>
  4087b0:	mov	x0, x26
  4087b4:	bl	407258 <ferror@plt+0x5ad8>
  4087b8:	ldr	w0, [x26, #84]
  4087bc:	cbnz	w0, 4087b0 <ferror@plt+0x7030>
  4087c0:	ldr	x12, [x26, #64]
  4087c4:	b	4080ec <ferror@plt+0x696c>
  4087c8:	ldr	x1, [x2, x3, lsl #3]
  4087cc:	mov	x0, x26
  4087d0:	ldrsw	x2, [x26, #52]
  4087d4:	ldr	x1, [x1, #8]
  4087d8:	add	x1, x1, x2
  4087dc:	str	x1, [x26, #64]
  4087e0:	bl	406c10 <ferror@plt+0x5490>
  4087e4:	mov	w2, w0
  4087e8:	ldr	x23, [x26, #64]
  4087ec:	ldr	x24, [x26, #128]
  4087f0:	b	407f4c <ferror@plt+0x67cc>
  4087f4:	mov	w2, #0x5                   	// #5
  4087f8:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4087fc:	mov	x0, #0x0                   	// #0
  408800:	add	x1, x1, #0xd70
  408804:	bl	401700 <dcgettext@plt>
  408808:	mov	x5, x0
  40880c:	mov	x6, x20
  408810:	add	x4, x21, #0x8e0
  408814:	mov	x0, x23
  408818:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40881c:	mov	w3, #0xf6                  	// #246
  408820:	add	x2, x2, #0xb50
  408824:	mov	w1, #0x6                   	// #6
  408828:	bl	401f50 <ferror@plt+0x7d0>
  40882c:	b	408210 <ferror@plt+0x6a90>
  408830:	sub	w0, w10, #0x1
  408834:	str	w0, [sp, #112]
  408838:	cmp	w0, #0x0
  40883c:	b.le	408868 <ferror@plt+0x70e8>
  408840:	mov	x0, #0x0                   	// #0
  408844:	ldrb	w2, [x1, x0]
  408848:	strb	w2, [x11, x0]
  40884c:	add	x0, x0, #0x1
  408850:	ldr	w2, [sp, #112]
  408854:	cmp	w2, w0
  408858:	b.gt	408844 <ferror@plt+0x70c4>
  40885c:	ldr	x3, [x26, #24]
  408860:	ldr	x2, [x26, #40]
  408864:	ldr	x5, [x2, x3, lsl #3]
  408868:	ldr	w0, [x5, #56]
  40886c:	cmp	w0, #0x2
  408870:	b.eq	4089cc <ferror@plt+0x724c>  // b.none
  408874:	ldr	w0, [x5, #24]
  408878:	ldr	w1, [sp, #112]
  40887c:	sub	w0, w0, w1
  408880:	sub	w0, w0, #0x1
  408884:	cmp	w0, #0x0
  408888:	b.gt	408920 <ferror@plt+0x71a0>
  40888c:	ldr	x1, [x26, #64]
  408890:	b	408900 <ferror@plt+0x7180>
  408894:	ldr	w3, [x5, #24]
  408898:	mov	x2, x26
  40889c:	str	x5, [sp, #104]
  4088a0:	cmp	w3, #0x0
  4088a4:	add	w1, w3, #0x7
  4088a8:	csel	w1, w1, w3, lt  // lt = tstop
  4088ac:	lsl	w10, w3, #1
  4088b0:	add	w1, w3, w1, asr #3
  4088b4:	csel	w1, w1, w10, le
  4088b8:	str	w1, [x5, #24]
  4088bc:	add	w1, w1, #0x2
  4088c0:	sxtw	x1, w1
  4088c4:	bl	4076d8 <ferror@plt+0x5f58>
  4088c8:	ldr	x5, [sp, #104]
  4088cc:	str	x0, [x5, #8]
  4088d0:	cbz	x0, 408914 <ferror@plt+0x7194>
  4088d4:	add	x1, x0, w28, sxtw
  4088d8:	ldr	x2, [x26, #24]
  4088dc:	ldr	x0, [x26, #40]
  4088e0:	ldr	x5, [x0, x2, lsl #3]
  4088e4:	ldr	w2, [sp, #112]
  4088e8:	ldr	w0, [x5, #24]
  4088ec:	str	x1, [x26, #64]
  4088f0:	sub	w0, w0, w2
  4088f4:	sub	w0, w0, #0x1
  4088f8:	cmp	w0, #0x0
  4088fc:	b.gt	408920 <ferror@plt+0x71a0>
  408900:	ldr	w2, [x5, #32]
  408904:	ldr	x0, [x5, #8]
  408908:	sub	x28, x1, x0
  40890c:	cbnz	w2, 408894 <ferror@plt+0x7114>
  408910:	str	xzr, [x5, #8]
  408914:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408918:	add	x0, x0, #0xe60
  40891c:	bl	407228 <ferror@plt+0x5aa8>
  408920:	ldr	w2, [x5, #36]
  408924:	cmp	w0, #0x2, lsl #12
  408928:	mov	w1, #0x2000                	// #8192
  40892c:	csel	w0, w0, w1, le
  408930:	str	w2, [sp, #104]
  408934:	str	w0, [sp, #120]
  408938:	cbz	w2, 408bb4 <ferror@plt+0x7434>
  40893c:	ldrsw	x28, [sp, #112]
  408940:	mov	w1, #0x0                   	// #0
  408944:	ldr	x0, [x26, #8]
  408948:	str	w1, [sp, #104]
  40894c:	bl	401580 <getc@plt>
  408950:	cmn	w0, #0x1
  408954:	ldr	w1, [sp, #104]
  408958:	b.eq	408b94 <ferror@plt+0x7414>  // b.none
  40895c:	ldr	x3, [x26, #24]
  408960:	add	w1, w1, #0x1
  408964:	ldr	x2, [x26, #40]
  408968:	cmp	w0, #0xa
  40896c:	ldr	x2, [x2, x3, lsl #3]
  408970:	ldr	x2, [x2, #8]
  408974:	add	x3, x2, x28
  408978:	b.eq	408c44 <ferror@plt+0x74c4>  // b.none
  40897c:	strb	w0, [x2, x28]
  408980:	add	x28, x28, #0x1
  408984:	ldr	w0, [sp, #120]
  408988:	cmp	w0, w1
  40898c:	b.ne	408944 <ferror@plt+0x71c4>  // b.any
  408990:	str	w1, [x26, #52]
  408994:	ldr	x3, [x26, #24]
  408998:	str	wzr, [sp, #104]
  40899c:	ldr	x2, [x26, #40]
  4089a0:	ldr	x28, [x2, x3, lsl #3]
  4089a4:	str	w1, [x28, #28]
  4089a8:	cbnz	w1, 4089f0 <ferror@plt+0x7270>
  4089ac:	b	4089d4 <ferror@plt+0x7254>
  4089b0:	ldr	w0, [x5, #28]
  4089b4:	ldr	x1, [x26, #8]
  4089b8:	str	w0, [x26, #52]
  4089bc:	str	x1, [x5]
  4089c0:	mov	w1, #0x1                   	// #1
  4089c4:	str	w1, [x5, #56]
  4089c8:	b	408144 <ferror@plt+0x69c4>
  4089cc:	str	wzr, [x26, #52]
  4089d0:	str	wzr, [x5, #28]
  4089d4:	ldr	w0, [sp, #112]
  4089d8:	cbz	w0, 408ac0 <ferror@plt+0x7340>
  4089dc:	ldr	x28, [x2, x3, lsl #3]
  4089e0:	mov	w0, #0x2                   	// #2
  4089e4:	ldr	w1, [x26, #52]
  4089e8:	str	w0, [sp, #104]
  4089ec:	str	w0, [x28, #56]
  4089f0:	ldr	w0, [sp, #112]
  4089f4:	ldr	w3, [x28, #24]
  4089f8:	add	w2, w0, w1
  4089fc:	cmp	w2, w3
  408a00:	ldr	x0, [x28, #8]
  408a04:	b.gt	408a78 <ferror@plt+0x72f8>
  408a08:	str	w2, [x26, #52]
  408a0c:	strb	wzr, [x0, w2, sxtw]
  408a10:	ldr	w4, [sp, #104]
  408a14:	ldr	x2, [x26, #24]
  408a18:	cmp	w4, #0x1
  408a1c:	ldr	x0, [x26, #40]
  408a20:	ldrsw	x1, [x26, #52]
  408a24:	ldr	x0, [x0, x2, lsl #3]
  408a28:	ldr	x0, [x0, #8]
  408a2c:	add	x0, x0, x1
  408a30:	strb	wzr, [x0, #1]
  408a34:	ldr	x3, [x26, #24]
  408a38:	ldr	x2, [x26, #40]
  408a3c:	ldr	x0, [x2, x3, lsl #3]
  408a40:	ldr	x1, [x0, #8]
  408a44:	str	x1, [x26, #128]
  408a48:	b.eq	408184 <ferror@plt+0x6a04>  // b.none
  408a4c:	cmp	w4, #0x2
  408a50:	b.eq	4087c8 <ferror@plt+0x7048>  // b.none
  408a54:	ldr	w0, [sp, #116]
  408a58:	add	x1, x1, w0, sxtw
  408a5c:	str	x1, [x26, #64]
  408a60:	mov	x0, x26
  408a64:	bl	406c10 <ferror@plt+0x5490>
  408a68:	ldr	x12, [x26, #64]
  408a6c:	ldr	x24, [x26, #128]
  408a70:	ldrb	w2, [x12]
  408a74:	b	407eb4 <ferror@plt+0x6734>
  408a78:	add	w3, w2, w1, asr #1
  408a7c:	mov	x2, x26
  408a80:	str	w3, [sp, #120]
  408a84:	sxtw	x1, w3
  408a88:	bl	4076d8 <ferror@plt+0x5f58>
  408a8c:	ldr	x1, [x26, #24]
  408a90:	str	x0, [x28, #8]
  408a94:	ldr	x0, [x26, #40]
  408a98:	ldr	w3, [sp, #120]
  408a9c:	ldr	x5, [x0, x1, lsl #3]
  408aa0:	ldr	x0, [x5, #8]
  408aa4:	cbz	x0, 408ae8 <ferror@plt+0x7368>
  408aa8:	sub	w1, w3, #0x2
  408aac:	ldr	w2, [x26, #52]
  408ab0:	str	w1, [x5, #24]
  408ab4:	ldr	w1, [sp, #112]
  408ab8:	add	w2, w1, w2
  408abc:	b	408a08 <ferror@plt+0x7288>
  408ac0:	ldr	x0, [x26, #8]
  408ac4:	mov	w2, #0x1                   	// #1
  408ac8:	mov	x1, x26
  408acc:	str	w2, [sp, #104]
  408ad0:	bl	407790 <ferror@plt+0x6010>
  408ad4:	ldr	x2, [x26, #24]
  408ad8:	ldr	x0, [x26, #40]
  408adc:	ldr	w1, [x26, #52]
  408ae0:	ldr	x28, [x0, x2, lsl #3]
  408ae4:	b	4089f0 <ferror@plt+0x7270>
  408ae8:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408aec:	add	x0, x0, #0xeb0
  408af0:	bl	407228 <ferror@plt+0x5aa8>
  408af4:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408af8:	add	x0, x0, #0xe28
  408afc:	bl	407228 <ferror@plt+0x5aa8>
  408b00:	ldr	w0, [sp, #116]
  408b04:	add	x1, x1, w0, sxtw
  408b08:	str	x1, [x26, #64]
  408b0c:	mov	x0, x26
  408b10:	bl	406c10 <ferror@plt+0x5490>
  408b14:	sxtw	x4, w0
  408b18:	add	x1, x25, #0x100
  408b1c:	ldr	x12, [x26, #64]
  408b20:	ldrsh	w1, [x1, w0, sxtw #1]
  408b24:	cbz	w1, 408b30 <ferror@plt+0x73b0>
  408b28:	str	w0, [x26, #104]
  408b2c:	str	x12, [x26, #112]
  408b30:	add	x3, x25, #0x4f0
  408b34:	add	x2, x25, #0x900
  408b38:	ldrsh	w1, [x3, x4, lsl #1]
  408b3c:	add	w1, w1, #0x1
  408b40:	sxtw	x5, w1
  408b44:	ldrsh	w1, [x2, w1, sxtw #1]
  408b48:	cmp	w0, w1
  408b4c:	b.eq	408b70 <ferror@plt+0x73f0>  // b.none
  408b50:	add	x9, x25, #0xf28
  408b54:	ldrsh	x4, [x9, x4, lsl #1]
  408b58:	ldrsh	w1, [x3, w4, sxtw #1]
  408b5c:	add	w1, w1, #0x1
  408b60:	sxtw	x5, w1
  408b64:	ldrsh	w1, [x2, w1, sxtw #1]
  408b68:	cmp	w4, w1
  408b6c:	b.ne	408b54 <ferror@plt+0x73d4>  // b.any
  408b70:	add	x0, x21, #0x278
  408b74:	ldr	x24, [x26, #128]
  408b78:	ldrsh	w0, [x0, x5, lsl #1]
  408b7c:	cmp	w0, #0x1f7
  408b80:	b.eq	408b88 <ferror@plt+0x7408>  // b.none
  408b84:	cbnz	w0, 408c4c <ferror@plt+0x74cc>
  408b88:	ldr	w2, [x26, #104]
  408b8c:	ldr	x23, [x26, #112]
  408b90:	b	407f4c <ferror@plt+0x67cc>
  408b94:	ldr	x0, [x26, #8]
  408b98:	str	w1, [sp, #104]
  408b9c:	bl	401780 <ferror@plt>
  408ba0:	ldr	w1, [sp, #104]
  408ba4:	cbz	w0, 408990 <ferror@plt+0x7210>
  408ba8:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408bac:	add	x0, x0, #0xe90
  408bb0:	bl	407228 <ferror@plt+0x5aa8>
  408bb4:	str	x5, [sp, #136]
  408bb8:	bl	401730 <__errno_location@plt>
  408bbc:	mov	x28, x0
  408bc0:	ldrsw	x0, [sp, #120]
  408bc4:	str	x0, [sp, #128]
  408bc8:	ldrsw	x0, [sp, #112]
  408bcc:	str	wzr, [x28]
  408bd0:	str	x0, [sp, #120]
  408bd4:	ldr	x5, [sp, #136]
  408bd8:	b	408c0c <ferror@plt+0x748c>
  408bdc:	ldr	x0, [x26, #8]
  408be0:	bl	401780 <ferror@plt>
  408be4:	cbz	w0, 408c5c <ferror@plt+0x74dc>
  408be8:	ldr	w0, [x28]
  408bec:	cmp	w0, #0x4
  408bf0:	b.ne	408ba8 <ferror@plt+0x7428>  // b.any
  408bf4:	ldr	x0, [x26, #8]
  408bf8:	str	wzr, [x28]
  408bfc:	bl	4016d0 <clearerr@plt>
  408c00:	ldr	x1, [x26, #24]
  408c04:	ldr	x0, [x26, #40]
  408c08:	ldr	x5, [x0, x1, lsl #3]
  408c0c:	mov	x1, #0x1                   	// #1
  408c10:	ldp	x4, x2, [sp, #120]
  408c14:	ldr	x3, [x26, #8]
  408c18:	ldr	x0, [x5, #8]
  408c1c:	add	x0, x0, x4
  408c20:	bl	401660 <fread@plt>
  408c24:	str	w0, [x26, #52]
  408c28:	mov	w1, w0
  408c2c:	cbz	w0, 408bdc <ferror@plt+0x745c>
  408c30:	ldr	x3, [x26, #24]
  408c34:	ldr	x2, [x26, #40]
  408c38:	ldr	x28, [x2, x3, lsl #3]
  408c3c:	str	w0, [x28, #28]
  408c40:	b	4089f0 <ferror@plt+0x7270>
  408c44:	strb	w0, [x3]
  408c48:	b	408990 <ferror@plt+0x7210>
  408c4c:	add	x12, x12, #0x1
  408c50:	str	x12, [x26, #64]
  408c54:	ldrb	w2, [x12]
  408c58:	b	407eb4 <ferror@plt+0x6734>
  408c5c:	ldr	w1, [x26, #52]
  408c60:	b	408994 <ferror@plt+0x7214>
  408c64:	ldr	x20, [x26]
  408c68:	ldr	w0, [x20, #56]
  408c6c:	cmp	w0, #0x2
  408c70:	b.le	4080a8 <ferror@plt+0x6928>
  408c74:	mov	w2, #0x5                   	// #5
  408c78:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408c7c:	mov	x0, #0x0                   	// #0
  408c80:	add	x1, x1, #0xe00
  408c84:	bl	401700 <dcgettext@plt>
  408c88:	mov	x5, x0
  408c8c:	add	x4, x19, #0xf8
  408c90:	mov	x0, x20
  408c94:	add	x4, x4, #0x8d8
  408c98:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408c9c:	mov	w3, #0x1df                 	// #479
  408ca0:	add	x2, x2, #0xb50
  408ca4:	mov	w1, #0x3                   	// #3
  408ca8:	bl	401f50 <ferror@plt+0x7d0>
  408cac:	mov	w0, #0x11a                 	// #282
  408cb0:	b	4080ac <ferror@plt+0x692c>
  408cb4:	ldr	x20, [x26]
  408cb8:	ldr	w0, [x20, #56]
  408cbc:	cmp	w0, #0x2
  408cc0:	b.le	4080a8 <ferror@plt+0x6928>
  408cc4:	mov	w2, #0x5                   	// #5
  408cc8:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408ccc:	mov	x0, #0x0                   	// #0
  408cd0:	add	x1, x1, #0xe10
  408cd4:	bl	401700 <dcgettext@plt>
  408cd8:	mov	x5, x0
  408cdc:	add	x4, x19, #0xf8
  408ce0:	mov	x0, x20
  408ce4:	add	x4, x4, #0x8d8
  408ce8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408cec:	mov	w3, #0x1d7                 	// #471
  408cf0:	add	x2, x2, #0xb50
  408cf4:	mov	w1, #0x3                   	// #3
  408cf8:	bl	401f50 <ferror@plt+0x7d0>
  408cfc:	mov	w0, #0x11a                 	// #282
  408d00:	b	4080ac <ferror@plt+0x692c>
  408d04:	bl	401730 <__errno_location@plt>
  408d08:	ldr	w0, [x0]
  408d0c:	add	x20, sp, #0x98
  408d10:	mov	x2, #0xc8                  	// #200
  408d14:	mov	x1, x20
  408d18:	bl	401440 <__xpg_strerror_r@plt>
  408d1c:	ldr	x0, [x26]
  408d20:	ldr	w1, [x0, #56]
  408d24:	cmp	w1, #0x2
  408d28:	b.le	4080a8 <ferror@plt+0x6928>
  408d2c:	add	x4, x19, #0xf8
  408d30:	mov	x5, x20
  408d34:	add	x4, x4, #0x8d8
  408d38:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408d3c:	mov	w3, #0x1d2                 	// #466
  408d40:	add	x2, x2, #0xb50
  408d44:	mov	w1, #0x3                   	// #3
  408d48:	bl	401f50 <ferror@plt+0x7d0>
  408d4c:	b	4080a8 <ferror@plt+0x6928>
  408d50:	mov	x28, x25
  408d54:	ldrb	w0, [sp, #112]
  408d58:	strb	w0, [x28], #1
  408d5c:	b	408254 <ferror@plt+0x6ad4>
  408d60:	cmp	w1, #0x2
  408d64:	b.le	4080a8 <ferror@plt+0x6928>
  408d68:	mov	w2, #0x5                   	// #5
  408d6c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  408d70:	add	x1, x1, #0x470
  408d74:	bl	401700 <dcgettext@plt>
  408d78:	add	x4, x19, #0xf8
  408d7c:	mov	x5, x0
  408d80:	add	x4, x4, #0x8d8
  408d84:	mov	x0, x23
  408d88:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408d8c:	mov	w3, #0x158                 	// #344
  408d90:	add	x2, x2, #0xb50
  408d94:	mov	w1, #0x3                   	// #3
  408d98:	bl	401f50 <ferror@plt+0x7d0>
  408d9c:	mov	w0, #0x11a                 	// #282
  408da0:	b	4080ac <ferror@plt+0x692c>
  408da4:	ldr	w1, [x23, #56]
  408da8:	cmp	w1, #0x2
  408dac:	b.le	4080a8 <ferror@plt+0x6928>
  408db0:	mov	w2, #0x5                   	// #5
  408db4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  408db8:	add	x1, x1, #0x470
  408dbc:	bl	401700 <dcgettext@plt>
  408dc0:	add	x4, x19, #0xf8
  408dc4:	mov	x5, x0
  408dc8:	add	x4, x4, #0x8e0
  408dcc:	mov	x0, x23
  408dd0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408dd4:	mov	w3, #0xfa                  	// #250
  408dd8:	add	x2, x2, #0xb50
  408ddc:	mov	w1, #0x3                   	// #3
  408de0:	bl	401f50 <ferror@plt+0x7d0>
  408de4:	mov	w0, #0x11a                 	// #282
  408de8:	b	4080ac <ferror@plt+0x692c>
  408dec:	mov	w2, #0x5                   	// #5
  408df0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408df4:	mov	x0, #0x0                   	// #0
  408df8:	add	x1, x1, #0xd98
  408dfc:	bl	401700 <dcgettext@plt>
  408e00:	mov	x5, x0
  408e04:	add	x4, x19, #0xf8
  408e08:	mov	x0, x23
  408e0c:	add	x4, x4, #0x8e0
  408e10:	mov	x6, x20
  408e14:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408e18:	mov	w3, #0x100                 	// #256
  408e1c:	add	x2, x2, #0xb50
  408e20:	mov	w1, #0x3                   	// #3
  408e24:	bl	401f50 <ferror@plt+0x7d0>
  408e28:	b	4082a8 <ferror@plt+0x6b28>
  408e2c:	ldr	x20, [x26]
  408e30:	ldr	w0, [x20, #56]
  408e34:	cmp	w0, #0x2
  408e38:	b.le	4080a8 <ferror@plt+0x6928>
  408e3c:	mov	w2, #0x5                   	// #5
  408e40:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408e44:	mov	x0, #0x0                   	// #0
  408e48:	add	x1, x1, #0xe00
  408e4c:	bl	401700 <dcgettext@plt>
  408e50:	mov	x5, x0
  408e54:	add	x4, x19, #0xf8
  408e58:	mov	x0, x20
  408e5c:	add	x4, x4, #0x8d8
  408e60:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408e64:	mov	w3, #0x1f6                 	// #502
  408e68:	add	x2, x2, #0xb50
  408e6c:	mov	w1, #0x3                   	// #3
  408e70:	bl	401f50 <ferror@plt+0x7d0>
  408e74:	mov	w0, #0x11a                 	// #282
  408e78:	b	4080ac <ferror@plt+0x692c>
  408e7c:	str	wzr, [sp, #112]
  408e80:	b	408274 <ferror@plt+0x6af4>
  408e84:	adrp	x2, 429000 <ferror@plt+0x27880>
  408e88:	add	x2, x2, #0x288
  408e8c:	add	x1, x2, #0x58
  408e90:	mov	x3, x24
  408e94:	mov	x0, x20
  408e98:	bl	40a998 <ferror@plt+0x9218>
  408e9c:	b	408778 <ferror@plt+0x6ff8>
  408ea0:	ldr	x20, [x26]
  408ea4:	ldr	w0, [x20, #56]
  408ea8:	cmp	w0, #0x2
  408eac:	b.le	4080a8 <ferror@plt+0x6928>
  408eb0:	mov	w2, #0x5                   	// #5
  408eb4:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408eb8:	mov	x0, #0x0                   	// #0
  408ebc:	add	x1, x1, #0xe00
  408ec0:	bl	401700 <dcgettext@plt>
  408ec4:	mov	x5, x0
  408ec8:	add	x4, x19, #0xf8
  408ecc:	mov	x0, x20
  408ed0:	add	x4, x4, #0x8d8
  408ed4:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408ed8:	mov	w3, #0x1ed                 	// #493
  408edc:	add	x2, x2, #0xb50
  408ee0:	mov	w1, #0x3                   	// #3
  408ee4:	bl	401f50 <ferror@plt+0x7d0>
  408ee8:	mov	w0, #0x11a                 	// #282
  408eec:	b	4080ac <ferror@plt+0x692c>
  408ef0:	ldr	x20, [x26]
  408ef4:	ldr	w0, [x20, #56]
  408ef8:	cmp	w0, #0x2
  408efc:	b.le	4080a8 <ferror@plt+0x6928>
  408f00:	mov	w2, #0x5                   	// #5
  408f04:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408f08:	mov	x0, #0x0                   	// #0
  408f0c:	add	x1, x1, #0xe00
  408f10:	bl	401700 <dcgettext@plt>
  408f14:	mov	x5, x0
  408f18:	add	x4, x19, #0xf8
  408f1c:	mov	x0, x20
  408f20:	add	x4, x4, #0x8d8
  408f24:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408f28:	mov	w3, #0x1e6                 	// #486
  408f2c:	add	x2, x2, #0xb50
  408f30:	mov	w1, #0x3                   	// #3
  408f34:	bl	401f50 <ferror@plt+0x7d0>
  408f38:	mov	w0, #0x11a                 	// #282
  408f3c:	b	4080ac <ferror@plt+0x692c>
  408f40:	mov	w0, #0x0                   	// #0
  408f44:	b	4080ac <ferror@plt+0x692c>
  408f48:	bl	401670 <free@plt>
  408f4c:	mov	w0, #0x11a                 	// #282
  408f50:	b	4080ac <ferror@plt+0x692c>
  408f54:	nop
  408f58:	stp	x29, x30, [sp, #-32]!
  408f5c:	mov	x29, sp
  408f60:	ldr	x2, [x0, #40]
  408f64:	str	x19, [sp, #16]
  408f68:	mov	x19, x0
  408f6c:	cbnz	x2, 408f94 <ferror@plt+0x7814>
  408f70:	b	408ff4 <ferror@plt+0x7874>
  408f74:	bl	407cd8 <ferror@plt+0x6558>
  408f78:	ldr	x2, [x19, #24]
  408f7c:	mov	x0, x19
  408f80:	ldr	x1, [x19, #40]
  408f84:	str	xzr, [x1, x2, lsl #3]
  408f88:	bl	407d50 <ferror@plt+0x65d0>
  408f8c:	ldr	x2, [x19, #40]
  408f90:	cbz	x2, 408ff4 <ferror@plt+0x7874>
  408f94:	ldr	x0, [x19, #24]
  408f98:	mov	x1, x19
  408f9c:	ldr	x0, [x2, x0, lsl #3]
  408fa0:	cbnz	x0, 408f74 <ferror@plt+0x77f4>
  408fa4:	mov	x0, x2
  408fa8:	mov	x1, x19
  408fac:	bl	407cd0 <ferror@plt+0x6550>
  408fb0:	str	xzr, [x19, #40]
  408fb4:	ldr	x0, [x19, #96]
  408fb8:	mov	x1, x19
  408fbc:	bl	407cd0 <ferror@plt+0x6550>
  408fc0:	stp	xzr, xzr, [x19, #8]
  408fc4:	mov	x1, x19
  408fc8:	str	xzr, [x19, #24]
  408fcc:	mov	x0, x19
  408fd0:	stp	xzr, xzr, [x19, #32]
  408fd4:	stp	xzr, xzr, [x19, #64]
  408fd8:	stur	xzr, [x19, #84]
  408fdc:	str	xzr, [x19, #96]
  408fe0:	bl	407cd0 <ferror@plt+0x6550>
  408fe4:	mov	w0, #0x0                   	// #0
  408fe8:	ldr	x19, [sp, #16]
  408fec:	ldp	x29, x30, [sp], #32
  408ff0:	ret
  408ff4:	mov	x2, #0x0                   	// #0
  408ff8:	b	408fa4 <ferror@plt+0x7824>
  408ffc:	nop
  409000:	stp	x29, x30, [sp, #-128]!
  409004:	mov	x29, sp
  409008:	stp	x21, x22, [sp, #32]
  40900c:	mov	x22, x0
  409010:	adrp	x0, 432000 <ferror@plt+0x30880>
  409014:	stp	x23, x24, [sp, #48]
  409018:	ldr	x1, [x0, #4064]
  40901c:	stp	x25, x26, [sp, #64]
  409020:	adrp	x26, 40f000 <ferror@plt+0xd880>
  409024:	add	x24, x1, #0x1b0
  409028:	add	x26, x26, #0xa48
  40902c:	str	x1, [sp, #96]
  409030:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409034:	adrp	x0, 40f000 <ferror@plt+0xd880>
  409038:	add	x23, x1, #0xa20
  40903c:	add	x0, x0, #0xa40
  409040:	add	x1, sp, #0x70
  409044:	mov	x25, #0x0                   	// #0
  409048:	stp	x19, x20, [sp, #16]
  40904c:	stp	x27, x28, [sp, #80]
  409050:	str	x1, [sp, #104]
  409054:	str	x0, [sp, #120]
  409058:	mov	x3, x23
  40905c:	mov	x2, x26
  409060:	mov	w1, #0x1                   	// #1
  409064:	mov	x0, x22
  409068:	bl	401620 <__fprintf_chk@plt>
  40906c:	mov	w21, #0x0                   	// #0
  409070:	ldr	x1, [sp, #96]
  409074:	mov	x0, x23
  409078:	add	x19, x1, #0x30
  40907c:	bl	401400 <strlen@plt>
  409080:	mov	x20, x0
  409084:	adrp	x0, 40f000 <ferror@plt+0xd880>
  409088:	add	x28, x0, #0xa30
  40908c:	b	4090ac <ferror@plt+0x792c>
  409090:	mov	w21, w27
  409094:	add	x0, x28, x20
  409098:	mov	x1, x22
  40909c:	bl	401410 <fputs@plt>
  4090a0:	cmp	x24, x19
  4090a4:	b.eq	4090d8 <ferror@plt+0x7958>  // b.none
  4090a8:	ldr	x28, [x19], #24
  4090ac:	mov	x2, x20
  4090b0:	mov	x1, x23
  4090b4:	mov	x0, x28
  4090b8:	bl	4014f0 <strncmp@plt>
  4090bc:	cbnz	w0, 4090a0 <ferror@plt+0x7920>
  4090c0:	add	w27, w21, #0x1
  4090c4:	cbz	w21, 409090 <ferror@plt+0x7910>
  4090c8:	mov	x1, x22
  4090cc:	mov	w0, #0x2c                  	// #44
  4090d0:	bl	401460 <fputc@plt>
  4090d4:	b	409090 <ferror@plt+0x7910>
  4090d8:	add	x25, x25, #0x8
  4090dc:	mov	x1, x22
  4090e0:	mov	w0, #0x7d                  	// #125
  4090e4:	bl	401460 <fputc@plt>
  4090e8:	cmp	x25, #0x10
  4090ec:	b.ne	40918c <ferror@plt+0x7a0c>  // b.any
  4090f0:	adrp	x0, 432000 <ferror@plt+0x30880>
  4090f4:	adrp	x20, 40d000 <ferror@plt+0xb880>
  4090f8:	adrp	x23, 40f000 <ferror@plt+0xd880>
  4090fc:	add	x20, x20, #0x28
  409100:	ldr	x21, [x0, #4064]
  409104:	adrp	x0, 40f000 <ferror@plt+0xd880>
  409108:	add	x23, x23, #0xa50
  40910c:	add	x24, x0, #0xa20
  409110:	add	x21, x21, #0x18
  409114:	adrp	x0, 40f000 <ferror@plt+0xd880>
  409118:	add	x25, x0, #0xa40
  40911c:	b	409124 <ferror@plt+0x79a4>
  409120:	ldr	x20, [x21], #24
  409124:	mov	x1, x24
  409128:	mov	x0, x20
  40912c:	mov	x2, #0x9                   	// #9
  409130:	bl	4014f0 <strncmp@plt>
  409134:	cbz	w0, 409160 <ferror@plt+0x79e0>
  409138:	mov	x1, x25
  40913c:	mov	x0, x20
  409140:	mov	x2, #0x5                   	// #5
  409144:	bl	4014f0 <strncmp@plt>
  409148:	cbz	w0, 409160 <ferror@plt+0x79e0>
  40914c:	mov	x3, x20
  409150:	mov	x2, x23
  409154:	mov	x0, x22
  409158:	mov	w1, #0x1                   	// #1
  40915c:	bl	401620 <__fprintf_chk@plt>
  409160:	cmp	x21, x19
  409164:	b.ne	409120 <ferror@plt+0x79a0>  // b.any
  409168:	mov	x1, x22
  40916c:	mov	w0, #0xa                   	// #10
  409170:	ldp	x19, x20, [sp, #16]
  409174:	ldp	x21, x22, [sp, #32]
  409178:	ldp	x23, x24, [sp, #48]
  40917c:	ldp	x25, x26, [sp, #64]
  409180:	ldp	x27, x28, [sp, #80]
  409184:	ldp	x29, x30, [sp], #128
  409188:	b	401460 <fputc@plt>
  40918c:	mov	x1, x22
  409190:	mov	w0, #0x2c                  	// #44
  409194:	bl	401460 <fputc@plt>
  409198:	ldr	x0, [sp, #104]
  40919c:	ldr	x23, [x25, x0]
  4091a0:	b	409058 <ferror@plt+0x78d8>
  4091a4:	nop
  4091a8:	cbz	x0, 4091d0 <ferror@plt+0x7a50>
  4091ac:	ldrh	w0, [x0, #60]
  4091b0:	cmp	w0, #0x11
  4091b4:	b.hi	4091d0 <ferror@plt+0x7a50>  // b.pmore
  4091b8:	adrp	x1, 432000 <ferror@plt+0x30880>
  4091bc:	sbfiz	x2, x0, #1, #32
  4091c0:	add	x0, x2, w0, sxtw
  4091c4:	ldr	x1, [x1, #4064]
  4091c8:	ldr	x0, [x1, x0, lsl #3]
  4091cc:	ret
  4091d0:	mov	x0, #0x0                   	// #0
  4091d4:	ret
  4091d8:	stp	x29, x30, [sp, #-48]!
  4091dc:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4091e0:	mov	x29, sp
  4091e4:	stp	x19, x20, [sp, #16]
  4091e8:	adrp	x20, 432000 <ferror@plt+0x30880>
  4091ec:	mov	w19, #0x0                   	// #0
  4091f0:	ldr	x20, [x20, #4064]
  4091f4:	stp	x21, x22, [sp, #32]
  4091f8:	mov	x21, x0
  4091fc:	mov	x22, x1
  409200:	add	x0, x2, #0x28
  409204:	add	x20, x20, #0x18
  409208:	b	409210 <ferror@plt+0x7a90>
  40920c:	ldr	x0, [x20], #24
  409210:	mov	x1, x22
  409214:	bl	401560 <strcasecmp@plt>
  409218:	add	w2, w19, #0x1
  40921c:	cbz	w0, 409240 <ferror@plt+0x7ac0>
  409220:	and	w19, w2, #0xffff
  409224:	cmp	w19, #0x12
  409228:	b.ne	40920c <ferror@plt+0x7a8c>  // b.any
  40922c:	mov	w0, #0x1                   	// #1
  409230:	ldp	x19, x20, [sp, #16]
  409234:	ldp	x21, x22, [sp, #32]
  409238:	ldp	x29, x30, [sp], #48
  40923c:	ret
  409240:	strh	w19, [x21, #60]
  409244:	ldp	x19, x20, [sp, #16]
  409248:	ldp	x21, x22, [sp, #32]
  40924c:	ldp	x29, x30, [sp], #48
  409250:	ret
  409254:	nop
  409258:	stp	x29, x30, [sp, #-48]!
  40925c:	cmp	w1, #0xe
  409260:	mov	x29, sp
  409264:	stp	x19, x20, [sp, #16]
  409268:	mov	w19, w1
  40926c:	str	x21, [sp, #32]
  409270:	b.gt	409298 <ferror@plt+0x7b18>
  409274:	adrp	x6, 432000 <ferror@plt+0x30880>
  409278:	ldr	x6, [x6, #4048]
  40927c:	add	x19, x6, w1, sxtw #4
  409280:	ldrh	w21, [x19, #8]
  409284:	mov	w0, w21
  409288:	ldp	x19, x20, [sp, #16]
  40928c:	ldr	x21, [sp, #32]
  409290:	ldp	x29, x30, [sp], #48
  409294:	ret
  409298:	mov	x20, x0
  40929c:	ldr	w0, [x0, #56]
  4092a0:	mov	w21, #0x0                   	// #0
  4092a4:	cmp	w0, #0x2
  4092a8:	b.le	409284 <ferror@plt+0x7b04>
  4092ac:	mov	w2, #0x5                   	// #5
  4092b0:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4092b4:	mov	x0, #0x0                   	// #0
  4092b8:	add	x1, x1, #0xa58
  4092bc:	bl	401700 <dcgettext@plt>
  4092c0:	mov	x5, x0
  4092c4:	mov	w6, w19
  4092c8:	mov	x0, x20
  4092cc:	mov	w3, #0x97                  	// #151
  4092d0:	mov	w1, #0x3                   	// #3
  4092d4:	adrp	x4, 416000 <ferror@plt+0x14880>
  4092d8:	adrp	x2, 40f000 <ferror@plt+0xd880>
  4092dc:	add	x4, x4, #0x10
  4092e0:	add	x2, x2, #0xa80
  4092e4:	bl	401f50 <ferror@plt+0x7d0>
  4092e8:	mov	w0, w21
  4092ec:	ldp	x19, x20, [sp, #16]
  4092f0:	ldr	x21, [sp, #32]
  4092f4:	ldp	x29, x30, [sp], #48
  4092f8:	ret
  4092fc:	nop
  409300:	stp	x29, x30, [sp, #-48]!
  409304:	mov	x29, sp
  409308:	stp	x19, x20, [sp, #16]
  40930c:	mov	w19, w2
  409310:	mov	w20, w1
  409314:	stp	x21, x22, [sp, #32]
  409318:	mov	x21, x0
  40931c:	bl	409258 <ferror@plt+0x7ad8>
  409320:	cbz	w0, 40935c <ferror@plt+0x7bdc>
  409324:	adrp	x2, 432000 <ferror@plt+0x30880>
  409328:	sbfiz	x3, x20, #4, #32
  40932c:	ldr	x2, [x2, #4048]
  409330:	add	x0, x2, x3
  409334:	ldrh	w0, [x0, #8]
  409338:	cmp	w0, w19
  40933c:	b.le	409374 <ferror@plt+0x7bf4>
  409340:	ldr	x0, [x2, x3]
  409344:	ldr	x22, [x0, w19, sxtw #3]
  409348:	mov	x0, x22
  40934c:	ldp	x19, x20, [sp, #16]
  409350:	ldp	x21, x22, [sp, #32]
  409354:	ldp	x29, x30, [sp], #48
  409358:	ret
  40935c:	mov	x22, #0x0                   	// #0
  409360:	mov	x0, x22
  409364:	ldp	x19, x20, [sp, #16]
  409368:	ldp	x21, x22, [sp, #32]
  40936c:	ldp	x29, x30, [sp], #48
  409370:	ret
  409374:	ldr	w0, [x21, #56]
  409378:	mov	x22, #0x0                   	// #0
  40937c:	cmp	w0, #0x2
  409380:	b.le	409348 <ferror@plt+0x7bc8>
  409384:	mov	w2, #0x5                   	// #5
  409388:	adrp	x1, 40f000 <ferror@plt+0xd880>
  40938c:	mov	x0, #0x0                   	// #0
  409390:	add	x1, x1, #0xa88
  409394:	bl	401700 <dcgettext@plt>
  409398:	mov	x5, x0
  40939c:	adrp	x4, 416000 <ferror@plt+0x14880>
  4093a0:	add	x4, x4, #0x10
  4093a4:	mov	w7, w19
  4093a8:	mov	w6, w20
  4093ac:	mov	x0, x21
  4093b0:	add	x4, x4, #0x10
  4093b4:	adrp	x2, 40f000 <ferror@plt+0xd880>
  4093b8:	mov	w3, #0xa5                  	// #165
  4093bc:	add	x2, x2, #0xa80
  4093c0:	mov	w1, #0x3                   	// #3
  4093c4:	bl	401f50 <ferror@plt+0x7d0>
  4093c8:	b	409348 <ferror@plt+0x7bc8>
  4093cc:	nop
  4093d0:	stp	x29, x30, [sp, #-16]!
  4093d4:	mov	x29, sp
  4093d8:	bl	409300 <ferror@plt+0x7b80>
  4093dc:	cbz	x0, 4093e8 <ferror@plt+0x7c68>
  4093e0:	ldp	x29, x30, [sp], #16
  4093e4:	b	401590 <strdup@plt>
  4093e8:	ldp	x29, x30, [sp], #16
  4093ec:	ret
  4093f0:	mov	x2, x0
  4093f4:	tbnz	w1, #31, 4094e8 <ferror@plt+0x7d68>
  4093f8:	cmp	w1, #0xfff
  4093fc:	b.gt	409464 <ferror@plt+0x7ce4>
  409400:	cmp	w1, #0x7f
  409404:	b.le	409504 <ferror@plt+0x7d84>
  409408:	asr	w3, w1, #8
  40940c:	cmp	w3, #0x8
  409410:	b.eq	4094e8 <ferror@plt+0x7d68>  // b.none
  409414:	cmp	w3, #0xb
  409418:	b.eq	4094fc <ferror@plt+0x7d7c>  // b.none
  40941c:	cbnz	w3, 4094f0 <ferror@plt+0x7d70>
  409420:	adrp	x3, 432000 <ferror@plt+0x30880>
  409424:	ldrh	w0, [x2, #60]
  409428:	ldr	x2, [x3, #4064]
  40942c:	add	x0, x0, x0, lsl #1
  409430:	add	x2, x2, x0, lsl #3
  409434:	ldr	x0, [x2, #8]
  409438:	cbz	x0, 409460 <ferror@plt+0x7ce0>
  40943c:	ldrh	w2, [x2, #16]
  409440:	cmp	w2, w1
  409444:	b.gt	4094e8 <ferror@plt+0x7d68>
  409448:	sub	w1, w1, w2
  40944c:	add	x1, x0, w1, sxtw #4
  409450:	ldr	x0, [x1, #8]
  409454:	ldrb	w1, [x0]
  409458:	cmp	w1, #0x0
  40945c:	csel	x0, x0, xzr, ne  // ne = any
  409460:	ret
  409464:	eor	w2, w1, #0xf000
  409468:	cmp	w2, #0x7f
  40946c:	b.le	409510 <ferror@plt+0x7d90>
  409470:	adrp	x6, 432000 <ferror@plt+0x30880>
  409474:	adrp	x1, 429000 <ferror@plt+0x27880>
  409478:	mov	w7, #0xff                  	// #255
  40947c:	add	x1, x1, #0x390
  409480:	ldr	x6, [x6, #4064]
  409484:	add	x4, x6, #0x10
  409488:	add	x6, x6, #0x1c0
  40948c:	cbnz	x1, 4094a4 <ferror@plt+0x7d24>
  409490:	add	x4, x4, #0x18
  409494:	cmp	x4, x6
  409498:	b.eq	4094e8 <ferror@plt+0x7d68>  // b.none
  40949c:	ldur	x1, [x4, #-8]
  4094a0:	cbz	x1, 409490 <ferror@plt+0x7d10>
  4094a4:	ldrh	w0, [x4]
  4094a8:	cmp	w0, #0xff
  4094ac:	b.hi	409490 <ferror@plt+0x7d10>  // b.pmore
  4094b0:	sub	w3, w7, w0
  4094b4:	add	x3, x3, #0x1
  4094b8:	add	x3, x1, x3, lsl #4
  4094bc:	b	4094cc <ferror@plt+0x7d4c>
  4094c0:	add	x1, x1, #0x10
  4094c4:	cmp	x3, x1
  4094c8:	b.eq	409490 <ferror@plt+0x7d10>  // b.none
  4094cc:	ldrh	w0, [x1]
  4094d0:	cmp	w0, w2
  4094d4:	b.ne	4094c0 <ferror@plt+0x7d40>  // b.any
  4094d8:	ldr	x0, [x1, #8]
  4094dc:	ldrb	w5, [x0]
  4094e0:	cbz	w5, 4094c0 <ferror@plt+0x7d40>
  4094e4:	ret
  4094e8:	mov	x0, #0x0                   	// #0
  4094ec:	ret
  4094f0:	and	w2, w1, #0xff
  4094f4:	mov	w1, w3
  4094f8:	b	409300 <ferror@plt+0x7b80>
  4094fc:	and	w1, w1, #0xff
  409500:	b	409420 <ferror@plt+0x7ca0>
  409504:	mov	w2, w1
  409508:	mov	w1, #0x0                   	// #0
  40950c:	b	409300 <ferror@plt+0x7b80>
  409510:	mov	w1, #0x0                   	// #0
  409514:	b	409300 <ferror@plt+0x7b80>
  409518:	stp	x29, x30, [sp, #-16]!
  40951c:	mov	x29, sp
  409520:	bl	4093f0 <ferror@plt+0x7c70>
  409524:	cbz	x0, 409530 <ferror@plt+0x7db0>
  409528:	ldp	x29, x30, [sp], #16
  40952c:	b	401590 <strdup@plt>
  409530:	ldp	x29, x30, [sp], #16
  409534:	ret
  409538:	stp	x29, x30, [sp, #-96]!
  40953c:	mov	x29, sp
  409540:	stp	x23, x24, [sp, #48]
  409544:	adrp	x23, 432000 <ferror@plt+0x30880>
  409548:	adrp	x24, 40f000 <ferror@plt+0xd880>
  40954c:	ldr	x23, [x23, #4048]
  409550:	add	x24, x24, #0xae0
  409554:	stp	x19, x20, [sp, #16]
  409558:	mov	x20, x1
  40955c:	add	x23, x23, #0x8
  409560:	stp	x21, x22, [sp, #32]
  409564:	mov	x21, x0
  409568:	mov	w22, w2
  40956c:	stp	x25, x26, [sp, #64]
  409570:	stp	x27, x28, [sp, #80]
  409574:	cmn	w22, #0x1
  409578:	b.ne	409584 <ferror@plt+0x7e04>  // b.any
  40957c:	ldr	w22, [x21]
  409580:	ubfx	x22, x22, #4, #1
  409584:	mov	x1, x24
  409588:	mov	x0, x20
  40958c:	mov	x2, #0x5                   	// #5
  409590:	bl	4014f0 <strncmp@plt>
  409594:	mov	w19, w0
  409598:	cbnz	w0, 4096c0 <ferror@plt+0x7f40>
  40959c:	add	x1, x20, #0x5
  4095a0:	mov	x0, x21
  4095a4:	mov	w2, #0x0                   	// #0
  4095a8:	bl	409538 <ferror@plt+0x7db8>
  4095ac:	cmp	wzr, w0, lsr #8
  4095b0:	b.eq	409824 <ferror@plt+0x80a4>  // b.none
  4095b4:	cmp	w22, #0x1
  4095b8:	b.eq	4096a0 <ferror@plt+0x7f20>  // b.none
  4095bc:	adrp	x25, 432000 <ferror@plt+0x30880>
  4095c0:	ldrh	w0, [x21, #60]
  4095c4:	ldr	x1, [x25, #4064]
  4095c8:	add	x0, x0, x0, lsl #1
  4095cc:	add	x0, x1, x0, lsl #3
  4095d0:	ldrh	w26, [x0, #16]
  4095d4:	ldr	x19, [x0, #8]
  4095d8:	cmp	w26, #0xff
  4095dc:	mov	w27, #0x100                 	// #256
  4095e0:	b.hi	40961c <ferror@plt+0x7e9c>  // b.pmore
  4095e4:	nop
  4095e8:	ldr	x1, [x19, #8]
  4095ec:	mov	x0, x20
  4095f0:	add	x19, x19, #0x10
  4095f4:	ldrb	w2, [x1]
  4095f8:	cbz	w2, 409604 <ferror@plt+0x7e84>
  4095fc:	bl	401630 <strcmp@plt>
  409600:	cbz	w0, 409710 <ferror@plt+0x7f90>
  409604:	add	w1, w26, #0x1
  409608:	and	w26, w1, #0xffff
  40960c:	cmp	w27, w1, uxth
  409610:	b.hi	4095e8 <ferror@plt+0x7e68>  // b.pmore
  409614:	cmp	w22, #0x1
  409618:	b.eq	4096f0 <ferror@plt+0x7f70>  // b.none
  40961c:	mov	w27, #0x100                 	// #256
  409620:	mov	w26, #0x0                   	// #0
  409624:	nop
  409628:	mov	w2, w26
  40962c:	mov	w1, #0x0                   	// #0
  409630:	mov	x0, x21
  409634:	bl	409300 <ferror@plt+0x7b80>
  409638:	mov	w19, w26
  40963c:	mov	x1, x0
  409640:	add	w26, w26, #0x1
  409644:	mov	x0, x20
  409648:	bl	401630 <strcmp@plt>
  40964c:	cbz	w0, 4096a0 <ferror@plt+0x7f20>
  409650:	cmp	w26, w27
  409654:	b.ne	409628 <ferror@plt+0x7ea8>  // b.any
  409658:	mov	x28, #0x1                   	// #1
  40965c:	mov	w27, #0x100                 	// #256
  409660:	mov	w26, w28
  409664:	mov	w19, #0x0                   	// #0
  409668:	cbnz	w27, 40967c <ferror@plt+0x7efc>
  40966c:	b	4096f8 <ferror@plt+0x7f78>
  409670:	add	w19, w19, #0x1
  409674:	cmp	w27, w19, uxth
  409678:	b.ls	4096f8 <ferror@plt+0x7f78>  // b.plast
  40967c:	mov	w2, w19
  409680:	mov	w1, w26
  409684:	mov	x0, x21
  409688:	bl	409300 <ferror@plt+0x7b80>
  40968c:	mov	x1, x0
  409690:	mov	x0, x20
  409694:	bl	401630 <strcmp@plt>
  409698:	cbnz	w0, 409670 <ferror@plt+0x7ef0>
  40969c:	orr	w19, w19, w26, lsl #8
  4096a0:	mov	w0, w19
  4096a4:	ldp	x19, x20, [sp, #16]
  4096a8:	ldp	x21, x22, [sp, #32]
  4096ac:	ldp	x23, x24, [sp, #48]
  4096b0:	ldp	x25, x26, [sp, #64]
  4096b4:	ldp	x27, x28, [sp, #80]
  4096b8:	ldp	x29, x30, [sp], #96
  4096bc:	ret
  4096c0:	adrp	x25, 432000 <ferror@plt+0x30880>
  4096c4:	ldrh	w0, [x21, #60]
  4096c8:	cmp	w22, #0x1
  4096cc:	ldr	x1, [x25, #4064]
  4096d0:	add	x0, x0, x0, lsl #1
  4096d4:	add	x0, x1, x0, lsl #3
  4096d8:	ldrh	w26, [x0, #16]
  4096dc:	ldr	x19, [x0, #8]
  4096e0:	b.ne	4095d8 <ferror@plt+0x7e58>  // b.any
  4096e4:	cmp	w26, #0x7f
  4096e8:	mov	w27, #0x80                  	// #128
  4096ec:	b.ls	4095e8 <ferror@plt+0x7e68>  // b.plast
  4096f0:	mov	w27, #0x80                  	// #128
  4096f4:	b	409620 <ferror@plt+0x7ea0>
  4096f8:	add	x28, x28, #0x1
  4096fc:	cmp	x28, #0xf
  409700:	b.eq	409734 <ferror@plt+0x7fb4>  // b.none
  409704:	lsl	x0, x28, #4
  409708:	ldrh	w27, [x0, x23]
  40970c:	b	409660 <ferror@plt+0x7ee0>
  409710:	mov	w19, w26
  409714:	mov	w0, w19
  409718:	ldp	x19, x20, [sp, #16]
  40971c:	ldp	x21, x22, [sp, #32]
  409720:	ldp	x23, x24, [sp, #48]
  409724:	ldp	x25, x26, [sp, #64]
  409728:	ldp	x27, x28, [sp, #80]
  40972c:	ldp	x29, x30, [sp], #96
  409730:	ret
  409734:	adrp	x26, 432000 <ferror@plt+0x30880>
  409738:	adrp	x1, 40f000 <ferror@plt+0xd880>
  40973c:	mov	x19, #0x0                   	// #0
  409740:	add	x1, x1, #0xac0
  409744:	ldr	x26, [x26, #4032]
  409748:	b	409758 <ferror@plt+0x7fd8>
  40974c:	cmp	x19, #0x40
  409750:	b.eq	409784 <ferror@plt+0x8004>  // b.none
  409754:	ldr	x1, [x1, x26]
  409758:	and	w27, w19, #0xffff
  40975c:	add	x19, x19, #0x1
  409760:	mov	x0, x20
  409764:	bl	401630 <strcmp@plt>
  409768:	lsl	x1, x19, #4
  40976c:	cbnz	w0, 40974c <ferror@plt+0x7fcc>
  409770:	adrp	x0, 432000 <ferror@plt+0x30880>
  409774:	ldr	x0, [x0, #4032]
  409778:	add	x27, x0, w27, sxtw #4
  40977c:	ldr	x20, [x27, #8]
  409780:	b	409574 <ferror@plt+0x7df4>
  409784:	cmp	w22, #0x1
  409788:	b.eq	40982c <ferror@plt+0x80ac>  // b.none
  40978c:	adrp	x24, 40f000 <ferror@plt+0xd880>
  409790:	adrp	x23, 429000 <ferror@plt+0x27880>
  409794:	add	x1, x24, #0xad0
  409798:	add	x23, x23, #0x390
  40979c:	mov	x22, #0x0                   	// #0
  4097a0:	b	4097b0 <ferror@plt+0x8030>
  4097a4:	cmp	x22, #0x60
  4097a8:	b.eq	409964 <ferror@plt+0x81e4>  // b.none
  4097ac:	ldr	x1, [x1, #8]
  4097b0:	and	w19, w22, #0xffff
  4097b4:	add	x22, x22, #0x1
  4097b8:	mov	x0, x20
  4097bc:	bl	401630 <strcmp@plt>
  4097c0:	add	x1, x23, x22, lsl #4
  4097c4:	cbnz	w0, 4097a4 <ferror@plt+0x8024>
  4097c8:	ldr	w0, [x21, #56]
  4097cc:	cmp	w0, #0x5
  4097d0:	b.gt	4097dc <ferror@plt+0x805c>
  4097d4:	add	w19, w19, #0xa0
  4097d8:	b	4096a0 <ferror@plt+0x7f20>
  4097dc:	mov	w2, #0x5                   	// #5
  4097e0:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4097e4:	mov	x0, #0x0                   	// #0
  4097e8:	add	x1, x1, #0xae8
  4097ec:	bl	401700 <dcgettext@plt>
  4097f0:	add	w19, w19, #0xa0
  4097f4:	adrp	x4, 416000 <ferror@plt+0x14880>
  4097f8:	add	x4, x4, #0x10
  4097fc:	mov	x5, x0
  409800:	mov	x6, x20
  409804:	mov	x0, x21
  409808:	add	x4, x4, #0x18
  40980c:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409810:	mov	w3, #0x154                 	// #340
  409814:	add	x2, x2, #0xa80
  409818:	mov	w1, #0x6                   	// #6
  40981c:	bl	401f50 <ferror@plt+0x7d0>
  409820:	b	4096a0 <ferror@plt+0x7f20>
  409824:	orr	w19, w0, #0x800
  409828:	b	4096a0 <ferror@plt+0x7f20>
  40982c:	ldrh	w24, [x21, #60]
  409830:	ldr	x1, [x25, #4064]
  409834:	sbfiz	x0, x24, #1, #32
  409838:	add	x0, x0, w24, sxtw
  40983c:	add	x0, x1, x0, lsl #3
  409840:	ldr	x19, [x0, #8]
  409844:	cbz	x19, 409894 <ferror@plt+0x8114>
  409848:	ldrh	w0, [x0, #16]
  40984c:	cmp	w0, #0xff
  409850:	b.hi	409894 <ferror@plt+0x8114>  // b.pmore
  409854:	mov	w22, #0xff                  	// #255
  409858:	sub	w22, w22, w0
  40985c:	ubfiz	x22, x22, #4, #16
  409860:	add	x22, x22, #0x10
  409864:	add	x22, x19, x22
  409868:	b	409878 <ferror@plt+0x80f8>
  40986c:	add	x19, x19, #0x10
  409870:	cmp	x19, x22
  409874:	b.eq	409894 <ferror@plt+0x8114>  // b.none
  409878:	ldr	x1, [x19, #8]
  40987c:	mov	x0, x20
  409880:	bl	401630 <strcmp@plt>
  409884:	cbnz	w0, 40986c <ferror@plt+0x80ec>
  409888:	ldrh	w19, [x19]
  40988c:	eor	w19, w19, #0xf000
  409890:	b	4096a0 <ferror@plt+0x7f20>
  409894:	ldr	x19, [x25, #4064]
  409898:	mov	w26, #0xff                  	// #255
  40989c:	mov	w25, #0x0                   	// #0
  4098a0:	add	x19, x19, #0x8
  4098a4:	cmp	w24, w25
  4098a8:	b.eq	4098b4 <ferror@plt+0x8134>  // b.none
  4098ac:	ldr	x22, [x19]
  4098b0:	cbnz	x22, 40991c <ferror@plt+0x819c>
  4098b4:	add	w25, w25, #0x1
  4098b8:	add	x19, x19, #0x18
  4098bc:	and	w25, w25, #0xffff
  4098c0:	cmp	w25, #0x12
  4098c4:	b.ne	4098a4 <ferror@plt+0x8124>  // b.any
  4098c8:	ldr	w0, [x21, #56]
  4098cc:	mov	w19, #0xffffffff            	// #-1
  4098d0:	cmp	w0, #0x2
  4098d4:	b.le	4096a0 <ferror@plt+0x7f20>
  4098d8:	mov	w2, #0x5                   	// #5
  4098dc:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4098e0:	mov	x0, #0x0                   	// #0
  4098e4:	add	x1, x1, #0xb60
  4098e8:	bl	401700 <dcgettext@plt>
  4098ec:	mov	x5, x0
  4098f0:	adrp	x4, 416000 <ferror@plt+0x14880>
  4098f4:	add	x4, x4, #0x10
  4098f8:	mov	x6, x20
  4098fc:	mov	x0, x21
  409900:	add	x4, x4, #0x18
  409904:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409908:	mov	w3, #0x171                 	// #369
  40990c:	add	x2, x2, #0xa80
  409910:	mov	w1, #0x3                   	// #3
  409914:	bl	401f50 <ferror@plt+0x7d0>
  409918:	b	4096a0 <ferror@plt+0x7f20>
  40991c:	ldrh	w0, [x19, #8]
  409920:	cmp	w0, #0xff
  409924:	b.hi	4098b4 <ferror@plt+0x8134>  // b.pmore
  409928:	sub	w23, w26, w0
  40992c:	ubfiz	x23, x23, #4, #16
  409930:	add	x23, x23, #0x10
  409934:	add	x23, x22, x23
  409938:	b	409948 <ferror@plt+0x81c8>
  40993c:	add	x22, x22, #0x10
  409940:	cmp	x22, x23
  409944:	b.eq	4098b4 <ferror@plt+0x8134>  // b.none
  409948:	ldr	x1, [x22, #8]
  40994c:	mov	x0, x20
  409950:	bl	401630 <strcmp@plt>
  409954:	cbnz	w0, 40993c <ferror@plt+0x81bc>
  409958:	ldrh	w19, [x22]
  40995c:	eor	w19, w19, #0xf000
  409960:	b	4096a0 <ferror@plt+0x7f20>
  409964:	adrp	x23, 429000 <ferror@plt+0x27880>
  409968:	add	x23, x23, #0x390
  40996c:	add	x1, x24, #0xad0
  409970:	add	x23, x23, #0x600
  409974:	mov	x22, #0x0                   	// #0
  409978:	b	409988 <ferror@plt+0x8208>
  40997c:	cmp	x22, #0x60
  409980:	b.eq	4099f4 <ferror@plt+0x8274>  // b.none
  409984:	ldr	x1, [x1, #8]
  409988:	and	w19, w22, #0xffff
  40998c:	add	x22, x22, #0x1
  409990:	mov	x0, x20
  409994:	bl	401630 <strcmp@plt>
  409998:	add	x1, x23, x22, lsl #4
  40999c:	cbnz	w0, 40997c <ferror@plt+0x81fc>
  4099a0:	ldr	w0, [x21, #56]
  4099a4:	cmp	w0, #0x5
  4099a8:	b.le	4097d4 <ferror@plt+0x8054>
  4099ac:	mov	w2, #0x5                   	// #5
  4099b0:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4099b4:	mov	x0, #0x0                   	// #0
  4099b8:	add	x1, x1, #0xb00
  4099bc:	bl	401700 <dcgettext@plt>
  4099c0:	add	w19, w19, #0xa0
  4099c4:	adrp	x4, 416000 <ferror@plt+0x14880>
  4099c8:	add	x4, x4, #0x10
  4099cc:	mov	x5, x0
  4099d0:	mov	x6, x20
  4099d4:	mov	x0, x21
  4099d8:	add	x4, x4, #0x18
  4099dc:	adrp	x2, 40f000 <ferror@plt+0xd880>
  4099e0:	mov	w3, #0x15a                 	// #346
  4099e4:	add	x2, x2, #0xa80
  4099e8:	mov	w1, #0x6                   	// #6
  4099ec:	bl	401f50 <ferror@plt+0x7d0>
  4099f0:	b	4096a0 <ferror@plt+0x7f20>
  4099f4:	adrp	x23, 429000 <ferror@plt+0x27880>
  4099f8:	add	x23, x23, #0x390
  4099fc:	add	x23, x23, #0xc00
  409a00:	mov	x22, #0x0                   	// #0
  409a04:	b	409a10 <ferror@plt+0x8290>
  409a08:	cmp	x22, #0x60
  409a0c:	b.eq	409a80 <ferror@plt+0x8300>  // b.none
  409a10:	add	x1, x23, x22, lsl #4
  409a14:	mov	w19, w22
  409a18:	mov	x0, x20
  409a1c:	add	x22, x22, #0x1
  409a20:	ldr	x1, [x1, #8]
  409a24:	bl	401630 <strcmp@plt>
  409a28:	cbnz	w0, 409a08 <ferror@plt+0x8288>
  409a2c:	ldr	w0, [x21, #56]
  409a30:	cmp	w0, #0x5
  409a34:	b.le	4097d4 <ferror@plt+0x8054>
  409a38:	mov	w2, #0x5                   	// #5
  409a3c:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409a40:	mov	x0, #0x0                   	// #0
  409a44:	add	x1, x1, #0xb18
  409a48:	bl	401700 <dcgettext@plt>
  409a4c:	add	w19, w19, #0xa0
  409a50:	adrp	x4, 416000 <ferror@plt+0x14880>
  409a54:	add	x4, x4, #0x10
  409a58:	mov	x5, x0
  409a5c:	mov	x6, x20
  409a60:	mov	x0, x21
  409a64:	add	x4, x4, #0x18
  409a68:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409a6c:	mov	w3, #0x160                 	// #352
  409a70:	add	x2, x2, #0xa80
  409a74:	mov	w1, #0x6                   	// #6
  409a78:	bl	401f50 <ferror@plt+0x7d0>
  409a7c:	b	4096a0 <ferror@plt+0x7f20>
  409a80:	adrp	x22, 42a000 <ferror@plt+0x28880>
  409a84:	add	x22, x22, #0x490
  409a88:	add	x24, x22, #0x100
  409a8c:	mov	x23, #0x0                   	// #0
  409a90:	b	409a9c <ferror@plt+0x831c>
  409a94:	cmp	x23, #0x60
  409a98:	b.eq	409b0c <ferror@plt+0x838c>  // b.none
  409a9c:	add	x1, x24, x23, lsl #4
  409aa0:	mov	w19, w23
  409aa4:	mov	x0, x20
  409aa8:	add	x23, x23, #0x1
  409aac:	ldr	x1, [x1, #8]
  409ab0:	bl	401630 <strcmp@plt>
  409ab4:	cbnz	w0, 409a94 <ferror@plt+0x8314>
  409ab8:	ldr	w0, [x21, #56]
  409abc:	cmp	w0, #0x5
  409ac0:	b.le	4097d4 <ferror@plt+0x8054>
  409ac4:	mov	w2, #0x5                   	// #5
  409ac8:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409acc:	mov	x0, #0x0                   	// #0
  409ad0:	add	x1, x1, #0xb30
  409ad4:	bl	401700 <dcgettext@plt>
  409ad8:	add	w19, w19, #0xa0
  409adc:	adrp	x4, 416000 <ferror@plt+0x14880>
  409ae0:	add	x4, x4, #0x10
  409ae4:	mov	x5, x0
  409ae8:	mov	x6, x20
  409aec:	mov	x0, x21
  409af0:	add	x4, x4, #0x18
  409af4:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409af8:	mov	w3, #0x166                 	// #358
  409afc:	add	x2, x2, #0xa80
  409b00:	mov	w1, #0x6                   	// #6
  409b04:	bl	401f50 <ferror@plt+0x7d0>
  409b08:	b	4096a0 <ferror@plt+0x7f20>
  409b0c:	add	x22, x22, #0x700
  409b10:	mov	w19, #0x0                   	// #0
  409b14:	b	409b24 <ferror@plt+0x83a4>
  409b18:	add	w19, w19, #0x1
  409b1c:	cmp	w19, #0x60
  409b20:	b.eq	4098c8 <ferror@plt+0x8148>  // b.none
  409b24:	ldr	x1, [x22, #8]
  409b28:	mov	x0, x20
  409b2c:	add	x22, x22, #0x10
  409b30:	bl	401630 <strcmp@plt>
  409b34:	cbnz	w0, 409b18 <ferror@plt+0x8398>
  409b38:	ldr	w0, [x21, #56]
  409b3c:	cmp	w0, #0x5
  409b40:	b.le	4097d4 <ferror@plt+0x8054>
  409b44:	mov	w2, #0x5                   	// #5
  409b48:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409b4c:	mov	x0, #0x0                   	// #0
  409b50:	add	x1, x1, #0xb48
  409b54:	bl	401700 <dcgettext@plt>
  409b58:	add	w19, w19, #0xa0
  409b5c:	adrp	x4, 416000 <ferror@plt+0x14880>
  409b60:	add	x4, x4, #0x10
  409b64:	mov	x5, x0
  409b68:	mov	x6, x20
  409b6c:	mov	x0, x21
  409b70:	add	x4, x4, #0x18
  409b74:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409b78:	mov	w3, #0x16c                 	// #364
  409b7c:	add	x2, x2, #0xa80
  409b80:	mov	w1, #0x6                   	// #6
  409b84:	bl	401f50 <ferror@plt+0x7d0>
  409b88:	b	4096a0 <ferror@plt+0x7f20>
  409b8c:	nop
  409b90:	mov	w2, #0x1                   	// #1
  409b94:	b	409538 <ferror@plt+0x7db8>
  409b98:	stp	x29, x30, [sp, #-64]!
  409b9c:	cmn	w2, #0x1
  409ba0:	mov	x29, sp
  409ba4:	stp	x19, x20, [sp, #16]
  409ba8:	mov	w20, w2
  409bac:	mov	w19, w1
  409bb0:	stp	x21, x22, [sp, #32]
  409bb4:	mov	x22, x0
  409bb8:	stp	x23, x24, [sp, #48]
  409bbc:	mov	w23, w2
  409bc0:	b.ne	409bcc <ferror@plt+0x844c>  // b.any
  409bc4:	ldr	w23, [x0]
  409bc8:	ubfx	x23, x23, #4, #1
  409bcc:	asr	w24, w19, #8
  409bd0:	cmp	w24, #0x8
  409bd4:	cset	w21, eq  // eq = none
  409bd8:	cmp	w19, #0x7f
  409bdc:	cset	w0, le
  409be0:	orr	w21, w21, w0
  409be4:	cbnz	w21, 409c18 <ferror@plt+0x8498>
  409be8:	cmp	w19, #0xfff
  409bec:	b.le	409c30 <ferror@plt+0x84b0>
  409bf0:	eor	w0, w19, #0xf000
  409bf4:	cmp	w0, #0x7f
  409bf8:	b.le	409c78 <ferror@plt+0x84f8>
  409bfc:	cmp	w23, #0x1
  409c00:	mov	w0, #0x1                   	// #1
  409c04:	b.ne	409c98 <ferror@plt+0x8518>  // b.any
  409c08:	cmp	w0, #0x0
  409c0c:	eor	w0, w19, #0xf000
  409c10:	ccmp	w20, #0x1, #0x0, ne  // ne = any
  409c14:	csel	w19, w0, w19, eq  // eq = none
  409c18:	mov	w0, w19
  409c1c:	ldp	x19, x20, [sp, #16]
  409c20:	ldp	x21, x22, [sp, #32]
  409c24:	ldp	x23, x24, [sp, #48]
  409c28:	ldp	x29, x30, [sp], #64
  409c2c:	ret
  409c30:	cbz	w23, 409c18 <ferror@plt+0x8498>
  409c34:	cmp	w23, #0x1
  409c38:	mov	w1, w19
  409c3c:	cset	w21, eq  // eq = none
  409c40:	mov	x0, x22
  409c44:	bl	4093f0 <ferror@plt+0x7c70>
  409c48:	mov	x1, x0
  409c4c:	cbz	x0, 409c60 <ferror@plt+0x84e0>
  409c50:	mov	w2, w23
  409c54:	mov	x0, x22
  409c58:	bl	409538 <ferror@plt+0x7db8>
  409c5c:	mov	w19, w0
  409c60:	cmp	w21, #0x0
  409c64:	ccmp	w24, #0xb, #0x0, ne  // ne = any
  409c68:	b.eq	409c80 <ferror@plt+0x8500>  // b.none
  409c6c:	cmp	w19, #0xfff
  409c70:	cset	w0, gt
  409c74:	b	409c08 <ferror@plt+0x8488>
  409c78:	mov	w19, w0
  409c7c:	b	409c18 <ferror@plt+0x8498>
  409c80:	eor	w0, w19, #0xf000
  409c84:	cmp	w0, #0xff
  409c88:	b.gt	409c6c <ferror@plt+0x84ec>
  409c8c:	mov	w19, #0xb00                 	// #2816
  409c90:	orr	w19, w0, w19
  409c94:	b	409c6c <ferror@plt+0x84ec>
  409c98:	mov	w1, w19
  409c9c:	mov	x0, x22
  409ca0:	bl	4093f0 <ferror@plt+0x7c70>
  409ca4:	mov	x1, x0
  409ca8:	cbnz	x0, 409c50 <ferror@plt+0x84d0>
  409cac:	b	409c6c <ferror@plt+0x84ec>
  409cb0:	cmp	wzr, w1, lsr #8
  409cb4:	b.ne	409cd8 <ferror@plt+0x8558>  // b.any
  409cb8:	ldr	w2, [x0]
  409cbc:	cmp	w1, #0x7f
  409cc0:	and	w2, w2, #0x10
  409cc4:	ccmp	w2, #0x0, #0x4, gt
  409cc8:	b.ne	409cf0 <ferror@plt+0x8570>  // b.any
  409ccc:	mov	w0, #0xb00                 	// #2816
  409cd0:	orr	w0, w1, w0
  409cd4:	ret
  409cd8:	eor	w2, w1, #0xf000
  409cdc:	cmp	w2, #0xff
  409ce0:	b.gt	409cf0 <ferror@plt+0x8570>
  409ce4:	mov	w1, #0xb00                 	// #2816
  409ce8:	orr	w0, w2, w1
  409cec:	ret
  409cf0:	mov	w2, #0xffffffff            	// #-1
  409cf4:	b	409b98 <ferror@plt+0x8418>
  409cf8:	stp	x29, x30, [sp, #-96]!
  409cfc:	mov	x2, x5
  409d00:	mov	w1, #0x1                   	// #1
  409d04:	mov	x29, sp
  409d08:	ldp	x4, x5, [x6]
  409d0c:	stp	x4, x5, [sp, #32]
  409d10:	add	x3, sp, #0x20
  409d14:	ldp	x4, x5, [x6, #16]
  409d18:	str	x19, [sp, #16]
  409d1c:	mov	x19, x0
  409d20:	stp	x4, x5, [sp, #48]
  409d24:	bl	401540 <__vfprintf_chk@plt>
  409d28:	mov	x1, x19
  409d2c:	mov	w0, #0xa                   	// #10
  409d30:	ldr	x19, [sp, #16]
  409d34:	ldp	x29, x30, [sp], #96
  409d38:	b	401460 <fputc@plt>
  409d3c:	nop
  409d40:	stp	x29, x30, [sp, #-224]!
  409d44:	mov	x29, sp
  409d48:	str	q0, [sp, #80]
  409d4c:	str	q1, [sp, #96]
  409d50:	ldr	x8, [x0]
  409d54:	str	q2, [sp, #112]
  409d58:	str	q3, [sp, #128]
  409d5c:	str	q4, [sp, #144]
  409d60:	str	q5, [sp, #160]
  409d64:	str	q6, [sp, #176]
  409d68:	str	q7, [sp, #192]
  409d6c:	stp	x6, x7, [sp, #208]
  409d70:	cbz	x8, 409dac <ferror@plt+0x862c>
  409d74:	add	x6, sp, #0xe0
  409d78:	stp	x6, x6, [sp, #48]
  409d7c:	add	x10, sp, #0xd0
  409d80:	mov	w9, #0xfffffff0            	// #-16
  409d84:	mov	w7, #0xffffff80            	// #-128
  409d88:	str	x10, [sp, #64]
  409d8c:	add	x6, sp, #0x10
  409d90:	stp	w9, w7, [sp, #72]
  409d94:	ldp	x10, x11, [sp, #48]
  409d98:	ldr	x0, [x0, #8]
  409d9c:	stp	x10, x11, [sp, #16]
  409da0:	ldp	x10, x11, [sp, #64]
  409da4:	stp	x10, x11, [sp, #32]
  409da8:	blr	x8
  409dac:	ldp	x29, x30, [sp], #224
  409db0:	ret
  409db4:	nop
  409db8:	cbz	x0, 409dc4 <ferror@plt+0x8644>
  409dbc:	ldr	x0, [x0]
  409dc0:	ret
  409dc4:	mov	x0, #0x0                   	// #0
  409dc8:	ret
  409dcc:	nop
  409dd0:	mov	x3, x0
  409dd4:	cbz	x0, 409de4 <ferror@plt+0x8664>
  409dd8:	mov	w0, #0x0                   	// #0
  409ddc:	stp	x1, x2, [x3]
  409de0:	ret
  409de4:	mov	w0, #0xffffffff            	// #-1
  409de8:	ret
  409dec:	nop
  409df0:	cbz	x0, 409dfc <ferror@plt+0x867c>
  409df4:	ldr	x0, [x0, #8]
  409df8:	ret
  409dfc:	mov	x0, #0x0                   	// #0
  409e00:	ret
  409e04:	nop
  409e08:	mov	x2, x0
  409e0c:	cbz	x0, 409e1c <ferror@plt+0x869c>
  409e10:	mov	w0, #0x0                   	// #0
  409e14:	str	x1, [x2, #8]
  409e18:	ret
  409e1c:	mov	w0, #0xffffffff            	// #-1
  409e20:	ret
  409e24:	nop
  409e28:	cbz	x0, 409e34 <ferror@plt+0x86b4>
  409e2c:	ldr	w0, [x0, #16]
  409e30:	ret
  409e34:	mov	w0, #0xffffffff            	// #-1
  409e38:	ret
  409e3c:	nop
  409e40:	mov	x2, x0
  409e44:	cbz	x0, 409e54 <ferror@plt+0x86d4>
  409e48:	mov	w0, #0x0                   	// #0
  409e4c:	str	w1, [x2, #16]
  409e50:	ret
  409e54:	mov	w0, #0xffffffff            	// #-1
  409e58:	ret
  409e5c:	nop
  409e60:	stp	x29, x30, [sp, #-32]!
  409e64:	mov	x1, #0x18                  	// #24
  409e68:	mov	x0, #0x1                   	// #1
  409e6c:	mov	x29, sp
  409e70:	str	x19, [sp, #16]
  409e74:	bl	401550 <calloc@plt>
  409e78:	mov	x19, x0
  409e7c:	cbz	x0, 409ea4 <ferror@plt+0x8724>
  409e80:	adrp	x2, 432000 <ferror@plt+0x30880>
  409e84:	adrp	x1, 409000 <ferror@plt+0x7880>
  409e88:	add	x1, x1, #0xcf8
  409e8c:	ldr	x2, [x2, #3992]
  409e90:	ldr	x2, [x2]
  409e94:	bl	409dd0 <ferror@plt+0x8650>
  409e98:	mov	x0, x19
  409e9c:	mov	w1, #0x3                   	// #3
  409ea0:	bl	409e40 <ferror@plt+0x86c0>
  409ea4:	mov	x0, x19
  409ea8:	ldr	x19, [sp, #16]
  409eac:	ldp	x29, x30, [sp], #32
  409eb0:	ret
  409eb4:	nop
  409eb8:	cbz	x0, 409ed4 <ferror@plt+0x8754>
  409ebc:	stp	x29, x30, [sp, #-16]!
  409ec0:	mov	x29, sp
  409ec4:	bl	401670 <free@plt>
  409ec8:	mov	x0, #0x0                   	// #0
  409ecc:	ldp	x29, x30, [sp], #16
  409ed0:	ret
  409ed4:	mov	x0, #0x0                   	// #0
  409ed8:	ret
  409edc:	nop
  409ee0:	stp	x29, x30, [sp, #-256]!
  409ee4:	mov	x29, sp
  409ee8:	stp	x19, x20, [sp, #16]
  409eec:	mov	x19, x1
  409ef0:	stp	x21, x22, [sp, #32]
  409ef4:	add	x22, x1, #0x18
  409ef8:	mov	x21, x0
  409efc:	bl	401400 <strlen@plt>
  409f00:	mov	x20, x0
  409f04:	mov	x0, x22
  409f08:	bl	401400 <strlen@plt>
  409f0c:	add	x0, x20, x0
  409f10:	add	x0, x0, #0x2
  409f14:	bl	4014b0 <malloc@plt>
  409f18:	cbz	x0, 409fd4 <ferror@plt+0x8854>
  409f1c:	mov	x4, x21
  409f20:	mov	x5, x22
  409f24:	adrp	x3, 416000 <ferror@plt+0x14880>
  409f28:	add	x3, x3, #0x40
  409f2c:	mov	x2, #0xffffffffffffffff    	// #-1
  409f30:	mov	x20, x0
  409f34:	mov	w1, #0x1                   	// #1
  409f38:	bl	401420 <__sprintf_chk@plt>
  409f3c:	mov	x0, x20
  409f40:	adrp	x1, 410000 <ferror@plt+0xe880>
  409f44:	add	x1, x1, #0xe68
  409f48:	bl	4014e0 <popen@plt>
  409f4c:	ldr	w1, [x19, #8]
  409f50:	mov	x21, x0
  409f54:	str	x21, [x19, #16]
  409f58:	mov	x0, x20
  409f5c:	orr	w1, w1, #0x2
  409f60:	str	w1, [x19, #8]
  409f64:	bl	401670 <free@plt>
  409f68:	mov	w0, #0x0                   	// #0
  409f6c:	cbz	x21, 409f80 <ferror@plt+0x8800>
  409f70:	ldp	x19, x20, [sp, #16]
  409f74:	ldp	x21, x22, [sp, #32]
  409f78:	ldp	x29, x30, [sp], #256
  409f7c:	ret
  409f80:	bl	401730 <__errno_location@plt>
  409f84:	ldr	w0, [x0]
  409f88:	add	x21, sp, #0x38
  409f8c:	mov	x2, #0xc8                  	// #200
  409f90:	mov	x1, x21
  409f94:	bl	401440 <__xpg_strerror_r@plt>
  409f98:	ldr	x0, [x19]
  409f9c:	ldr	w1, [x0, #16]
  409fa0:	cmp	w1, #0x2
  409fa4:	b.le	409fd4 <ferror@plt+0x8854>
  409fa8:	adrp	x5, 416000 <ferror@plt+0x14880>
  409fac:	adrp	x4, 416000 <ferror@plt+0x14880>
  409fb0:	adrp	x2, 416000 <ferror@plt+0x14880>
  409fb4:	mov	x7, x21
  409fb8:	mov	x6, x20
  409fbc:	add	x5, x5, #0x48
  409fc0:	add	x4, x4, #0x170
  409fc4:	add	x2, x2, #0x58
  409fc8:	mov	w3, #0x7b                  	// #123
  409fcc:	mov	w1, #0x3                   	// #3
  409fd0:	bl	409d40 <ferror@plt+0x85c0>
  409fd4:	mov	w0, #0xffffffff            	// #-1
  409fd8:	b	409f70 <ferror@plt+0x87f0>
  409fdc:	nop
  409fe0:	stp	x29, x30, [sp, #-400]!
  409fe4:	mov	x29, sp
  409fe8:	stp	x21, x22, [sp, #32]
  409fec:	mov	x22, x0
  409ff0:	add	x2, sp, #0x48
  409ff4:	str	x23, [sp, #48]
  409ff8:	add	x23, x22, #0x18
  409ffc:	mov	x1, x23
  40a000:	mov	w0, #0x0                   	// #0
  40a004:	bl	401750 <__xstat@plt>
  40a008:	cmn	w0, #0x1
  40a00c:	b.eq	40a0d4 <ferror@plt+0x8954>  // b.none
  40a010:	ldr	w0, [sp, #88]
  40a014:	and	w0, w0, #0xf000
  40a018:	cmp	w0, #0x8, lsl #12
  40a01c:	b.ne	40a0d4 <ferror@plt+0x8954>  // b.any
  40a020:	mov	x0, x23
  40a024:	mov	w1, #0x4                   	// #4
  40a028:	bl	4015f0 <access@plt>
  40a02c:	cmn	w0, #0x1
  40a030:	b.eq	40a0d4 <ferror@plt+0x8954>  // b.none
  40a034:	mov	x0, x23
  40a038:	mov	w1, #0x2e                  	// #46
  40a03c:	bl	4015c0 <strrchr@plt>
  40a040:	mov	x21, x0
  40a044:	cbz	x0, 40a078 <ferror@plt+0x88f8>
  40a048:	stp	x19, x20, [sp, #16]
  40a04c:	adrp	x19, 433000 <ferror@plt+0x31880>
  40a050:	add	x19, x19, #0x2d0
  40a054:	b	40a06c <ferror@plt+0x88ec>
  40a058:	ldr	x1, [x19]
  40a05c:	mov	x0, x21
  40a060:	add	x19, x19, #0x10
  40a064:	bl	401630 <strcmp@plt>
  40a068:	cbz	w0, 40a0b4 <ferror@plt+0x8934>
  40a06c:	ldr	x20, [x19, #8]
  40a070:	cbnz	x20, 40a058 <ferror@plt+0x88d8>
  40a074:	ldp	x19, x20, [sp, #16]
  40a078:	adrp	x1, 410000 <ferror@plt+0xe880>
  40a07c:	ldr	w2, [x22, #8]
  40a080:	add	x1, x1, #0xe68
  40a084:	mov	x0, x23
  40a088:	and	w2, w2, #0xfffffffd
  40a08c:	str	w2, [x22, #8]
  40a090:	bl	4014a0 <fopen@plt>
  40a094:	mov	x1, x0
  40a098:	str	x1, [x22, #16]
  40a09c:	mov	w0, #0x0                   	// #0
  40a0a0:	cbz	x1, 40a0dc <ferror@plt+0x895c>
  40a0a4:	ldp	x21, x22, [sp, #32]
  40a0a8:	ldr	x23, [sp, #48]
  40a0ac:	ldp	x29, x30, [sp], #400
  40a0b0:	ret
  40a0b4:	mov	x1, x22
  40a0b8:	mov	x0, x20
  40a0bc:	bl	409ee0 <ferror@plt+0x8760>
  40a0c0:	ldp	x19, x20, [sp, #16]
  40a0c4:	ldp	x21, x22, [sp, #32]
  40a0c8:	ldr	x23, [sp, #48]
  40a0cc:	ldp	x29, x30, [sp], #400
  40a0d0:	ret
  40a0d4:	mov	w0, #0xffffffff            	// #-1
  40a0d8:	b	40a0a4 <ferror@plt+0x8924>
  40a0dc:	stp	x19, x20, [sp, #16]
  40a0e0:	bl	401730 <__errno_location@plt>
  40a0e4:	ldr	w0, [x0]
  40a0e8:	add	x19, sp, #0xc8
  40a0ec:	mov	x2, #0xc8                  	// #200
  40a0f0:	mov	x1, x19
  40a0f4:	bl	401440 <__xpg_strerror_r@plt>
  40a0f8:	ldr	x0, [x22]
  40a0fc:	ldr	w1, [x0, #16]
  40a100:	cmp	w1, #0x2
  40a104:	b.gt	40a114 <ferror@plt+0x8994>
  40a108:	mov	w0, #0xffffffff            	// #-1
  40a10c:	ldp	x19, x20, [sp, #16]
  40a110:	b	40a0a4 <ferror@plt+0x8924>
  40a114:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a118:	add	x4, x4, #0x170
  40a11c:	mov	x7, x19
  40a120:	mov	x6, x23
  40a124:	add	x4, x4, #0x10
  40a128:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a12c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a130:	add	x5, x5, #0x68
  40a134:	add	x2, x2, #0x58
  40a138:	mov	w3, #0x9c                  	// #156
  40a13c:	mov	w1, #0x3                   	// #3
  40a140:	bl	409d40 <ferror@plt+0x85c0>
  40a144:	b	40a108 <ferror@plt+0x8988>
  40a148:	sub	sp, sp, #0x1a0
  40a14c:	stp	x29, x30, [sp, #16]
  40a150:	add	x29, sp, #0x10
  40a154:	stp	x19, x20, [sp, #32]
  40a158:	mov	x19, x0
  40a15c:	stp	x3, x0, [sp, #184]
  40a160:	ldr	w0, [x4, #8]
  40a164:	stp	x25, x26, [sp, #80]
  40a168:	mov	x26, x1
  40a16c:	and	w0, w0, #0xfffffffd
  40a170:	str	w0, [x4, #8]
  40a174:	mov	x0, x1
  40a178:	str	xzr, [x4, #16]
  40a17c:	str	w2, [sp, #148]
  40a180:	str	x4, [sp, #160]
  40a184:	bl	401400 <strlen@plt>
  40a188:	mov	w1, #0x2f                  	// #47
  40a18c:	str	x0, [sp, #128]
  40a190:	mov	x0, x19
  40a194:	bl	4016b0 <strchr@plt>
  40a198:	str	x0, [sp, #120]
  40a19c:	cbz	x0, 40a664 <ferror@plt+0x8ee4>
  40a1a0:	sub	x1, x0, x19
  40a1a4:	mov	x0, x19
  40a1a8:	bl	4016a0 <strndup@plt>
  40a1ac:	str	x0, [sp, #152]
  40a1b0:	cbz	x0, 40a7bc <ferror@plt+0x903c>
  40a1b4:	adrp	x3, 432000 <ferror@plt+0x30880>
  40a1b8:	add	x1, sp, #0xd0
  40a1bc:	mov	x0, x26
  40a1c0:	mov	x2, #0x0                   	// #0
  40a1c4:	ldr	x3, [x3, #4000]
  40a1c8:	str	xzr, [sp, #208]
  40a1cc:	bl	401690 <scandir@plt>
  40a1d0:	str	w0, [sp, #176]
  40a1d4:	tbnz	w0, #31, 40a73c <ferror@plt+0x8fbc>
  40a1d8:	ldr	w0, [sp, #176]
  40a1dc:	stp	x23, x24, [sp, #64]
  40a1e0:	sub	w23, w0, #0x1
  40a1e4:	add	x23, x23, #0x1
  40a1e8:	mov	w0, #0xffffffff            	// #-1
  40a1ec:	stp	x27, x28, [sp, #96]
  40a1f0:	adrp	x27, 416000 <ferror@plt+0x14880>
  40a1f4:	add	x28, sp, #0xd8
  40a1f8:	add	x27, x27, #0x98
  40a1fc:	lsl	x23, x23, #3
  40a200:	stp	x21, x22, [sp, #48]
  40a204:	str	wzr, [sp, #172]
  40a208:	str	w0, [sp, #180]
  40a20c:	mov	w0, #0x1                   	// #1
  40a210:	str	w0, [sp, #168]
  40a214:	str	xzr, [sp, #200]
  40a218:	ldr	w0, [sp, #176]
  40a21c:	cbz	w0, 40a468 <ferror@plt+0x8ce8>
  40a220:	ldr	w0, [sp, #172]
  40a224:	mov	x19, #0x0                   	// #0
  40a228:	str	w0, [sp, #144]
  40a22c:	b	40a254 <ferror@plt+0x8ad4>
  40a230:	ldrb	w1, [x21, #19]
  40a234:	cmp	w1, #0x2e
  40a238:	b.ne	40a43c <ferror@plt+0x8cbc>  // b.any
  40a23c:	ldrb	w1, [x24, #1]
  40a240:	cbnz	w1, 40a43c <ferror@plt+0x8cbc>
  40a244:	nop
  40a248:	add	x19, x19, #0x8
  40a24c:	cmp	x23, x19
  40a250:	b.eq	40a468 <ferror@plt+0x8ce8>  // b.none
  40a254:	ldr	x20, [sp, #208]
  40a258:	ldr	x21, [x20, x19]
  40a25c:	add	x24, x21, #0x13
  40a260:	mov	x0, x24
  40a264:	bl	401400 <strlen@plt>
  40a268:	cmp	x0, #0x2
  40a26c:	b.ls	40a230 <ferror@plt+0x8ab0>  // b.plast
  40a270:	ldr	x1, [sp, #128]
  40a274:	add	x2, x1, #0x2
  40a278:	add	x2, x2, x0
  40a27c:	cmp	x2, #0x1, lsl #12
  40a280:	b.hi	40a248 <ferror@plt+0x8ac8>  // b.pmore
  40a284:	ldp	w25, w0, [sp, #144]
  40a288:	cmp	w0, #0x0
  40a28c:	ldr	x0, [sp, #120]
  40a290:	cset	w21, ne  // ne = any
  40a294:	cbz	x0, 40a500 <ferror@plt+0x8d80>
  40a298:	ldr	x1, [sp, #152]
  40a29c:	mov	x0, x24
  40a2a0:	str	x2, [sp, #136]
  40a2a4:	bl	401630 <strcmp@plt>
  40a2a8:	ldr	x2, [sp, #136]
  40a2ac:	cbnz	w0, 40a4e8 <ferror@plt+0x8d68>
  40a2b0:	mov	w0, #0x1                   	// #1
  40a2b4:	str	w0, [sp, #136]
  40a2b8:	mov	x0, x2
  40a2bc:	bl	4014b0 <malloc@plt>
  40a2c0:	mov	x22, x0
  40a2c4:	cbz	x0, 40a7b0 <ferror@plt+0x9030>
  40a2c8:	mov	x5, x24
  40a2cc:	mov	x4, x26
  40a2d0:	mov	x3, x27
  40a2d4:	mov	x2, #0xffffffffffffffff    	// #-1
  40a2d8:	mov	w1, #0x1                   	// #1
  40a2dc:	bl	401420 <__sprintf_chk@plt>
  40a2e0:	mov	x2, x28
  40a2e4:	mov	x1, x22
  40a2e8:	mov	w0, #0x0                   	// #0
  40a2ec:	bl	401750 <__xstat@plt>
  40a2f0:	cbnz	w0, 40a304 <ferror@plt+0x8b84>
  40a2f4:	ldr	w0, [sp, #232]
  40a2f8:	and	w0, w0, #0xf000
  40a2fc:	cmp	w0, #0x4, lsl #12
  40a300:	b.eq	40a518 <ferror@plt+0x8d98>  // b.none
  40a304:	mov	x0, x22
  40a308:	bl	401670 <free@plt>
  40a30c:	ldr	w0, [sp, #168]
  40a310:	cbz	w0, 40a560 <ferror@plt+0x8de0>
  40a314:	ldr	x0, [sp, #120]
  40a318:	cmp	x0, #0x0
  40a31c:	ccmp	w25, #0x0, #0x0, eq  // eq = none
  40a320:	b.ne	40a248 <ferror@plt+0x8ac8>  // b.any
  40a324:	ldr	x1, [sp, #208]
  40a328:	mov	x5, x26
  40a32c:	ldr	x0, [sp, #160]
  40a330:	mov	x4, x27
  40a334:	ldr	x6, [x1, x19]
  40a338:	add	x20, x0, #0x18
  40a33c:	mov	x3, #0xffffffffffffffff    	// #-1
  40a340:	mov	w2, #0x1                   	// #1
  40a344:	add	x6, x6, #0x13
  40a348:	mov	x1, #0x1000                	// #4096
  40a34c:	mov	x0, x20
  40a350:	bl	401480 <__snprintf_chk@plt>
  40a354:	mov	x2, x28
  40a358:	mov	x1, x20
  40a35c:	mov	w0, #0x0                   	// #0
  40a360:	bl	401750 <__xstat@plt>
  40a364:	cbnz	w0, 40a248 <ferror@plt+0x8ac8>
  40a368:	ldr	w0, [sp, #232]
  40a36c:	and	w0, w0, #0xf000
  40a370:	cmp	w0, #0x8, lsl #12
  40a374:	b.ne	40a248 <ferror@plt+0x8ac8>  // b.any
  40a378:	ldr	x0, [sp, #208]
  40a37c:	ldr	x1, [sp, #192]
  40a380:	ldr	x0, [x0, x19]
  40a384:	mov	x2, x1
  40a388:	ldrb	w1, [x1]
  40a38c:	add	x20, x0, #0x13
  40a390:	ldrb	w0, [x0, #19]
  40a394:	cbnz	w0, 40a3a8 <ferror@plt+0x8c28>
  40a398:	b	40a3b0 <ferror@plt+0x8c30>
  40a39c:	ldrb	w0, [x20, #1]!
  40a3a0:	ldrb	w1, [x2, #1]!
  40a3a4:	cbz	w0, 40a3b0 <ferror@plt+0x8c30>
  40a3a8:	cmp	w1, w0
  40a3ac:	b.eq	40a39c <ferror@plt+0x8c1c>  // b.none
  40a3b0:	cbnz	w1, 40a248 <ferror@plt+0x8ac8>
  40a3b4:	ldr	x22, [sp, #184]
  40a3b8:	ldr	x21, [x22]
  40a3bc:	cbz	x21, 40a248 <ferror@plt+0x8ac8>
  40a3c0:	adrp	x0, 433000 <ferror@plt+0x31880>
  40a3c4:	add	x0, x0, #0x2d0
  40a3c8:	mov	x1, x21
  40a3cc:	mov	w25, #0x0                   	// #0
  40a3d0:	ldr	x0, [x0, #8]
  40a3d4:	str	x0, [sp, #136]
  40a3d8:	mov	x0, x20
  40a3dc:	bl	401630 <strcmp@plt>
  40a3e0:	cbz	w0, 40a420 <ferror@plt+0x8ca0>
  40a3e4:	mov	x0, x21
  40a3e8:	bl	401400 <strlen@plt>
  40a3ec:	mov	x1, x21
  40a3f0:	mov	x21, x0
  40a3f4:	mov	x2, x21
  40a3f8:	mov	x0, x20
  40a3fc:	bl	4014f0 <strncmp@plt>
  40a400:	cbz	w0, 40a58c <ferror@plt+0x8e0c>
  40a404:	add	w25, w25, #0x1
  40a408:	ldr	x21, [x22, w25, uxtw #3]
  40a40c:	cbz	x21, 40a248 <ferror@plt+0x8ac8>
  40a410:	mov	x1, x21
  40a414:	mov	x0, x20
  40a418:	bl	401630 <strcmp@plt>
  40a41c:	cbnz	w0, 40a3e4 <ferror@plt+0x8c64>
  40a420:	ldr	w0, [sp, #180]
  40a424:	cmp	w0, w25
  40a428:	b.ls	40a5d4 <ferror@plt+0x8e54>  // b.plast
  40a42c:	str	wzr, [sp, #168]
  40a430:	str	w25, [sp, #180]
  40a434:	str	xzr, [sp, #200]
  40a438:	b	40a248 <ferror@plt+0x8ac8>
  40a43c:	ldrb	w1, [x21, #19]
  40a440:	cmp	w1, #0x2e
  40a444:	b.ne	40a270 <ferror@plt+0x8af0>  // b.any
  40a448:	ldrb	w1, [x24, #1]
  40a44c:	cmp	w1, #0x2e
  40a450:	b.ne	40a270 <ferror@plt+0x8af0>  // b.any
  40a454:	ldrb	w1, [x24, #2]
  40a458:	cbnz	w1, 40a270 <ferror@plt+0x8af0>
  40a45c:	add	x19, x19, #0x8
  40a460:	cmp	x23, x19
  40a464:	b.ne	40a254 <ferror@plt+0x8ad4>  // b.any
  40a468:	ldr	w1, [sp, #172]
  40a46c:	ldr	w0, [sp, #180]
  40a470:	eor	w19, w1, #0x1
  40a474:	cmn	w0, #0x1
  40a478:	eor	w0, w1, #0x1
  40a47c:	csel	w0, w0, wzr, ne  // ne = any
  40a480:	cbnz	w0, 40a5dc <ferror@plt+0x8e5c>
  40a484:	ldr	w0, [sp, #148]
  40a488:	cmp	w0, #0x0
  40a48c:	mov	w0, #0x1                   	// #1
  40a490:	str	w0, [sp, #172]
  40a494:	cset	w0, gt
  40a498:	tst	w0, w19
  40a49c:	b.ne	40a218 <ferror@plt+0x8a98>  // b.any
  40a4a0:	ldr	x20, [sp, #208]
  40a4a4:	cbz	x20, 40a72c <ferror@plt+0x8fac>
  40a4a8:	ldr	w0, [sp, #176]
  40a4ac:	cbnz	w0, 40a568 <ferror@plt+0x8de8>
  40a4b0:	ldp	x21, x22, [sp, #48]
  40a4b4:	ldp	x23, x24, [sp, #64]
  40a4b8:	ldp	x27, x28, [sp, #96]
  40a4bc:	mov	x0, x20
  40a4c0:	bl	401670 <free@plt>
  40a4c4:	ldr	x0, [sp, #152]
  40a4c8:	cbz	x0, 40a4d0 <ferror@plt+0x8d50>
  40a4cc:	bl	401670 <free@plt>
  40a4d0:	ldr	w0, [sp, #168]
  40a4d4:	ldp	x29, x30, [sp, #16]
  40a4d8:	ldp	x19, x20, [sp, #32]
  40a4dc:	ldp	x25, x26, [sp, #80]
  40a4e0:	add	sp, sp, #0x1a0
  40a4e4:	ret
  40a4e8:	ldr	w0, [sp, #144]
  40a4ec:	ands	w25, w0, w21
  40a4f0:	b.eq	40a248 <ferror@plt+0x8ac8>  // b.none
  40a4f4:	mov	w21, w25
  40a4f8:	str	wzr, [sp, #136]
  40a4fc:	b	40a2b8 <ferror@plt+0x8b38>
  40a500:	ldr	w0, [sp, #144]
  40a504:	ands	w21, w0, w21
  40a508:	b.eq	40a314 <ferror@plt+0x8b94>  // b.none
  40a50c:	mov	w25, w21
  40a510:	str	wzr, [sp, #136]
  40a514:	b	40a2b8 <ferror@plt+0x8b38>
  40a518:	ldr	w0, [sp, #136]
  40a51c:	cbnz	w0, 40a640 <ferror@plt+0x8ec0>
  40a520:	ldr	w0, [sp, #168]
  40a524:	cmp	w0, #0x0
  40a528:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  40a52c:	b.eq	40a304 <ferror@plt+0x8b84>  // b.none
  40a530:	ldr	w0, [sp, #148]
  40a534:	mov	x1, x22
  40a538:	ldr	x4, [sp, #160]
  40a53c:	sub	w2, w0, #0x1
  40a540:	ldp	x3, x0, [sp, #184]
  40a544:	bl	40a148 <ferror@plt+0x89c8>
  40a548:	str	w0, [sp, #168]
  40a54c:	mov	x0, x22
  40a550:	bl	401670 <free@plt>
  40a554:	ldr	w0, [sp, #168]
  40a558:	cbnz	w0, 40a314 <ferror@plt+0x8b94>
  40a55c:	nop
  40a560:	ldr	x20, [sp, #208]
  40a564:	cbz	x20, 40a72c <ferror@plt+0x8fac>
  40a568:	ldr	w21, [sp, #176]
  40a56c:	mov	x19, #0x0                   	// #0
  40a570:	ldr	x0, [x20, x19, lsl #3]
  40a574:	add	x19, x19, #0x1
  40a578:	bl	401670 <free@plt>
  40a57c:	cmp	w21, w19
  40a580:	ldr	x20, [sp, #208]
  40a584:	b.gt	40a570 <ferror@plt+0x8df0>
  40a588:	b	40a4b0 <ferror@plt+0x8d30>
  40a58c:	ldr	x0, [sp, #136]
  40a590:	cbz	x0, 40a404 <ferror@plt+0x8c84>
  40a594:	adrp	x0, 433000 <ferror@plt+0x31880>
  40a598:	add	x21, x20, x21
  40a59c:	add	x24, x0, #0x2d0
  40a5a0:	b	40a5b0 <ferror@plt+0x8e30>
  40a5a4:	ldr	x0, [x24, #24]
  40a5a8:	add	x24, x24, #0x10
  40a5ac:	cbz	x0, 40a404 <ferror@plt+0x8c84>
  40a5b0:	ldr	x1, [x24]
  40a5b4:	mov	x0, x21
  40a5b8:	bl	401630 <strcmp@plt>
  40a5bc:	cbnz	w0, 40a5a4 <ferror@plt+0x8e24>
  40a5c0:	ldr	w0, [sp, #180]
  40a5c4:	cmp	w0, w25
  40a5c8:	b.ls	40a5d4 <ferror@plt+0x8e54>  // b.plast
  40a5cc:	str	w25, [sp, #180]
  40a5d0:	str	x24, [sp, #200]
  40a5d4:	str	wzr, [sp, #168]
  40a5d8:	b	40a248 <ferror@plt+0x8ac8>
  40a5dc:	ldr	w1, [sp, #180]
  40a5e0:	ldr	x0, [sp, #184]
  40a5e4:	ldr	x21, [sp, #200]
  40a5e8:	ldr	x22, [sp, #160]
  40a5ec:	ldr	x7, [x0, w1, uxtw #3]
  40a5f0:	add	x20, x22, #0x18
  40a5f4:	cbz	x21, 40a66c <ferror@plt+0x8eec>
  40a5f8:	ldr	x6, [sp, #192]
  40a5fc:	mov	x1, #0x1000                	// #4096
  40a600:	ldr	x0, [x21]
  40a604:	str	x0, [sp]
  40a608:	mov	x5, x26
  40a60c:	mov	x0, x20
  40a610:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a614:	mov	x3, #0xffffffffffffffff    	// #-1
  40a618:	add	x4, x4, #0xa0
  40a61c:	mov	w2, #0x1                   	// #1
  40a620:	bl	401480 <__snprintf_chk@plt>
  40a624:	ldr	x0, [x21, #8]
  40a628:	mov	x1, x22
  40a62c:	bl	409ee0 <ferror@plt+0x8760>
  40a630:	tbz	w0, #31, 40a484 <ferror@plt+0x8d04>
  40a634:	mov	w0, #0xffffffff            	// #-1
  40a638:	str	w0, [sp, #168]
  40a63c:	b	40a4a0 <ferror@plt+0x8d20>
  40a640:	ldr	x4, [sp, #160]
  40a644:	mov	x1, x22
  40a648:	ldr	x3, [sp, #184]
  40a64c:	mov	w2, #0x0                   	// #0
  40a650:	ldr	x0, [sp, #120]
  40a654:	add	x0, x0, #0x1
  40a658:	bl	40a148 <ferror@plt+0x89c8>
  40a65c:	str	w0, [sp, #168]
  40a660:	b	40a520 <ferror@plt+0x8da0>
  40a664:	str	xzr, [sp, #152]
  40a668:	b	40a1b4 <ferror@plt+0x8a34>
  40a66c:	ldr	x6, [sp, #192]
  40a670:	adrp	x0, 416000 <ferror@plt+0x14880>
  40a674:	add	x0, x0, #0x348
  40a678:	str	x0, [sp]
  40a67c:	mov	x5, x26
  40a680:	mov	x3, #0xffffffffffffffff    	// #-1
  40a684:	mov	w2, #0x1                   	// #1
  40a688:	mov	x1, #0x1000                	// #4096
  40a68c:	mov	x0, x20
  40a690:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a694:	add	x4, x4, #0xa0
  40a698:	bl	401480 <__snprintf_chk@plt>
  40a69c:	ldr	x21, [sp, #160]
  40a6a0:	mov	x0, x20
  40a6a4:	adrp	x1, 410000 <ferror@plt+0xe880>
  40a6a8:	add	x1, x1, #0xe68
  40a6ac:	ldr	w2, [x21, #8]
  40a6b0:	and	w2, w2, #0xfffffffd
  40a6b4:	str	w2, [x21, #8]
  40a6b8:	bl	4014a0 <fopen@plt>
  40a6bc:	str	x0, [x21, #16]
  40a6c0:	cbnz	x0, 40a484 <ferror@plt+0x8d04>
  40a6c4:	bl	401730 <__errno_location@plt>
  40a6c8:	ldr	w0, [x0]
  40a6cc:	add	x19, sp, #0xd8
  40a6d0:	mov	x2, #0xc8                  	// #200
  40a6d4:	mov	x1, x19
  40a6d8:	bl	401440 <__xpg_strerror_r@plt>
  40a6dc:	ldr	x0, [sp, #160]
  40a6e0:	ldr	x0, [x0]
  40a6e4:	ldr	w1, [x0, #16]
  40a6e8:	cmp	w1, #0x2
  40a6ec:	b.le	40a634 <ferror@plt+0x8eb4>
  40a6f0:	mov	w8, #0xffffffff            	// #-1
  40a6f4:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a6f8:	add	x4, x4, #0x170
  40a6fc:	mov	x7, x19
  40a700:	mov	x6, x20
  40a704:	add	x4, x4, #0x20
  40a708:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a70c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a710:	add	x5, x5, #0x68
  40a714:	add	x2, x2, #0x58
  40a718:	mov	w3, #0x160                 	// #352
  40a71c:	mov	w1, #0x3                   	// #3
  40a720:	str	w8, [sp, #168]
  40a724:	bl	409d40 <ferror@plt+0x85c0>
  40a728:	b	40a4a0 <ferror@plt+0x8d20>
  40a72c:	ldp	x21, x22, [sp, #48]
  40a730:	ldp	x23, x24, [sp, #64]
  40a734:	ldp	x27, x28, [sp, #96]
  40a738:	b	40a4c4 <ferror@plt+0x8d44>
  40a73c:	bl	401730 <__errno_location@plt>
  40a740:	ldr	w0, [x0]
  40a744:	add	x19, sp, #0xd8
  40a748:	mov	x2, #0xc8                  	// #200
  40a74c:	mov	x1, x19
  40a750:	bl	401440 <__xpg_strerror_r@plt>
  40a754:	ldr	x0, [sp, #160]
  40a758:	ldr	x0, [x0]
  40a75c:	ldr	w1, [x0, #16]
  40a760:	cmp	w1, #0x6
  40a764:	b.gt	40a77c <ferror@plt+0x8ffc>
  40a768:	ldr	x20, [sp, #208]
  40a76c:	mov	w0, #0xffffffff            	// #-1
  40a770:	str	w0, [sp, #168]
  40a774:	cbnz	x20, 40a4bc <ferror@plt+0x8d3c>
  40a778:	b	40a4c4 <ferror@plt+0x8d44>
  40a77c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a780:	add	x4, x4, #0x170
  40a784:	mov	x7, x19
  40a788:	mov	x6, x26
  40a78c:	add	x4, x4, #0x20
  40a790:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a794:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a798:	add	x5, x5, #0x88
  40a79c:	add	x2, x2, #0x58
  40a7a0:	mov	w3, #0x114                 	// #276
  40a7a4:	mov	w1, #0x7                   	// #7
  40a7a8:	bl	409d40 <ferror@plt+0x85c0>
  40a7ac:	b	40a768 <ferror@plt+0x8fe8>
  40a7b0:	mov	w0, #0xffffffff            	// #-1
  40a7b4:	str	w0, [sp, #168]
  40a7b8:	b	40a564 <ferror@plt+0x8de4>
  40a7bc:	bl	401730 <__errno_location@plt>
  40a7c0:	ldr	w0, [x0]
  40a7c4:	add	x19, sp, #0xd8
  40a7c8:	mov	x2, #0xc8                  	// #200
  40a7cc:	mov	x1, x19
  40a7d0:	bl	401440 <__xpg_strerror_r@plt>
  40a7d4:	ldr	x0, [sp, #160]
  40a7d8:	ldr	x0, [x0]
  40a7dc:	ldr	w1, [x0, #16]
  40a7e0:	cmp	w1, #0x2
  40a7e4:	b.gt	40a7f4 <ferror@plt+0x9074>
  40a7e8:	mov	w0, #0xffffffff            	// #-1
  40a7ec:	str	w0, [sp, #168]
  40a7f0:	b	40a4d0 <ferror@plt+0x8d50>
  40a7f4:	mov	w7, #0xffffffff            	// #-1
  40a7f8:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a7fc:	add	x4, x4, #0x170
  40a800:	mov	x6, x19
  40a804:	add	x4, x4, #0x20
  40a808:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a80c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a810:	add	x5, x5, #0x78
  40a814:	add	x2, x2, #0x58
  40a818:	mov	w3, #0x109                 	// #265
  40a81c:	mov	w1, #0x3                   	// #3
  40a820:	str	w7, [sp, #168]
  40a824:	bl	409d40 <ferror@plt+0x85c0>
  40a828:	b	40a4d0 <ferror@plt+0x8d50>
  40a82c:	nop
  40a830:	stp	x29, x30, [sp, #-32]!
  40a834:	mov	x1, #0x1018                	// #4120
  40a838:	mov	x29, sp
  40a83c:	stp	x19, x20, [sp, #16]
  40a840:	mov	x20, x0
  40a844:	mov	x0, #0x1                   	// #1
  40a848:	bl	401550 <calloc@plt>
  40a84c:	cbz	x0, 40a894 <ferror@plt+0x9114>
  40a850:	str	x20, [x0]
  40a854:	mov	x19, x0
  40a858:	cbz	x20, 40a86c <ferror@plt+0x90ec>
  40a85c:	mov	x0, x19
  40a860:	ldp	x19, x20, [sp, #16]
  40a864:	ldp	x29, x30, [sp], #32
  40a868:	ret
  40a86c:	bl	409e60 <ferror@plt+0x86e0>
  40a870:	str	x0, [x19]
  40a874:	cbz	x0, 40a894 <ferror@plt+0x9114>
  40a878:	ldr	w0, [x19, #8]
  40a87c:	orr	w0, w0, #0x1
  40a880:	str	w0, [x19, #8]
  40a884:	mov	x0, x19
  40a888:	ldp	x19, x20, [sp, #16]
  40a88c:	ldp	x29, x30, [sp], #32
  40a890:	ret
  40a894:	mov	x19, #0x0                   	// #0
  40a898:	b	40a85c <ferror@plt+0x90dc>
  40a89c:	nop
  40a8a0:	cmp	x0, #0x0
  40a8a4:	add	x0, x0, #0x18
  40a8a8:	csel	x0, x0, xzr, ne  // ne = any
  40a8ac:	ret
  40a8b0:	stp	x29, x30, [sp, #-16]!
  40a8b4:	mov	x2, #0x1000                	// #4096
  40a8b8:	add	x0, x0, #0x18
  40a8bc:	mov	x29, sp
  40a8c0:	bl	401710 <strncpy@plt>
  40a8c4:	mov	w0, #0x0                   	// #0
  40a8c8:	ldp	x29, x30, [sp], #16
  40a8cc:	ret
  40a8d0:	cbz	x0, 40a8dc <ferror@plt+0x915c>
  40a8d4:	ldr	x0, [x0, #16]
  40a8d8:	ret
  40a8dc:	mov	x0, #0x0                   	// #0
  40a8e0:	ret
  40a8e4:	nop
  40a8e8:	mov	x2, x0
  40a8ec:	mov	w0, #0x0                   	// #0
  40a8f0:	str	x1, [x2, #16]
  40a8f4:	ret
  40a8f8:	cbz	x0, 40a93c <ferror@plt+0x91bc>
  40a8fc:	stp	x29, x30, [sp, #-32]!
  40a900:	mov	x29, sp
  40a904:	str	x19, [sp, #16]
  40a908:	mov	x19, x0
  40a90c:	ldr	x0, [x0, #16]
  40a910:	cbz	x0, 40a928 <ferror@plt+0x91a8>
  40a914:	ldr	w1, [x19, #8]
  40a918:	tbnz	w1, #1, 40a934 <ferror@plt+0x91b4>
  40a91c:	bl	401490 <fclose@plt>
  40a920:	str	xzr, [x19, #16]
  40a924:	strb	wzr, [x19, #24]
  40a928:	ldr	x19, [sp, #16]
  40a92c:	ldp	x29, x30, [sp], #32
  40a930:	ret
  40a934:	bl	401720 <pclose@plt>
  40a938:	b	40a920 <ferror@plt+0x91a0>
  40a93c:	ret
  40a940:	cbz	x0, 40a994 <ferror@plt+0x9214>
  40a944:	stp	x29, x30, [sp, #-32]!
  40a948:	mov	x29, sp
  40a94c:	str	x19, [sp, #16]
  40a950:	mov	x19, x0
  40a954:	ldr	w0, [x0, #8]
  40a958:	tbnz	w0, #0, 40a974 <ferror@plt+0x91f4>
  40a95c:	mov	x0, x19
  40a960:	bl	40a8f8 <ferror@plt+0x9178>
  40a964:	mov	x0, x19
  40a968:	ldr	x19, [sp, #16]
  40a96c:	ldp	x29, x30, [sp], #32
  40a970:	b	401670 <free@plt>
  40a974:	ldr	x0, [x19]
  40a978:	bl	409eb8 <ferror@plt+0x8738>
  40a97c:	mov	x0, x19
  40a980:	bl	40a8f8 <ferror@plt+0x9178>
  40a984:	mov	x0, x19
  40a988:	ldr	x19, [sp, #16]
  40a98c:	ldp	x29, x30, [sp], #32
  40a990:	b	401670 <free@plt>
  40a994:	ret
  40a998:	stp	x29, x30, [sp, #-336]!
  40a99c:	mov	x29, sp
  40a9a0:	stp	x19, x20, [sp, #16]
  40a9a4:	mov	x19, x0
  40a9a8:	ldr	x0, [x3, #16]
  40a9ac:	stp	x23, x24, [sp, #48]
  40a9b0:	mov	x23, x3
  40a9b4:	stp	x27, x28, [sp, #80]
  40a9b8:	str	x1, [sp, #112]
  40a9bc:	cbnz	x0, 40ac84 <ferror@plt+0x9504>
  40a9c0:	ldr	w0, [x3, #8]
  40a9c4:	mov	x1, x19
  40a9c8:	stp	x25, x26, [sp, #64]
  40a9cc:	add	x20, x3, #0x18
  40a9d0:	and	w0, w0, #0xfffffffd
  40a9d4:	str	w0, [x3, #8]
  40a9d8:	mov	x25, x2
  40a9dc:	mov	x2, #0x1000                	// #4096
  40a9e0:	mov	x0, x20
  40a9e4:	bl	401710 <strncpy@plt>
  40a9e8:	mov	x0, x23
  40a9ec:	bl	409fe0 <ferror@plt+0x8860>
  40a9f0:	cbz	w0, 40aaf4 <ferror@plt+0x9374>
  40a9f4:	stp	x21, x22, [sp, #32]
  40a9f8:	ldrb	w0, [x19]
  40a9fc:	cmp	w0, #0x2f
  40aa00:	b.eq	40ab38 <ferror@plt+0x93b8>  // b.none
  40aa04:	ldr	x22, [sp, #112]
  40aa08:	adrp	x24, 416000 <ferror@plt+0x14880>
  40aa0c:	add	x24, x24, #0xf8
  40aa10:	ldr	x20, [x22], #8
  40aa14:	cbz	x20, 40ab14 <ferror@plt+0x9394>
  40aa18:	mov	x0, x20
  40aa1c:	mov	w21, #0x0                   	// #0
  40aa20:	bl	401400 <strlen@plt>
  40aa24:	cbnz	x0, 40aa34 <ferror@plt+0x92b4>
  40aa28:	b	40aac0 <ferror@plt+0x9340>
  40aa2c:	add	w21, w21, #0x1
  40aa30:	cbz	x0, 40aac0 <ferror@plt+0x9340>
  40aa34:	mov	x3, x0
  40aa38:	sub	x0, x0, #0x1
  40aa3c:	ldrb	w1, [x20, x0]
  40aa40:	cmp	w1, #0x2a
  40aa44:	b.eq	40aa2c <ferror@plt+0x92ac>  // b.none
  40aa48:	b	40aa50 <ferror@plt+0x92d0>
  40aa4c:	cbz	x3, 40aac0 <ferror@plt+0x9340>
  40aa50:	mov	x1, x3
  40aa54:	sub	x3, x3, #0x1
  40aa58:	ldrb	w0, [x20, x3]
  40aa5c:	cmp	w0, #0x2f
  40aa60:	b.eq	40aa4c <ferror@plt+0x92cc>  // b.none
  40aa64:	mov	x0, x20
  40aa68:	bl	4016a0 <strndup@plt>
  40aa6c:	mov	x20, x0
  40aa70:	cbz	x20, 40accc <ferror@plt+0x954c>
  40aa74:	mov	w2, w21
  40aa78:	mov	x4, x23
  40aa7c:	mov	x3, x25
  40aa80:	mov	x1, x20
  40aa84:	mov	x0, x19
  40aa88:	bl	40a148 <ferror@plt+0x89c8>
  40aa8c:	mov	w28, w0
  40aa90:	mov	x0, x20
  40aa94:	bl	401670 <free@plt>
  40aa98:	cmp	w28, #0x0
  40aa9c:	b.gt	40aa10 <ferror@plt+0x9290>
  40aaa0:	ldp	x21, x22, [sp, #32]
  40aaa4:	ldp	x25, x26, [sp, #64]
  40aaa8:	mov	w0, w28
  40aaac:	ldp	x19, x20, [sp, #16]
  40aab0:	ldp	x23, x24, [sp, #48]
  40aab4:	ldp	x27, x28, [sp, #80]
  40aab8:	ldp	x29, x30, [sp], #336
  40aabc:	ret
  40aac0:	mov	x0, x24
  40aac4:	bl	401590 <strdup@plt>
  40aac8:	mov	x20, x0
  40aacc:	b	40aa70 <ferror@plt+0x92f0>
  40aad0:	mov	x0, x20
  40aad4:	mov	w1, #0x4                   	// #4
  40aad8:	bl	4015f0 <access@plt>
  40aadc:	cbnz	w0, 40ac50 <ferror@plt+0x94d0>
  40aae0:	ldr	x0, [x28, #8]
  40aae4:	mov	x1, x23
  40aae8:	bl	409ee0 <ferror@plt+0x8760>
  40aaec:	cbnz	w0, 40aa04 <ferror@plt+0x9284>
  40aaf0:	ldp	x21, x22, [sp, #32]
  40aaf4:	mov	w28, #0x0                   	// #0
  40aaf8:	mov	w0, w28
  40aafc:	ldp	x19, x20, [sp, #16]
  40ab00:	ldp	x23, x24, [sp, #48]
  40ab04:	ldp	x25, x26, [sp, #64]
  40ab08:	ldp	x27, x28, [sp, #80]
  40ab0c:	ldp	x29, x30, [sp], #336
  40ab10:	ret
  40ab14:	mov	w28, #0x1                   	// #1
  40ab18:	mov	w0, w28
  40ab1c:	ldp	x19, x20, [sp, #16]
  40ab20:	ldp	x21, x22, [sp, #32]
  40ab24:	ldp	x23, x24, [sp, #48]
  40ab28:	ldp	x25, x26, [sp, #64]
  40ab2c:	ldp	x27, x28, [sp, #80]
  40ab30:	ldp	x29, x30, [sp], #336
  40ab34:	ret
  40ab38:	ldr	w1, [x23, #8]
  40ab3c:	mov	x0, x19
  40ab40:	and	w1, w1, #0xfffffffd
  40ab44:	str	w1, [x23, #8]
  40ab48:	bl	401400 <strlen@plt>
  40ab4c:	ldr	x26, [x25]
  40ab50:	cbz	x26, 40aa04 <ferror@plt+0x9284>
  40ab54:	add	x0, x0, #0x1
  40ab58:	adrp	x22, 416000 <ferror@plt+0x14880>
  40ab5c:	mov	x24, x25
  40ab60:	add	x22, x22, #0xf0
  40ab64:	adrp	x28, 416000 <ferror@plt+0x14880>
  40ab68:	str	x0, [sp, #104]
  40ab6c:	add	x0, x28, #0xe8
  40ab70:	str	x0, [sp, #120]
  40ab74:	nop
  40ab78:	mov	x0, x26
  40ab7c:	bl	401400 <strlen@plt>
  40ab80:	ldr	x1, [sp, #104]
  40ab84:	add	x21, x1, x0
  40ab88:	cmp	x21, #0x1, lsl #12
  40ab8c:	b.hi	40ac5c <ferror@plt+0x94dc>  // b.pmore
  40ab90:	ldr	x4, [sp, #120]
  40ab94:	mov	x6, x26
  40ab98:	mov	x5, x19
  40ab9c:	mov	x3, #0xffffffffffffffff    	// #-1
  40aba0:	mov	w2, #0x1                   	// #1
  40aba4:	mov	x1, #0x1000                	// #4096
  40aba8:	mov	x0, x20
  40abac:	add	x26, sp, #0x88
  40abb0:	bl	401480 <__snprintf_chk@plt>
  40abb4:	mov	x2, x26
  40abb8:	mov	x1, x20
  40abbc:	mov	w0, #0x0                   	// #0
  40abc0:	bl	401750 <__xstat@plt>
  40abc4:	mov	w28, w0
  40abc8:	cbnz	w0, 40abdc <ferror@plt+0x945c>
  40abcc:	ldr	w0, [sp, #152]
  40abd0:	and	w0, w0, #0xf000
  40abd4:	cmp	w0, #0x8, lsl #12
  40abd8:	b.eq	40ac68 <ferror@plt+0x94e8>  // b.none
  40abdc:	adrp	x0, 433000 <ferror@plt+0x31880>
  40abe0:	add	x0, x0, #0x2d0
  40abe4:	mov	x28, x0
  40abe8:	ldr	x0, [x0, #8]
  40abec:	cbz	x0, 40ac5c <ferror@plt+0x94dc>
  40abf0:	ldr	x27, [x28]
  40abf4:	mov	x0, x27
  40abf8:	bl	401400 <strlen@plt>
  40abfc:	add	x6, x21, x0
  40ac00:	mov	x1, #0x1000                	// #4096
  40ac04:	mov	x7, x27
  40ac08:	mov	x5, x19
  40ac0c:	mov	x4, x22
  40ac10:	mov	x0, x20
  40ac14:	cmp	x6, x1
  40ac18:	mov	x3, #0xffffffffffffffff    	// #-1
  40ac1c:	mov	w2, #0x1                   	// #1
  40ac20:	b.hi	40ac50 <ferror@plt+0x94d0>  // b.pmore
  40ac24:	ldr	x6, [x24]
  40ac28:	bl	401480 <__snprintf_chk@plt>
  40ac2c:	mov	x2, x26
  40ac30:	mov	x1, x20
  40ac34:	mov	w0, #0x0                   	// #0
  40ac38:	bl	401750 <__xstat@plt>
  40ac3c:	cbnz	w0, 40ac50 <ferror@plt+0x94d0>
  40ac40:	ldr	w0, [sp, #152]
  40ac44:	and	w0, w0, #0xf000
  40ac48:	cmp	w0, #0x8, lsl #12
  40ac4c:	b.eq	40aad0 <ferror@plt+0x9350>  // b.none
  40ac50:	ldr	x0, [x28, #24]
  40ac54:	add	x28, x28, #0x10
  40ac58:	cbnz	x0, 40abf0 <ferror@plt+0x9470>
  40ac5c:	ldr	x26, [x24, #8]!
  40ac60:	cbnz	x26, 40ab78 <ferror@plt+0x93f8>
  40ac64:	b	40aa04 <ferror@plt+0x9284>
  40ac68:	mov	x0, x20
  40ac6c:	adrp	x1, 410000 <ferror@plt+0xe880>
  40ac70:	add	x1, x1, #0xe68
  40ac74:	bl	4014a0 <fopen@plt>
  40ac78:	str	x0, [x23, #16]
  40ac7c:	cbz	x0, 40abdc <ferror@plt+0x945c>
  40ac80:	b	40aaa0 <ferror@plt+0x9320>
  40ac84:	ldr	x0, [x3]
  40ac88:	mov	w28, #0xffffffff            	// #-1
  40ac8c:	ldr	w1, [x0, #16]
  40ac90:	cmp	w1, #0x2
  40ac94:	b.le	40aaa8 <ferror@plt+0x9328>
  40ac98:	adrp	x4, 416000 <ferror@plt+0x14880>
  40ac9c:	add	x4, x4, #0x170
  40aca0:	add	x7, x3, #0x18
  40aca4:	mov	x6, x19
  40aca8:	add	x4, x4, #0x30
  40acac:	adrp	x5, 416000 <ferror@plt+0x14880>
  40acb0:	adrp	x2, 416000 <ferror@plt+0x14880>
  40acb4:	add	x5, x5, #0xb0
  40acb8:	add	x2, x2, #0x58
  40acbc:	mov	w3, #0x184                 	// #388
  40acc0:	mov	w1, #0x3                   	// #3
  40acc4:	bl	409d40 <ferror@plt+0x85c0>
  40acc8:	b	40aaa8 <ferror@plt+0x9328>
  40accc:	bl	401730 <__errno_location@plt>
  40acd0:	ldr	w0, [x0]
  40acd4:	add	x19, sp, #0x88
  40acd8:	mov	x2, #0xc8                  	// #200
  40acdc:	mov	x1, x19
  40ace0:	bl	401440 <__xpg_strerror_r@plt>
  40ace4:	ldr	x0, [x23]
  40ace8:	ldr	w1, [x0, #16]
  40acec:	cmp	w1, #0x2
  40acf0:	b.gt	40ad04 <ferror@plt+0x9584>
  40acf4:	mov	w28, #0xffffffff            	// #-1
  40acf8:	ldp	x21, x22, [sp, #32]
  40acfc:	ldp	x25, x26, [sp, #64]
  40ad00:	b	40aaa8 <ferror@plt+0x9328>
  40ad04:	adrp	x4, 416000 <ferror@plt+0x14880>
  40ad08:	add	x4, x4, #0x170
  40ad0c:	mov	x6, x19
  40ad10:	add	x4, x4, #0x30
  40ad14:	adrp	x5, 416000 <ferror@plt+0x14880>
  40ad18:	adrp	x2, 416000 <ferror@plt+0x14880>
  40ad1c:	add	x5, x5, #0x100
  40ad20:	add	x2, x2, #0x58
  40ad24:	mov	w3, #0x1ad                 	// #429
  40ad28:	mov	w1, #0x3                   	// #3
  40ad2c:	bl	409d40 <ferror@plt+0x85c0>
  40ad30:	b	40acf4 <ferror@plt+0x9574>
  40ad34:	nop
  40ad38:	stp	x29, x30, [sp, #-32]!
  40ad3c:	mov	x29, sp
  40ad40:	stp	x19, x20, [sp, #16]
  40ad44:	mov	x20, x1
  40ad48:	bl	40a830 <ferror@plt+0x90b0>
  40ad4c:	mov	x19, x0
  40ad50:	cbz	x0, 40ad68 <ferror@plt+0x95e8>
  40ad54:	mov	x1, x20
  40ad58:	bl	40a8b0 <ferror@plt+0x9130>
  40ad5c:	mov	x0, x19
  40ad60:	bl	409fe0 <ferror@plt+0x8860>
  40ad64:	tbnz	w0, #31, 40ad78 <ferror@plt+0x95f8>
  40ad68:	mov	x0, x19
  40ad6c:	ldp	x19, x20, [sp, #16]
  40ad70:	ldp	x29, x30, [sp], #32
  40ad74:	ret
  40ad78:	mov	x0, x19
  40ad7c:	mov	x19, #0x0                   	// #0
  40ad80:	bl	40a940 <ferror@plt+0x91c0>
  40ad84:	b	40ad68 <ferror@plt+0x95e8>
  40ad88:	stp	x29, x30, [sp, #-48]!
  40ad8c:	cmp	x0, #0x0
  40ad90:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40ad94:	mov	x29, sp
  40ad98:	stp	x19, x20, [sp, #16]
  40ad9c:	b.lt	40ae18 <ferror@plt+0x9698>  // b.tstop
  40ada0:	mov	x19, x0
  40ada4:	mov	w20, #0x0                   	// #0
  40ada8:	ldr	x0, [x0, #24]
  40adac:	cmp	x0, x1
  40adb0:	b.le	40adc4 <ferror@plt+0x9644>
  40adb4:	mov	w0, w20
  40adb8:	ldp	x19, x20, [sp, #16]
  40adbc:	ldp	x29, x30, [sp], #48
  40adc0:	ret
  40adc4:	ldp	x0, x2, [x19]
  40adc8:	stp	x21, x22, [sp, #32]
  40adcc:	add	x22, x1, #0x1
  40add0:	madd	x1, x1, x2, x2
  40add4:	bl	401570 <realloc@plt>
  40add8:	mov	x21, x0
  40addc:	cbz	x0, 40ae2c <ferror@plt+0x96ac>
  40ade0:	ldr	x0, [x19, #24]
  40ade4:	mov	w1, #0x0                   	// #0
  40ade8:	ldr	x2, [x19, #8]
  40adec:	sub	x3, x22, x0
  40adf0:	madd	x0, x2, x0, x21
  40adf4:	mul	x2, x3, x2
  40adf8:	bl	401530 <memset@plt>
  40adfc:	str	x21, [x19]
  40ae00:	str	x22, [x19, #24]
  40ae04:	mov	w0, w20
  40ae08:	ldp	x19, x20, [sp, #16]
  40ae0c:	ldp	x21, x22, [sp, #32]
  40ae10:	ldp	x29, x30, [sp], #48
  40ae14:	ret
  40ae18:	bl	401730 <__errno_location@plt>
  40ae1c:	mov	w20, #0xffffffea            	// #-22
  40ae20:	mov	w1, #0x16                  	// #22
  40ae24:	str	w1, [x0]
  40ae28:	b	40adb4 <ferror@plt+0x9634>
  40ae2c:	bl	401730 <__errno_location@plt>
  40ae30:	mov	w20, #0xfffffff4            	// #-12
  40ae34:	mov	w1, #0xc                   	// #12
  40ae38:	ldp	x21, x22, [sp, #32]
  40ae3c:	str	w1, [x0]
  40ae40:	b	40adb4 <ferror@plt+0x9634>
  40ae44:	nop
  40ae48:	stp	x29, x30, [sp, #-48]!
  40ae4c:	cmp	x1, #0x0
  40ae50:	ccmp	x2, #0x0, #0x1, ge  // ge = tcont
  40ae54:	mov	x29, sp
  40ae58:	ccmp	x0, #0x0, #0x4, ge  // ge = tcont
  40ae5c:	b.eq	40aea8 <ferror@plt+0x9728>  // b.none
  40ae60:	stp	x19, x20, [sp, #16]
  40ae64:	mov	x19, x0
  40ae68:	mov	x20, x2
  40ae6c:	str	x21, [sp, #32]
  40ae70:	mov	x0, x2
  40ae74:	stp	xzr, xzr, [x19, #16]
  40ae78:	mov	x21, x1
  40ae7c:	bl	401550 <calloc@plt>
  40ae80:	stp	x0, x21, [x19]
  40ae84:	cmp	x20, #0x0
  40ae88:	str	x20, [x19, #24]
  40ae8c:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  40ae90:	mov	w0, #0x0                   	// #0
  40ae94:	b.eq	40aec0 <ferror@plt+0x9740>  // b.none
  40ae98:	ldp	x19, x20, [sp, #16]
  40ae9c:	ldr	x21, [sp, #32]
  40aea0:	ldp	x29, x30, [sp], #48
  40aea4:	ret
  40aea8:	bl	401730 <__errno_location@plt>
  40aeac:	mov	x1, x0
  40aeb0:	mov	w2, #0x16                  	// #22
  40aeb4:	mov	w0, #0xffffffea            	// #-22
  40aeb8:	str	w2, [x1]
  40aebc:	b	40aea0 <ferror@plt+0x9720>
  40aec0:	bl	401730 <__errno_location@plt>
  40aec4:	mov	x1, x0
  40aec8:	mov	w2, #0xc                   	// #12
  40aecc:	mov	w0, #0xfffffff4            	// #-12
  40aed0:	ldp	x19, x20, [sp, #16]
  40aed4:	ldr	x21, [sp, #32]
  40aed8:	str	w2, [x1]
  40aedc:	b	40aea0 <ferror@plt+0x9720>
  40aee0:	stp	x29, x30, [sp, #-32]!
  40aee4:	mov	x29, sp
  40aee8:	cbz	x0, 40af14 <ferror@plt+0x9794>
  40aeec:	str	x19, [sp, #16]
  40aef0:	mov	x19, x0
  40aef4:	ldr	x0, [x0]
  40aef8:	bl	401670 <free@plt>
  40aefc:	stp	xzr, xzr, [x19]
  40af00:	mov	w0, #0x0                   	// #0
  40af04:	stp	xzr, xzr, [x19, #16]
  40af08:	ldr	x19, [sp, #16]
  40af0c:	ldp	x29, x30, [sp], #32
  40af10:	ret
  40af14:	bl	401730 <__errno_location@plt>
  40af18:	mov	x1, x0
  40af1c:	mov	w2, #0x16                  	// #22
  40af20:	mov	w0, #0xffffffea            	// #-22
  40af24:	str	w2, [x1]
  40af28:	b	40af0c <ferror@plt+0x978c>
  40af2c:	nop
  40af30:	stp	x29, x30, [sp, #-32]!
  40af34:	mov	x29, sp
  40af38:	cbz	x0, 40af6c <ferror@plt+0x97ec>
  40af3c:	str	x19, [sp, #16]
  40af40:	mov	x19, x0
  40af44:	ldp	x0, x3, [x0]
  40af48:	mov	w1, #0x0                   	// #0
  40af4c:	ldr	x2, [x19, #24]
  40af50:	mul	x2, x3, x2
  40af54:	bl	401530 <memset@plt>
  40af58:	str	xzr, [x19, #16]
  40af5c:	ldr	x19, [sp, #16]
  40af60:	mov	w0, #0x0                   	// #0
  40af64:	ldp	x29, x30, [sp], #32
  40af68:	ret
  40af6c:	bl	401730 <__errno_location@plt>
  40af70:	mov	x1, x0
  40af74:	mov	w2, #0x16                  	// #22
  40af78:	mov	w0, #0xffffffea            	// #-22
  40af7c:	str	w2, [x1]
  40af80:	b	40af64 <ferror@plt+0x97e4>
  40af84:	nop
  40af88:	cmp	x0, #0x0
  40af8c:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40af90:	b.lt	40afe0 <ferror@plt+0x9860>  // b.tstop
  40af94:	ldr	x2, [x0, #24]
  40af98:	cmp	x2, x1
  40af9c:	b.le	40afe0 <ferror@plt+0x9860>
  40afa0:	ldr	x3, [x0, #8]
  40afa4:	ldr	x0, [x0]
  40afa8:	cmp	x3, #0x0
  40afac:	mul	x1, x1, x3
  40afb0:	b.le	40b004 <ferror@plt+0x9884>
  40afb4:	add	x2, x0, x3
  40afb8:	add	x0, x0, x1
  40afbc:	add	x2, x2, x1
  40afc0:	b	40afc8 <ferror@plt+0x9848>
  40afc4:	b.eq	40b004 <ferror@plt+0x9884>  // b.none
  40afc8:	ldrb	w1, [x0]
  40afcc:	add	x0, x0, #0x1
  40afd0:	cmp	x0, x2
  40afd4:	cbz	w1, 40afc4 <ferror@plt+0x9844>
  40afd8:	mov	w0, #0x1                   	// #1
  40afdc:	ret
  40afe0:	stp	x29, x30, [sp, #-16]!
  40afe4:	mov	x29, sp
  40afe8:	bl	401730 <__errno_location@plt>
  40afec:	mov	x1, x0
  40aff0:	mov	w2, #0x16                  	// #22
  40aff4:	mov	w0, #0x0                   	// #0
  40aff8:	str	w2, [x1]
  40affc:	ldp	x29, x30, [sp], #16
  40b000:	ret
  40b004:	mov	w0, #0x0                   	// #0
  40b008:	ret
  40b00c:	nop
  40b010:	cmp	x0, #0x0
  40b014:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40b018:	b.lt	40b034 <ferror@plt+0x98b4>  // b.tstop
  40b01c:	ldr	x2, [x0, #24]
  40b020:	cmp	x2, x1
  40b024:	b.le	40b034 <ferror@plt+0x98b4>
  40b028:	ldp	x2, x0, [x0]
  40b02c:	madd	x0, x1, x0, x2
  40b030:	ret
  40b034:	stp	x29, x30, [sp, #-16]!
  40b038:	mov	x29, sp
  40b03c:	bl	401730 <__errno_location@plt>
  40b040:	mov	x1, x0
  40b044:	mov	w2, #0x16                  	// #22
  40b048:	mov	x0, #0x0                   	// #0
  40b04c:	str	w2, [x1]
  40b050:	ldp	x29, x30, [sp], #16
  40b054:	ret
  40b058:	cmp	x0, #0x0
  40b05c:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40b060:	b.lt	40b07c <ferror@plt+0x98fc>  // b.tstop
  40b064:	ldr	x2, [x0, #24]
  40b068:	cmp	x2, x1
  40b06c:	b.le	40b07c <ferror@plt+0x98fc>
  40b070:	ldr	x0, [x0]
  40b074:	ldr	x0, [x0, x1, lsl #3]
  40b078:	ret
  40b07c:	stp	x29, x30, [sp, #-16]!
  40b080:	mov	x29, sp
  40b084:	bl	401730 <__errno_location@plt>
  40b088:	mov	x1, x0
  40b08c:	mov	w2, #0x16                  	// #22
  40b090:	mov	x0, #0x0                   	// #0
  40b094:	str	w2, [x1]
  40b098:	ldp	x29, x30, [sp], #16
  40b09c:	ret
  40b0a0:	stp	x29, x30, [sp, #-48]!
  40b0a4:	mov	x29, sp
  40b0a8:	stp	x19, x20, [sp, #16]
  40b0ac:	mov	x19, x0
  40b0b0:	mov	x20, x1
  40b0b4:	str	x21, [sp, #32]
  40b0b8:	mov	x21, x2
  40b0bc:	bl	40ad88 <ferror@plt+0x9608>
  40b0c0:	tbnz	w0, #31, 40b0e4 <ferror@plt+0x9964>
  40b0c4:	ldp	x0, x2, [x19]
  40b0c8:	mov	x1, x21
  40b0cc:	madd	x0, x2, x20, x0
  40b0d0:	bl	4013f0 <memcpy@plt>
  40b0d4:	ldr	x1, [x19, #16]
  40b0d8:	mov	w0, #0x0                   	// #0
  40b0dc:	add	x1, x1, #0x1
  40b0e0:	str	x1, [x19, #16]
  40b0e4:	ldp	x19, x20, [sp, #16]
  40b0e8:	ldr	x21, [sp, #32]
  40b0ec:	ldp	x29, x30, [sp], #48
  40b0f0:	ret
  40b0f4:	nop
  40b0f8:	stp	x29, x30, [sp, #-32]!
  40b0fc:	mov	x29, sp
  40b100:	cbz	x0, 40b160 <ferror@plt+0x99e0>
  40b104:	ldr	x2, [x0, #24]
  40b108:	stp	x19, x20, [sp, #16]
  40b10c:	mov	x19, x0
  40b110:	mov	x20, x1
  40b114:	cmp	x2, x1
  40b118:	b.le	40b15c <ferror@plt+0x99dc>
  40b11c:	bl	40af88 <ferror@plt+0x9808>
  40b120:	cbnz	w0, 40b130 <ferror@plt+0x99b0>
  40b124:	ldp	x19, x20, [sp, #16]
  40b128:	ldp	x29, x30, [sp], #32
  40b12c:	ret
  40b130:	ldp	x0, x2, [x19]
  40b134:	mov	w1, #0x0                   	// #0
  40b138:	madd	x0, x2, x20, x0
  40b13c:	bl	401530 <memset@plt>
  40b140:	ldr	x1, [x19, #16]
  40b144:	mov	w0, #0x0                   	// #0
  40b148:	sub	x1, x1, #0x1
  40b14c:	str	x1, [x19, #16]
  40b150:	ldp	x19, x20, [sp, #16]
  40b154:	ldp	x29, x30, [sp], #32
  40b158:	ret
  40b15c:	ldp	x19, x20, [sp, #16]
  40b160:	bl	401730 <__errno_location@plt>
  40b164:	mov	x1, x0
  40b168:	mov	w2, #0x16                  	// #22
  40b16c:	mov	w0, #0xffffffea            	// #-22
  40b170:	str	w2, [x1]
  40b174:	b	40b128 <ferror@plt+0x99a8>
  40b178:	stp	x29, x30, [sp, #-32]!
  40b17c:	mov	x29, sp
  40b180:	stp	x19, x20, [sp, #16]
  40b184:	mov	x20, x1
  40b188:	mov	x19, x0
  40b18c:	ldr	x1, [x0, #16]
  40b190:	bl	40ad88 <ferror@plt+0x9608>
  40b194:	tbnz	w0, #31, 40b1bc <ferror@plt+0x9a3c>
  40b198:	ldp	x0, x2, [x19]
  40b19c:	mov	x1, x20
  40b1a0:	ldr	x3, [x19, #16]
  40b1a4:	madd	x0, x2, x3, x0
  40b1a8:	bl	4013f0 <memcpy@plt>
  40b1ac:	ldr	x1, [x19, #16]
  40b1b0:	mov	w0, #0x0                   	// #0
  40b1b4:	add	x1, x1, #0x1
  40b1b8:	str	x1, [x19, #16]
  40b1bc:	ldp	x19, x20, [sp, #16]
  40b1c0:	ldp	x29, x30, [sp], #32
  40b1c4:	ret
  40b1c8:	stp	x29, x30, [sp, #-16]!
  40b1cc:	sxtw	x1, w1
  40b1d0:	mov	x29, sp
  40b1d4:	ldr	x0, [x0, #24]
  40b1d8:	bl	40b058 <ferror@plt+0x98d8>
  40b1dc:	cmp	x0, #0x0
  40b1e0:	cset	w0, ne  // ne = any
  40b1e4:	ldp	x29, x30, [sp], #16
  40b1e8:	ret
  40b1ec:	nop
  40b1f0:	stp	x29, x30, [sp, #-48]!
  40b1f4:	sxtw	x1, w1
  40b1f8:	mov	x29, sp
  40b1fc:	stp	x19, x20, [sp, #16]
  40b200:	mov	x20, x0
  40b204:	mov	x19, x2
  40b208:	ldr	x0, [x0, #24]
  40b20c:	stp	x21, x22, [sp, #32]
  40b210:	mov	x21, x1
  40b214:	bl	40b058 <ferror@plt+0x98d8>
  40b218:	cbz	x0, 40b244 <ferror@plt+0x9ac4>
  40b21c:	ldp	w2, w1, [x0]
  40b220:	mov	w22, #0x0                   	// #0
  40b224:	ldr	w0, [x0, #8]
  40b228:	stp	w2, w1, [x19]
  40b22c:	str	w0, [x19, #8]
  40b230:	mov	w0, w22
  40b234:	ldp	x19, x20, [sp, #16]
  40b238:	ldp	x21, x22, [sp, #32]
  40b23c:	ldp	x29, x30, [sp], #48
  40b240:	ret
  40b244:	ldr	w1, [x20, #56]
  40b248:	mov	w22, #0xffffffff            	// #-1
  40b24c:	cmp	w1, #0x2
  40b250:	b.le	40b230 <ferror@plt+0x9ab0>
  40b254:	mov	w2, #0x5                   	// #5
  40b258:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b25c:	add	x1, x1, #0x1b0
  40b260:	bl	401700 <dcgettext@plt>
  40b264:	mov	w6, w21
  40b268:	mov	x5, x0
  40b26c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b270:	mov	x0, x20
  40b274:	add	x4, x4, #0x220
  40b278:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b27c:	mov	w3, #0x1f                  	// #31
  40b280:	add	x2, x2, #0x1e0
  40b284:	mov	w1, #0x3                   	// #3
  40b288:	bl	401f50 <ferror@plt+0x7d0>
  40b28c:	b	40b230 <ferror@plt+0x9ab0>
  40b290:	stp	x29, x30, [sp, #-48]!
  40b294:	mov	x29, sp
  40b298:	stp	x19, x20, [sp, #16]
  40b29c:	mov	x20, x0
  40b2a0:	mov	x19, x1
  40b2a4:	mov	x0, #0xc                   	// #12
  40b2a8:	bl	4014b0 <malloc@plt>
  40b2ac:	str	x0, [sp, #40]
  40b2b0:	cbz	x0, 40b2e4 <ferror@plt+0x9b64>
  40b2b4:	mov	x2, x0
  40b2b8:	add	x1, sp, #0x28
  40b2bc:	ldr	x3, [x19]
  40b2c0:	str	x3, [x2]
  40b2c4:	ldr	w3, [x19, #8]
  40b2c8:	ldr	x0, [x20, #24]
  40b2cc:	str	w3, [x2, #8]
  40b2d0:	bl	40b178 <ferror@plt+0x99f8>
  40b2d4:	mov	w0, #0x0                   	// #0
  40b2d8:	ldp	x19, x20, [sp, #16]
  40b2dc:	ldp	x29, x30, [sp], #48
  40b2e0:	ret
  40b2e4:	ldr	w1, [x20, #56]
  40b2e8:	cmp	w1, #0x2
  40b2ec:	b.gt	40b2f8 <ferror@plt+0x9b78>
  40b2f0:	mov	w0, #0xffffffff            	// #-1
  40b2f4:	b	40b2d8 <ferror@plt+0x9b58>
  40b2f8:	mov	w2, #0x5                   	// #5
  40b2fc:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b300:	add	x1, x1, #0x470
  40b304:	bl	401700 <dcgettext@plt>
  40b308:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b30c:	add	x4, x4, #0x220
  40b310:	mov	x5, x0
  40b314:	add	x4, x4, #0x10
  40b318:	mov	x0, x20
  40b31c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b320:	mov	w3, #0x30                  	// #48
  40b324:	add	x2, x2, #0x1e0
  40b328:	mov	w1, #0x3                   	// #3
  40b32c:	bl	401f50 <ferror@plt+0x7d0>
  40b330:	mov	w0, #0xffffffff            	// #-1
  40b334:	b	40b2d8 <ferror@plt+0x9b58>
  40b338:	stp	x29, x30, [sp, #-64]!
  40b33c:	mov	x29, sp
  40b340:	stp	x19, x20, [sp, #16]
  40b344:	mov	x20, x0
  40b348:	mov	x19, x2
  40b34c:	mov	x0, #0xc                   	// #12
  40b350:	str	x21, [sp, #32]
  40b354:	mov	w21, w1
  40b358:	bl	4014b0 <malloc@plt>
  40b35c:	str	x0, [sp, #56]
  40b360:	cbz	x0, 40b39c <ferror@plt+0x9c1c>
  40b364:	mov	x3, x0
  40b368:	ldr	w4, [x19, #8]
  40b36c:	ldr	x5, [x19]
  40b370:	sxtw	x1, w21
  40b374:	ldr	x0, [x20, #24]
  40b378:	str	x5, [x3]
  40b37c:	str	w4, [x3, #8]
  40b380:	add	x2, sp, #0x38
  40b384:	bl	40b0a0 <ferror@plt+0x9920>
  40b388:	mov	w0, #0x0                   	// #0
  40b38c:	ldp	x19, x20, [sp, #16]
  40b390:	ldr	x21, [sp, #32]
  40b394:	ldp	x29, x30, [sp], #64
  40b398:	ret
  40b39c:	ldr	w1, [x20, #56]
  40b3a0:	cmp	w1, #0x2
  40b3a4:	b.gt	40b3b0 <ferror@plt+0x9c30>
  40b3a8:	mov	w0, #0xffffffff            	// #-1
  40b3ac:	b	40b38c <ferror@plt+0x9c0c>
  40b3b0:	mov	w2, #0x5                   	// #5
  40b3b4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b3b8:	add	x1, x1, #0x470
  40b3bc:	bl	401700 <dcgettext@plt>
  40b3c0:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b3c4:	add	x4, x4, #0x220
  40b3c8:	mov	x5, x0
  40b3cc:	add	x4, x4, #0x20
  40b3d0:	mov	x0, x20
  40b3d4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b3d8:	mov	w3, #0x43                  	// #67
  40b3dc:	add	x2, x2, #0x1e0
  40b3e0:	mov	w1, #0x3                   	// #3
  40b3e4:	bl	401f50 <ferror@plt+0x7d0>
  40b3e8:	mov	w0, #0xffffffff            	// #-1
  40b3ec:	b	40b38c <ferror@plt+0x9c0c>
  40b3f0:	stp	x29, x30, [sp, #-32]!
  40b3f4:	sxtw	x1, w1
  40b3f8:	mov	x29, sp
  40b3fc:	stp	x19, x20, [sp, #16]
  40b400:	mov	x20, x0
  40b404:	ldr	x0, [x0, #24]
  40b408:	bl	40b0f8 <ferror@plt+0x9978>
  40b40c:	mov	w19, w0
  40b410:	cbnz	w0, 40b424 <ferror@plt+0x9ca4>
  40b414:	mov	w0, w19
  40b418:	ldp	x19, x20, [sp, #16]
  40b41c:	ldp	x29, x30, [sp], #32
  40b420:	ret
  40b424:	ldr	w0, [x20, #56]
  40b428:	mov	w19, #0xffffffff            	// #-1
  40b42c:	cmp	w0, #0x2
  40b430:	b.le	40b414 <ferror@plt+0x9c94>
  40b434:	mov	w2, #0x5                   	// #5
  40b438:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b43c:	mov	x0, #0x0                   	// #0
  40b440:	add	x1, x1, #0x1e8
  40b444:	bl	401700 <dcgettext@plt>
  40b448:	mov	x5, x0
  40b44c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b450:	add	x4, x4, #0x220
  40b454:	mov	x0, x20
  40b458:	add	x4, x4, #0x30
  40b45c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b460:	mov	w3, #0x55                  	// #85
  40b464:	add	x2, x2, #0x1e0
  40b468:	mov	w1, #0x3                   	// #3
  40b46c:	bl	401f50 <ferror@plt+0x7d0>
  40b470:	b	40b414 <ferror@plt+0x9c94>
  40b474:	nop
  40b478:	stp	x29, x30, [sp, #-64]!
  40b47c:	mov	x29, sp
  40b480:	stp	x19, x20, [sp, #16]
  40b484:	mov	x19, x0
  40b488:	ldr	w20, [x0]
  40b48c:	str	x21, [sp, #32]
  40b490:	mov	x21, x1
  40b494:	ldr	w1, [x1]
  40b498:	ubfx	x20, x20, #4, #1
  40b49c:	mov	w2, w20
  40b4a0:	bl	409b98 <ferror@plt+0x8418>
  40b4a4:	mov	w3, w0
  40b4a8:	ldr	w1, [x21, #4]
  40b4ac:	mov	w2, w20
  40b4b0:	mov	x0, x19
  40b4b4:	str	w3, [sp, #48]
  40b4b8:	bl	409b98 <ferror@plt+0x8418>
  40b4bc:	mov	w3, w0
  40b4c0:	ldr	w1, [x21, #8]
  40b4c4:	mov	w2, w20
  40b4c8:	mov	x0, x19
  40b4cc:	str	w3, [sp, #52]
  40b4d0:	bl	409b98 <ferror@plt+0x8418>
  40b4d4:	mov	w2, w0
  40b4d8:	add	x1, sp, #0x30
  40b4dc:	mov	x0, x19
  40b4e0:	str	w2, [sp, #56]
  40b4e4:	bl	40b290 <ferror@plt+0x9b10>
  40b4e8:	ldp	x19, x20, [sp, #16]
  40b4ec:	ldr	x21, [sp, #32]
  40b4f0:	ldp	x29, x30, [sp], #64
  40b4f4:	ret
  40b4f8:	stp	x29, x30, [sp, #-16]!
  40b4fc:	sxtw	x1, w1
  40b500:	mov	x29, sp
  40b504:	ldr	x0, [x0, #16]
  40b508:	bl	40b058 <ferror@plt+0x98d8>
  40b50c:	cmp	x0, #0x0
  40b510:	cset	w0, ne  // ne = any
  40b514:	ldp	x29, x30, [sp], #16
  40b518:	ret
  40b51c:	nop
  40b520:	stp	x29, x30, [sp, #-48]!
  40b524:	mov	x29, sp
  40b528:	stp	x19, x20, [sp, #16]
  40b52c:	mov	x20, x0
  40b530:	mov	x19, x1
  40b534:	ldr	x0, [x0, #16]
  40b538:	str	x21, [sp, #32]
  40b53c:	ldrb	w1, [x1]
  40b540:	bl	40b058 <ferror@plt+0x98d8>
  40b544:	cbz	x0, 40b574 <ferror@plt+0x9df4>
  40b548:	mov	x1, x0
  40b54c:	mov	x2, #0x200                 	// #512
  40b550:	add	x0, x19, #0x1
  40b554:	mov	w21, #0x0                   	// #0
  40b558:	bl	401710 <strncpy@plt>
  40b55c:	strb	wzr, [x19, #512]
  40b560:	mov	w0, w21
  40b564:	ldp	x19, x20, [sp, #16]
  40b568:	ldr	x21, [sp, #32]
  40b56c:	ldp	x29, x30, [sp], #48
  40b570:	ret
  40b574:	ldr	w1, [x20, #56]
  40b578:	mov	w21, #0xffffffff            	// #-1
  40b57c:	cmp	w1, #0x2
  40b580:	b.le	40b560 <ferror@plt+0x9de0>
  40b584:	mov	w2, #0x5                   	// #5
  40b588:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b58c:	add	x1, x1, #0x260
  40b590:	bl	401700 <dcgettext@plt>
  40b594:	ldrb	w6, [x19]
  40b598:	mov	x5, x0
  40b59c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b5a0:	mov	x0, x20
  40b5a4:	add	x4, x4, #0x2b8
  40b5a8:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b5ac:	mov	w3, #0x1e                  	// #30
  40b5b0:	add	x2, x2, #0x278
  40b5b4:	mov	w1, #0x3                   	// #3
  40b5b8:	bl	401f50 <ferror@plt+0x7d0>
  40b5bc:	b	40b560 <ferror@plt+0x9de0>
  40b5c0:	stp	x29, x30, [sp, #-48]!
  40b5c4:	mov	x29, sp
  40b5c8:	stp	x19, x20, [sp, #16]
  40b5cc:	mov	x20, x0
  40b5d0:	mov	x19, x1
  40b5d4:	ldrb	w1, [x1]
  40b5d8:	ldr	x0, [x0, #16]
  40b5dc:	bl	40b058 <ferror@plt+0x98d8>
  40b5e0:	cbz	x0, 40b5e8 <ferror@plt+0x9e68>
  40b5e4:	bl	401670 <free@plt>
  40b5e8:	add	x0, x19, #0x1
  40b5ec:	bl	401590 <strdup@plt>
  40b5f0:	ldrb	w1, [x19]
  40b5f4:	mov	x3, x0
  40b5f8:	ldr	x0, [x20, #16]
  40b5fc:	add	x2, sp, #0x28
  40b600:	mov	w19, #0x0                   	// #0
  40b604:	str	x3, [sp, #40]
  40b608:	bl	40b0a0 <ferror@plt+0x9920>
  40b60c:	tbnz	w0, #31, 40b620 <ferror@plt+0x9ea0>
  40b610:	mov	w0, w19
  40b614:	ldp	x19, x20, [sp, #16]
  40b618:	ldp	x29, x30, [sp], #48
  40b61c:	ret
  40b620:	ldr	x0, [sp, #40]
  40b624:	mov	w19, #0xffffffff            	// #-1
  40b628:	bl	401670 <free@plt>
  40b62c:	ldr	w0, [x20, #56]
  40b630:	cmp	w0, #0x2
  40b634:	b.le	40b610 <ferror@plt+0x9e90>
  40b638:	mov	w2, #0x5                   	// #5
  40b63c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b640:	mov	x0, #0x0                   	// #0
  40b644:	add	x1, x1, #0x470
  40b648:	bl	401700 <dcgettext@plt>
  40b64c:	mov	x5, x0
  40b650:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b654:	add	x4, x4, #0x2b8
  40b658:	mov	x0, x20
  40b65c:	add	x4, x4, #0x10
  40b660:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b664:	mov	w3, #0x34                  	// #52
  40b668:	add	x2, x2, #0x278
  40b66c:	mov	w1, #0x3                   	// #3
  40b670:	bl	401f50 <ferror@plt+0x7d0>
  40b674:	b	40b610 <ferror@plt+0x9e90>
  40b678:	stp	x29, x30, [sp, #-32]!
  40b67c:	sxtw	x1, w1
  40b680:	mov	x29, sp
  40b684:	stp	x19, x20, [sp, #16]
  40b688:	mov	x19, x0
  40b68c:	mov	w20, #0x0                   	// #0
  40b690:	ldr	x0, [x0, #16]
  40b694:	bl	40b0f8 <ferror@plt+0x9978>
  40b698:	tbnz	w0, #31, 40b6ac <ferror@plt+0x9f2c>
  40b69c:	mov	w0, w20
  40b6a0:	ldp	x19, x20, [sp, #16]
  40b6a4:	ldp	x29, x30, [sp], #32
  40b6a8:	ret
  40b6ac:	ldr	w0, [x19, #56]
  40b6b0:	mov	w20, #0xffffffff            	// #-1
  40b6b4:	cmp	w0, #0x2
  40b6b8:	b.le	40b69c <ferror@plt+0x9f1c>
  40b6bc:	mov	w2, #0x5                   	// #5
  40b6c0:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b6c4:	mov	x0, #0x0                   	// #0
  40b6c8:	add	x1, x1, #0x280
  40b6cc:	bl	401700 <dcgettext@plt>
  40b6d0:	mov	x5, x0
  40b6d4:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b6d8:	add	x4, x4, #0x2b8
  40b6dc:	mov	x0, x19
  40b6e0:	add	x4, x4, #0x20
  40b6e4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b6e8:	mov	w3, #0x3e                  	// #62
  40b6ec:	add	x2, x2, #0x278
  40b6f0:	mov	w1, #0x3                   	// #3
  40b6f4:	bl	401f50 <ferror@plt+0x7d0>
  40b6f8:	b	40b69c <ferror@plt+0x9f1c>
  40b6fc:	nop
  40b700:	stp	x29, x30, [sp, #-32]!
  40b704:	mov	w1, #0x2                   	// #2
  40b708:	mov	x29, sp
  40b70c:	str	x19, [sp, #16]
  40b710:	mov	x19, x0
  40b714:	bl	4014c0 <open@plt>
  40b718:	tbnz	w0, #31, 40b730 <ferror@plt+0x9fb0>
  40b71c:	cmp	w0, #0x0
  40b720:	csinv	w0, w0, wzr, ge  // ge = tcont
  40b724:	ldr	x19, [sp, #16]
  40b728:	ldp	x29, x30, [sp], #32
  40b72c:	ret
  40b730:	mov	x0, x19
  40b734:	mov	w1, #0x1                   	// #1
  40b738:	bl	4014c0 <open@plt>
  40b73c:	tbz	w0, #31, 40b71c <ferror@plt+0x9f9c>
  40b740:	mov	x0, x19
  40b744:	mov	w1, #0x0                   	// #0
  40b748:	bl	4014c0 <open@plt>
  40b74c:	cmp	w0, #0x0
  40b750:	csinv	w0, w0, wzr, ge  // ge = tcont
  40b754:	ldr	x19, [sp, #16]
  40b758:	ldp	x29, x30, [sp], #32
  40b75c:	ret
  40b760:	stp	x29, x30, [sp, #-48]!
  40b764:	mov	x29, sp
  40b768:	str	x19, [sp, #16]
  40b76c:	mov	w19, w0
  40b770:	strb	wzr, [sp, #47]
  40b774:	bl	4016f0 <isatty@plt>
  40b778:	cbnz	w0, 40b78c <ferror@plt+0xa00c>
  40b77c:	mov	w0, #0x0                   	// #0
  40b780:	ldr	x19, [sp, #16]
  40b784:	ldp	x29, x30, [sp], #48
  40b788:	ret
  40b78c:	mov	w0, w19
  40b790:	add	x2, sp, #0x2f
  40b794:	mov	x1, #0x4b33                	// #19251
  40b798:	bl	401760 <ioctl@plt>
  40b79c:	cbnz	w0, 40b77c <ferror@plt+0x9ffc>
  40b7a0:	ldrb	w0, [sp, #47]
  40b7a4:	ldr	x19, [sp, #16]
  40b7a8:	sub	w0, w0, #0x1
  40b7ac:	and	w0, w0, #0xff
  40b7b0:	cmp	w0, #0x1
  40b7b4:	cset	w0, ls  // ls = plast
  40b7b8:	ldp	x29, x30, [sp], #48
  40b7bc:	ret
  40b7c0:	stp	x29, x30, [sp, #-32]!
  40b7c4:	mov	x29, sp
  40b7c8:	stp	x19, x20, [sp, #16]
  40b7cc:	cbz	x0, 40b7f8 <ferror@plt+0xa078>
  40b7d0:	mov	x20, x0
  40b7d4:	bl	40b700 <ferror@plt+0x9f80>
  40b7d8:	mov	w19, w0
  40b7dc:	tbnz	w0, #31, 40b894 <ferror@plt+0xa114>
  40b7e0:	bl	40b760 <ferror@plt+0x9fe0>
  40b7e4:	cbz	w0, 40b88c <ferror@plt+0xa10c>
  40b7e8:	mov	w0, w19
  40b7ec:	ldp	x19, x20, [sp, #16]
  40b7f0:	ldp	x29, x30, [sp], #32
  40b7f4:	ret
  40b7f8:	adrp	x20, 416000 <ferror@plt+0x14880>
  40b7fc:	add	x20, x20, #0x3a0
  40b800:	adrp	x0, 416000 <ferror@plt+0x14880>
  40b804:	add	x20, x20, #0x8
  40b808:	add	x0, x0, #0x2e8
  40b80c:	b	40b818 <ferror@plt+0xa098>
  40b810:	ldr	x0, [x20], #8
  40b814:	cbz	x0, 40b83c <ferror@plt+0xa0bc>
  40b818:	bl	40b700 <ferror@plt+0x9f80>
  40b81c:	mov	w19, w0
  40b820:	tbnz	w0, #31, 40b810 <ferror@plt+0xa090>
  40b824:	bl	40b760 <ferror@plt+0x9fe0>
  40b828:	cbnz	w0, 40b7e8 <ferror@plt+0xa068>
  40b82c:	mov	w0, w19
  40b830:	bl	4015b0 <close@plt>
  40b834:	ldr	x0, [x20], #8
  40b838:	cbnz	x0, 40b818 <ferror@plt+0xa098>
  40b83c:	mov	w19, #0x0                   	// #0
  40b840:	mov	w0, w19
  40b844:	bl	40b760 <ferror@plt+0x9fe0>
  40b848:	cbnz	w0, 40b7e8 <ferror@plt+0xa068>
  40b84c:	add	w19, w19, #0x1
  40b850:	cmp	w19, #0x3
  40b854:	b.ne	40b840 <ferror@plt+0xa0c0>  // b.any
  40b858:	adrp	x0, 433000 <ferror@plt+0x31880>
  40b85c:	mov	w2, #0x5                   	// #5
  40b860:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b864:	add	x1, x1, #0x310
  40b868:	ldr	x19, [x0, #800]
  40b86c:	mov	x0, #0x0                   	// #0
  40b870:	bl	401700 <dcgettext@plt>
  40b874:	mov	x2, x0
  40b878:	mov	w1, #0x1                   	// #1
  40b87c:	mov	x0, x19
  40b880:	bl	401620 <__fprintf_chk@plt>
  40b884:	mov	w0, #0x1                   	// #1
  40b888:	bl	401430 <exit@plt>
  40b88c:	mov	w0, w19
  40b890:	bl	4015b0 <close@plt>
  40b894:	adrp	x0, 433000 <ferror@plt+0x31880>
  40b898:	mov	w2, #0x5                   	// #5
  40b89c:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b8a0:	add	x1, x1, #0x2f8
  40b8a4:	ldr	x19, [x0, #800]
  40b8a8:	mov	x0, #0x0                   	// #0
  40b8ac:	bl	401700 <dcgettext@plt>
  40b8b0:	mov	x2, x0
  40b8b4:	mov	x3, x20
  40b8b8:	mov	w1, #0x1                   	// #1
  40b8bc:	mov	x0, x19
  40b8c0:	bl	401620 <__fprintf_chk@plt>
  40b8c4:	mov	w0, #0x1                   	// #1
  40b8c8:	bl	401430 <exit@plt>
  40b8cc:	nop
  40b8d0:	stp	x29, x30, [sp, #-320]!
  40b8d4:	adrp	x8, 433000 <ferror@plt+0x31880>
  40b8d8:	mov	w9, #0xffffffd0            	// #-48
  40b8dc:	mov	x29, sp
  40b8e0:	str	x21, [sp, #32]
  40b8e4:	adrp	x21, 433000 <ferror@plt+0x31880>
  40b8e8:	stp	x19, x20, [sp, #16]
  40b8ec:	mov	w19, w0
  40b8f0:	add	x10, sp, #0x110
  40b8f4:	ldr	x0, [x21, #800]
  40b8f8:	stp	x2, x3, [sp, #272]
  40b8fc:	add	x12, sp, #0x140
  40b900:	ldr	x3, [x8, #912]
  40b904:	adrp	x11, 416000 <ferror@plt+0x14880>
  40b908:	mov	w8, #0xffffff80            	// #-128
  40b90c:	add	x2, x11, #0x3d8
  40b910:	mov	x20, x1
  40b914:	mov	w1, #0x1                   	// #1
  40b918:	stp	x12, x12, [sp, #80]
  40b91c:	str	x10, [sp, #96]
  40b920:	str	w9, [sp, #104]
  40b924:	str	w8, [sp, #108]
  40b928:	str	q0, [sp, #144]
  40b92c:	str	q1, [sp, #160]
  40b930:	str	q2, [sp, #176]
  40b934:	str	q3, [sp, #192]
  40b938:	str	q4, [sp, #208]
  40b93c:	str	q5, [sp, #224]
  40b940:	str	q6, [sp, #240]
  40b944:	str	q7, [sp, #256]
  40b948:	stp	x4, x5, [sp, #288]
  40b94c:	stp	x6, x7, [sp, #304]
  40b950:	bl	401620 <__fprintf_chk@plt>
  40b954:	mov	x2, x20
  40b958:	ldp	x6, x7, [sp, #80]
  40b95c:	add	x3, sp, #0x30
  40b960:	ldp	x4, x5, [sp, #96]
  40b964:	mov	w1, #0x1                   	// #1
  40b968:	ldr	x0, [x21, #800]
  40b96c:	stp	x6, x7, [sp, #48]
  40b970:	stp	x4, x5, [sp, #64]
  40b974:	stp	x6, x7, [sp, #112]
  40b978:	stp	x4, x5, [sp, #128]
  40b97c:	bl	401540 <__vfprintf_chk@plt>
  40b980:	cmp	w19, #0x0
  40b984:	b.le	40b9ac <ferror@plt+0xa22c>
  40b988:	ldr	x20, [x21, #800]
  40b98c:	mov	w0, w19
  40b990:	bl	4015a0 <strerror@plt>
  40b994:	mov	x3, x0
  40b998:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b99c:	mov	x0, x20
  40b9a0:	add	x2, x2, #0x3e0
  40b9a4:	mov	w1, #0x1                   	// #1
  40b9a8:	bl	401620 <__fprintf_chk@plt>
  40b9ac:	ldp	x19, x20, [sp, #16]
  40b9b0:	ldr	x21, [sp, #32]
  40b9b4:	ldp	x29, x30, [sp], #320
  40b9b8:	ret
  40b9bc:	nop
  40b9c0:	stp	x29, x30, [sp, #-320]!
  40b9c4:	adrp	x8, 433000 <ferror@plt+0x31880>
  40b9c8:	mov	w9, #0xffffffd8            	// #-40
  40b9cc:	mov	x29, sp
  40b9d0:	stp	x21, x22, [sp, #32]
  40b9d4:	adrp	x22, 433000 <ferror@plt+0x31880>
  40b9d8:	add	x10, sp, #0x110
  40b9dc:	stp	x19, x20, [sp, #16]
  40b9e0:	mov	w20, w0
  40b9e4:	add	x11, sp, #0x140
  40b9e8:	ldr	x0, [x22, #800]
  40b9ec:	stp	x3, x4, [sp, #280]
  40b9f0:	mov	w19, w1
  40b9f4:	ldr	x3, [x8, #912]
  40b9f8:	mov	w8, #0xffffff80            	// #-128
  40b9fc:	mov	x21, x2
  40ba00:	mov	w1, #0x1                   	// #1
  40ba04:	adrp	x2, 416000 <ferror@plt+0x14880>
  40ba08:	add	x2, x2, #0x3d8
  40ba0c:	stp	x11, x11, [sp, #80]
  40ba10:	str	x10, [sp, #96]
  40ba14:	str	w9, [sp, #104]
  40ba18:	str	w8, [sp, #108]
  40ba1c:	str	q0, [sp, #144]
  40ba20:	str	q1, [sp, #160]
  40ba24:	str	q2, [sp, #176]
  40ba28:	str	q3, [sp, #192]
  40ba2c:	str	q4, [sp, #208]
  40ba30:	str	q5, [sp, #224]
  40ba34:	str	q6, [sp, #240]
  40ba38:	str	q7, [sp, #256]
  40ba3c:	stp	x5, x6, [sp, #296]
  40ba40:	str	x7, [sp, #312]
  40ba44:	bl	401620 <__fprintf_chk@plt>
  40ba48:	ldp	x6, x7, [sp, #80]
  40ba4c:	mov	x2, x21
  40ba50:	ldp	x4, x5, [sp, #96]
  40ba54:	add	x3, sp, #0x30
  40ba58:	ldr	x0, [x22, #800]
  40ba5c:	mov	w1, #0x1                   	// #1
  40ba60:	stp	x6, x7, [sp, #48]
  40ba64:	stp	x4, x5, [sp, #64]
  40ba68:	stp	x6, x7, [sp, #112]
  40ba6c:	stp	x4, x5, [sp, #128]
  40ba70:	bl	401540 <__vfprintf_chk@plt>
  40ba74:	cmp	w19, #0x0
  40ba78:	b.le	40baa0 <ferror@plt+0xa320>
  40ba7c:	ldr	x21, [x22, #800]
  40ba80:	mov	w0, w19
  40ba84:	bl	4015a0 <strerror@plt>
  40ba88:	mov	x3, x0
  40ba8c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40ba90:	mov	x0, x21
  40ba94:	add	x2, x2, #0x3e0
  40ba98:	mov	w1, #0x1                   	// #1
  40ba9c:	bl	401620 <__fprintf_chk@plt>
  40baa0:	mov	w0, w20
  40baa4:	bl	401430 <exit@plt>
  40baa8:	stp	x29, x30, [sp, #-32]!
  40baac:	mov	w1, #0x2f                  	// #47
  40bab0:	mov	x29, sp
  40bab4:	str	x19, [sp, #16]
  40bab8:	mov	x19, x0
  40babc:	bl	4015c0 <strrchr@plt>
  40bac0:	cmp	x0, #0x0
  40bac4:	adrp	x1, 433000 <ferror@plt+0x31880>
  40bac8:	csinc	x19, x19, x0, eq  // eq = none
  40bacc:	str	x19, [x1, #912]
  40bad0:	ldr	x19, [sp, #16]
  40bad4:	ldp	x29, x30, [sp], #32
  40bad8:	ret
  40badc:	nop
  40bae0:	adrp	x0, 433000 <ferror@plt+0x31880>
  40bae4:	ldr	x0, [x0, #912]
  40bae8:	ret
  40baec:	nop
  40baf0:	stp	x29, x30, [sp, #-16]!
  40baf4:	mov	w2, #0x5                   	// #5
  40baf8:	adrp	x1, 416000 <ferror@plt+0x14880>
  40bafc:	mov	x29, sp
  40bb00:	add	x1, x1, #0x3e8
  40bb04:	mov	x0, #0x0                   	// #0
  40bb08:	bl	401700 <dcgettext@plt>
  40bb0c:	mov	x1, x0
  40bb10:	adrp	x2, 433000 <ferror@plt+0x31880>
  40bb14:	adrp	x3, 416000 <ferror@plt+0x14880>
  40bb18:	add	x3, x3, #0x3f8
  40bb1c:	mov	w0, #0x1                   	// #1
  40bb20:	ldr	x2, [x2, #912]
  40bb24:	bl	401520 <__printf_chk@plt>
  40bb28:	mov	w0, #0x0                   	// #0
  40bb2c:	bl	401430 <exit@plt>
  40bb30:	stp	x29, x30, [sp, #-32]!
  40bb34:	adrp	x0, 433000 <ferror@plt+0x31880>
  40bb38:	mov	w2, #0x5                   	// #5
  40bb3c:	mov	x29, sp
  40bb40:	adrp	x1, 416000 <ferror@plt+0x14880>
  40bb44:	add	x1, x1, #0x408
  40bb48:	str	x19, [sp, #16]
  40bb4c:	ldr	x19, [x0, #800]
  40bb50:	mov	x0, #0x0                   	// #0
  40bb54:	bl	401700 <dcgettext@plt>
  40bb58:	mov	x2, x0
  40bb5c:	adrp	x3, 433000 <ferror@plt+0x31880>
  40bb60:	mov	w1, #0x1                   	// #1
  40bb64:	mov	x0, x19
  40bb68:	ldr	x3, [x3, #912]
  40bb6c:	bl	401620 <__fprintf_chk@plt>
  40bb70:	mov	w0, #0x47                  	// #71
  40bb74:	bl	401430 <exit@plt>
  40bb78:	stp	x29, x30, [sp, #-16]!
  40bb7c:	mov	x29, sp
  40bb80:	bl	4014b0 <malloc@plt>
  40bb84:	cbz	x0, 40bb90 <ferror@plt+0xa410>
  40bb88:	ldp	x29, x30, [sp], #16
  40bb8c:	ret
  40bb90:	bl	40bb30 <ferror@plt+0xa3b0>
  40bb94:	nop
  40bb98:	stp	x29, x30, [sp, #-16]!
  40bb9c:	mov	x29, sp
  40bba0:	bl	401570 <realloc@plt>
  40bba4:	cbz	x0, 40bbb0 <ferror@plt+0xa430>
  40bba8:	ldp	x29, x30, [sp], #16
  40bbac:	ret
  40bbb0:	bl	40bb30 <ferror@plt+0xa3b0>
  40bbb4:	nop
  40bbb8:	stp	x29, x30, [sp, #-16]!
  40bbbc:	mov	x29, sp
  40bbc0:	bl	401590 <strdup@plt>
  40bbc4:	cbz	x0, 40bbd0 <ferror@plt+0xa450>
  40bbc8:	ldp	x29, x30, [sp], #16
  40bbcc:	ret
  40bbd0:	bl	40bb30 <ferror@plt+0xa3b0>
  40bbd4:	nop
  40bbd8:	stp	x29, x30, [sp, #-16]!
  40bbdc:	mov	x29, sp
  40bbe0:	bl	4016a0 <strndup@plt>
  40bbe4:	cbz	x0, 40bbf0 <ferror@plt+0xa470>
  40bbe8:	ldp	x29, x30, [sp], #16
  40bbec:	ret
  40bbf0:	bl	40bb30 <ferror@plt+0xa3b0>
  40bbf4:	nop
  40bbf8:	cbz	x0, 40bc14 <ferror@plt+0xa494>
  40bbfc:	stp	x29, x30, [sp, #-16]!
  40bc00:	mov	x29, sp
  40bc04:	bl	401670 <free@plt>
  40bc08:	mov	x0, #0x0                   	// #0
  40bc0c:	ldp	x29, x30, [sp], #16
  40bc10:	ret
  40bc14:	mov	x0, #0x0                   	// #0
  40bc18:	ret
  40bc1c:	nop
  40bc20:	stp	x29, x30, [sp, #-64]!
  40bc24:	mov	x29, sp
  40bc28:	stp	x19, x20, [sp, #16]
  40bc2c:	adrp	x20, 429000 <ferror@plt+0x27880>
  40bc30:	add	x20, x20, #0x80
  40bc34:	stp	x21, x22, [sp, #32]
  40bc38:	adrp	x21, 429000 <ferror@plt+0x27880>
  40bc3c:	add	x21, x21, #0x78
  40bc40:	sub	x20, x20, x21
  40bc44:	mov	w22, w0
  40bc48:	stp	x23, x24, [sp, #48]
  40bc4c:	mov	x23, x1
  40bc50:	mov	x24, x2
  40bc54:	bl	4013b0 <memcpy@plt-0x40>
  40bc58:	cmp	xzr, x20, asr #3
  40bc5c:	b.eq	40bc88 <ferror@plt+0xa508>  // b.none
  40bc60:	asr	x20, x20, #3
  40bc64:	mov	x19, #0x0                   	// #0
  40bc68:	ldr	x3, [x21, x19, lsl #3]
  40bc6c:	mov	x2, x24
  40bc70:	add	x19, x19, #0x1
  40bc74:	mov	x1, x23
  40bc78:	mov	w0, w22
  40bc7c:	blr	x3
  40bc80:	cmp	x20, x19
  40bc84:	b.ne	40bc68 <ferror@plt+0xa4e8>  // b.any
  40bc88:	ldp	x19, x20, [sp, #16]
  40bc8c:	ldp	x21, x22, [sp, #32]
  40bc90:	ldp	x23, x24, [sp, #48]
  40bc94:	ldp	x29, x30, [sp], #64
  40bc98:	ret
  40bc9c:	nop
  40bca0:	ret

Disassembly of section .fini:

000000000040bca4 <.fini>:
  40bca4:	stp	x29, x30, [sp, #-16]!
  40bca8:	mov	x29, sp
  40bcac:	ldp	x29, x30, [sp], #16
  40bcb0:	ret
