* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jan 15 2026 13:18:46

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40UL1K
    Package:       CM36A

Design statistics:
------------------
    FFs:                  28
    LUTs:                 39
    RAMs:                 0
    IOBs:                 1
    GBs:                  3
    PLLs:                 1
    Warm Boots:           0
    I2C_FIFOs:            0
    HFOSCs:               0
    LFOSCs:               0
    RGBA_DRVs:            1
    IR400_DRVs:           0
    IR500_DRVs:           0
    BARCODE_DRVs:         0
    LEDDA_IPs:            0
    IR_IPs:               0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 39/1248
        Combinational Logic Cells: 11       out of   1248      0.88141%
        Sequential Logic Cells:    28       out of   1248      2.24359%
        Logic Tiles:               10       out of   156       6.41026%
    Registers: 
        Logic Registers:           28       out of   1248      2.24359%
        IO Registers:              0        out of   240       0
    Block RAMs:                    0        out of   14        0%
    Warm Boots:                    0        out of   1         0%
    I2C_FIFOs:                     0        out of   2         0%
    HFOSCs:                        0        out of   1         0%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     1        out of   1         100%
    IR400_DRVs:                    0        out of   1         0%
    IR500_DRVs:                    0        out of   1         0%
    BARCODE_DRVs:                  0        out of   1         0%
    LEDDA_IPs:                     0        out of   1         0%
    IR_IPs:                        0        out of   1         0%
    Pins:
        Input Pins:                1        out of   26        3.84615%
        Output Pins:               0        out of   26        0%
        InOut Pins:                0        out of   26        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 0        out of   12        0%
    Bank 2: 1        out of   14        7.14286%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function   Signal Name
    ----------  ---------  -----------  -------  -------  -----------   -----------
    F2          Input      SB_LVCMOS    No       2        Simple Input  clk_12mhz  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name     
    -------------  -------  ---------  ------  -----------     
    4              0                   28      locked_i_g      
    5              2                   1       clk_12mhz_bufg  
    3              0                   28      sys_clk         


Router Summary:
---------------
    Status:  Successful
    Runtime: 1 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      267 out of  28951      0.922248%
                          Span 4       26 out of   6784      0.383255%
                         Span 12        9 out of   1456      0.618132%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect        2 out of   1092      0.18315%

