(pcb /home/ajith/WemosClock/WemosClock.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.4-e60b266~84~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  263528 -109064  50895 -109064  50895 -38939.2  263528 -38939.2
            263528 -109064)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "TerminalBlock:TerminalBlock_bornier-2_P5.08mm"
      (place J1 257556 -71120 front 270 (PN Screw_Terminal_01x02))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place U5 252476 -93472 front 270 (PN L7805))
    )
    (component "Converter_ACDC:Converter_ACDC_HiLink_HLK-PMxx"
      (place PS1 248412 -64516 front 180 (PN "HLK-PM12"))
    )
    (component Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (place C1 237216 -93472 front 90 (PN CP))
    )
    (component "WemosClock:2.3 inch 7-segment display"
      (place U4 237954 -74000 back 0 (PN 2.3inch7SegmentDisplay))
      (place U3 188956 -74000 back 0 (PN 2.3inch7SegmentDisplay))
      (place U2 123952 -74000 back 0 (PN 2.3inch7SegmentDisplay))
      (place U1 74955 -74000 back 0 (PN 2.3inch7SegmentDisplay))
    )
    (component Module:WEMOS_D1_mini_light
      (place U0 108712 -76708 front 270 (PN WeMos_D1_mini))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R28 90424 -83820 front 270 (PN 2k2))
      (place R27 103124 -83820 front 270 (PN 2k2))
      (place R26 144000 -66548 front 180 (PN 2k2))
      (place R25 131000 -66548 front 180 (PN 2k2))
      (place R24 117856 -66548 front 180 (PN 2k2))
      (place R23 104648 -66548 front 180 (PN 2k2))
      (place R22 91440 -66548 front 180 (PN 2k2))
      (place R21 78232 -66548 front 180 (PN 2k2))
      (place R20 65024 -66548 front 180 (PN 2k2))
      (place R19 183876 -83796 front 0 (PN 2k2))
      (place R18 194036 -75668 front 180 (PN 2k2))
      (place R17 194056 -79756 front 180 (PN 2k2))
      (place R16 183876 -97004 front 0 (PN 2k2))
      (place R15 194036 -88876 front 180 (PN 2k2))
      (place R14 194036 -92940 front 180 (PN 2k2))
      (place R13 183876 -57888 front 0 (PN 2k2))
      (place R12 194036 -49848 front 180 (PN 2k2))
      (place R11 194036 -53848 front 180 (PN 2k2))
      (place R10 183876 -71120 front 0 (PN 2k2))
      (place R9 194036 -62968 front 180 (PN 2k2))
      (place R8 194036 -67032 front 180 (PN 2k2))
      (place R6 131064 -52324 front 180 (PN 220))
      (place R5 107696 -52324 front 0 (PN 220))
      (place R4 104648 -52324 front 180 (PN 220))
      (place R3 91440 -52324 front 180 (PN 220))
      (place R2 68072 -52324 front 0 (PN 220))
      (place R1 54864 -52324 front 0 (PN 220))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R7 144272 -52324 front 180 (PN 220))
    )
    (component "Package_TO_SOT_THT:TO-92L_Inline_Wide"
      (place Q15 173060 -82500 front 90 (PN 2907A))
      (place Q14 173060 -95500 front 90 (PN 2907A))
      (place Q13 173060 -56500 front 90 (PN 2907A))
      (place Q12 173060 -69500 front 90 (PN 2907A))
      (place Q11 205060 -82500 front 90 (PN 2222A))
      (place Q9 205060 -56500 front 90 (PN 2222A))
      (place Q8 205060 -69500 front 90 (PN 2222A))
      (place Q7 136652 -59944 front 0 (PN 2222A))
      (place Q6 123444 -59944 front 0 (PN 2222A))
      (place Q5 110236 -59944 front 0 (PN 2222A))
      (place Q4 97028 -59944 front 0 (PN 2222A))
      (place Q3 84328 -59944 front 0 (PN 2222A))
      (place Q2 70612 -59944 front 0 (PN 2222A))
      (place Q1 57404 -59944 front 0 (PN 2222A))
    )
    (component "Package_TO_SOT_THT:TO-92L_Inline_Wide::1"
      (place Q10 205060 -95500 front 90 (PN 2222A))
    )
    (component LED_THT:LED_D5.0mm
      (place D2 152400 -57872 back 180 (PN LED))
      (place D1 157480 -89956 back 180 (PN LED))
    )
  )
  (library
    (image "TerminalBlock:TerminalBlock_bornier-2_P5.08mm"
      (outline (path signal 50  7790 -4000  -2710 -4000))
      (outline (path signal 50  7790 -4000  7790 4000))
      (outline (path signal 50  -2710 4000  -2710 -4000))
      (outline (path signal 50  -2710 4000  7790 4000))
      (outline (path signal 120  -2540 -3810  7620 -3810))
      (outline (path signal 120  -2540 3810  -2540 -3810))
      (outline (path signal 120  7620 3810  -2540 3810))
      (outline (path signal 120  7620 -3810  7620 3810))
      (outline (path signal 120  7620 -2540  -2540 -2540))
      (outline (path signal 100  7540 3750  -2460 3750))
      (outline (path signal 100  7540 -3750  7540 3750))
      (outline (path signal 100  -2460 -3750  7540 -3750))
      (outline (path signal 100  -2460 3750  -2460 -3750))
      (outline (path signal 100  -2410 -2550  7490 -2550))
      (pin Round[A]Pad_3000_um 2 5080 0)
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (image "Converter_ACDC:Converter_ACDC_HiLink_HLK-PMxx"
      (outline (path signal 120  -2790 1000  -2790 -1010))
      (outline (path signal 120  31800 7600  -2400 7600))
      (outline (path signal 120  31800 -12600  31800 7600))
      (outline (path signal 120  -2400 -12600  31800 -12600))
      (outline (path signal 120  -2400 7600  -2400 -12600))
      (outline (path signal 50  -2550 7750  -2550 -12750))
      (outline (path signal 50  31950 7750  -2550 7750))
      (outline (path signal 50  31950 -12750  31950 7750))
      (outline (path signal 50  -2550 -12750  31950 -12750))
      (outline (path signal 100  -2300 1000  -2300 7500))
      (outline (path signal 100  -2290 1000  -1290 0))
      (outline (path signal 100  -1290 0  -2290 -1000))
      (outline (path signal 100  -2300 7500  31700 7500))
      (outline (path signal 100  -2300 -12500  -2300 -990))
      (outline (path signal 100  31700 -12500  31700 7500))
      (outline (path signal 100  -2300 -12500  31700 -12500))
      (pin Round[A]Pad_2300_um 4 29400 -10200)
      (pin Round[A]Pad_2300_um 2 0 -5000)
      (pin Rect[A]Pad_2300x2000_um 1 0 0)
      (pin Round[A]Pad_2300_um 3 29400 5200)
    )
    (image Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (outline (path signal 120  -2479.65 3375  -2479.65 2375))
      (outline (path signal 120  -2979.65 2875  -1979.65 2875))
      (outline (path signal 120  7581 599  7581 -599))
      (outline (path signal 120  7541 862  7541 -862))
      (outline (path signal 120  7501 1062  7501 -1062))
      (outline (path signal 120  7461 1230  7461 -1230))
      (outline (path signal 120  7421 1378  7421 -1378))
      (outline (path signal 120  7381 1510  7381 -1510))
      (outline (path signal 120  7341 1630  7341 -1630))
      (outline (path signal 120  7301 1742  7301 -1742))
      (outline (path signal 120  7261 1846  7261 -1846))
      (outline (path signal 120  7221 1944  7221 -1944))
      (outline (path signal 120  7181 2037  7181 -2037))
      (outline (path signal 120  7141 2125  7141 -2125))
      (outline (path signal 120  7101 2209  7101 -2209))
      (outline (path signal 120  7061 2289  7061 -2289))
      (outline (path signal 120  7021 2365  7021 -2365))
      (outline (path signal 120  6981 2439  6981 -2439))
      (outline (path signal 120  6941 2510  6941 -2510))
      (outline (path signal 120  6901 2579  6901 -2579))
      (outline (path signal 120  6861 2645  6861 -2645))
      (outline (path signal 120  6821 2709  6821 -2709))
      (outline (path signal 120  6781 2770  6781 -2770))
      (outline (path signal 120  6741 2830  6741 -2830))
      (outline (path signal 120  6701 2889  6701 -2889))
      (outline (path signal 120  6661 2945  6661 -2945))
      (outline (path signal 120  6621 3000  6621 -3000))
      (outline (path signal 120  6581 3054  6581 -3054))
      (outline (path signal 120  6541 3106  6541 -3106))
      (outline (path signal 120  6501 3156  6501 -3156))
      (outline (path signal 120  6461 3206  6461 -3206))
      (outline (path signal 120  6421 3254  6421 -3254))
      (outline (path signal 120  6381 3301  6381 -3301))
      (outline (path signal 120  6341 3347  6341 -3347))
      (outline (path signal 120  6301 3392  6301 -3392))
      (outline (path signal 120  6261 3436  6261 -3436))
      (outline (path signal 120  6221 -1241  6221 -3478))
      (outline (path signal 120  6221 3478  6221 1241))
      (outline (path signal 120  6181 -1241  6181 -3520))
      (outline (path signal 120  6181 3520  6181 1241))
      (outline (path signal 120  6141 -1241  6141 -3561))
      (outline (path signal 120  6141 3561  6141 1241))
      (outline (path signal 120  6101 -1241  6101 -3601))
      (outline (path signal 120  6101 3601  6101 1241))
      (outline (path signal 120  6061 -1241  6061 -3640))
      (outline (path signal 120  6061 3640  6061 1241))
      (outline (path signal 120  6021 -1241  6021 -3679))
      (outline (path signal 120  6021 3679  6021 1241))
      (outline (path signal 120  5981 -1241  5981 -3716))
      (outline (path signal 120  5981 3716  5981 1241))
      (outline (path signal 120  5941 -1241  5941 -3753))
      (outline (path signal 120  5941 3753  5941 1241))
      (outline (path signal 120  5901 -1241  5901 -3789))
      (outline (path signal 120  5901 3789  5901 1241))
      (outline (path signal 120  5861 -1241  5861 -3824))
      (outline (path signal 120  5861 3824  5861 1241))
      (outline (path signal 120  5821 -1241  5821 -3858))
      (outline (path signal 120  5821 3858  5821 1241))
      (outline (path signal 120  5781 -1241  5781 -3892))
      (outline (path signal 120  5781 3892  5781 1241))
      (outline (path signal 120  5741 -1241  5741 -3925))
      (outline (path signal 120  5741 3925  5741 1241))
      (outline (path signal 120  5701 -1241  5701 -3957))
      (outline (path signal 120  5701 3957  5701 1241))
      (outline (path signal 120  5661 -1241  5661 -3989))
      (outline (path signal 120  5661 3989  5661 1241))
      (outline (path signal 120  5621 -1241  5621 -4020))
      (outline (path signal 120  5621 4020  5621 1241))
      (outline (path signal 120  5581 -1241  5581 -4050))
      (outline (path signal 120  5581 4050  5581 1241))
      (outline (path signal 120  5541 -1241  5541 -4080))
      (outline (path signal 120  5541 4080  5541 1241))
      (outline (path signal 120  5501 -1241  5501 -4110))
      (outline (path signal 120  5501 4110  5501 1241))
      (outline (path signal 120  5461 -1241  5461 -4138))
      (outline (path signal 120  5461 4138  5461 1241))
      (outline (path signal 120  5421 -1241  5421 -4166))
      (outline (path signal 120  5421 4166  5421 1241))
      (outline (path signal 120  5381 -1241  5381 -4194))
      (outline (path signal 120  5381 4194  5381 1241))
      (outline (path signal 120  5341 -1241  5341 -4221))
      (outline (path signal 120  5341 4221  5341 1241))
      (outline (path signal 120  5301 -1241  5301 -4247))
      (outline (path signal 120  5301 4247  5301 1241))
      (outline (path signal 120  5261 -1241  5261 -4273))
      (outline (path signal 120  5261 4273  5261 1241))
      (outline (path signal 120  5221 -1241  5221 -4298))
      (outline (path signal 120  5221 4298  5221 1241))
      (outline (path signal 120  5181 -1241  5181 -4323))
      (outline (path signal 120  5181 4323  5181 1241))
      (outline (path signal 120  5141 -1241  5141 -4347))
      (outline (path signal 120  5141 4347  5141 1241))
      (outline (path signal 120  5101 -1241  5101 -4371))
      (outline (path signal 120  5101 4371  5101 1241))
      (outline (path signal 120  5061 -1241  5061 -4395))
      (outline (path signal 120  5061 4395  5061 1241))
      (outline (path signal 120  5021 -1241  5021 -4417))
      (outline (path signal 120  5021 4417  5021 1241))
      (outline (path signal 120  4981 -1241  4981 -4440))
      (outline (path signal 120  4981 4440  4981 1241))
      (outline (path signal 120  4941 -1241  4941 -4462))
      (outline (path signal 120  4941 4462  4941 1241))
      (outline (path signal 120  4901 -1241  4901 -4483))
      (outline (path signal 120  4901 4483  4901 1241))
      (outline (path signal 120  4861 -1241  4861 -4504))
      (outline (path signal 120  4861 4504  4861 1241))
      (outline (path signal 120  4821 -1241  4821 -4525))
      (outline (path signal 120  4821 4525  4821 1241))
      (outline (path signal 120  4781 -1241  4781 -4545))
      (outline (path signal 120  4781 4545  4781 1241))
      (outline (path signal 120  4741 -1241  4741 -4564))
      (outline (path signal 120  4741 4564  4741 1241))
      (outline (path signal 120  4701 -1241  4701 -4584))
      (outline (path signal 120  4701 4584  4701 1241))
      (outline (path signal 120  4661 -1241  4661 -4603))
      (outline (path signal 120  4661 4603  4661 1241))
      (outline (path signal 120  4621 -1241  4621 -4621))
      (outline (path signal 120  4621 4621  4621 1241))
      (outline (path signal 120  4581 -1241  4581 -4639))
      (outline (path signal 120  4581 4639  4581 1241))
      (outline (path signal 120  4541 -1241  4541 -4657))
      (outline (path signal 120  4541 4657  4541 1241))
      (outline (path signal 120  4501 -1241  4501 -4674))
      (outline (path signal 120  4501 4674  4501 1241))
      (outline (path signal 120  4461 -1241  4461 -4690))
      (outline (path signal 120  4461 4690  4461 1241))
      (outline (path signal 120  4421 -1241  4421 -4707))
      (outline (path signal 120  4421 4707  4421 1241))
      (outline (path signal 120  4381 -1241  4381 -4723))
      (outline (path signal 120  4381 4723  4381 1241))
      (outline (path signal 120  4341 -1241  4341 -4738))
      (outline (path signal 120  4341 4738  4341 1241))
      (outline (path signal 120  4301 -1241  4301 -4754))
      (outline (path signal 120  4301 4754  4301 1241))
      (outline (path signal 120  4261 -1241  4261 -4768))
      (outline (path signal 120  4261 4768  4261 1241))
      (outline (path signal 120  4221 -1241  4221 -4783))
      (outline (path signal 120  4221 4783  4221 1241))
      (outline (path signal 120  4181 -1241  4181 -4797))
      (outline (path signal 120  4181 4797  4181 1241))
      (outline (path signal 120  4141 -1241  4141 -4811))
      (outline (path signal 120  4141 4811  4141 1241))
      (outline (path signal 120  4101 -1241  4101 -4824))
      (outline (path signal 120  4101 4824  4101 1241))
      (outline (path signal 120  4061 -1241  4061 -4837))
      (outline (path signal 120  4061 4837  4061 1241))
      (outline (path signal 120  4021 -1241  4021 -4850))
      (outline (path signal 120  4021 4850  4021 1241))
      (outline (path signal 120  3981 -1241  3981 -4862))
      (outline (path signal 120  3981 4862  3981 1241))
      (outline (path signal 120  3941 -1241  3941 -4874))
      (outline (path signal 120  3941 4874  3941 1241))
      (outline (path signal 120  3901 -1241  3901 -4885))
      (outline (path signal 120  3901 4885  3901 1241))
      (outline (path signal 120  3861 -1241  3861 -4897))
      (outline (path signal 120  3861 4897  3861 1241))
      (outline (path signal 120  3821 -1241  3821 -4907))
      (outline (path signal 120  3821 4907  3821 1241))
      (outline (path signal 120  3781 -1241  3781 -4918))
      (outline (path signal 120  3781 4918  3781 1241))
      (outline (path signal 120  3741 4928  3741 -4928))
      (outline (path signal 120  3701 4938  3701 -4938))
      (outline (path signal 120  3661 4947  3661 -4947))
      (outline (path signal 120  3621 4956  3621 -4956))
      (outline (path signal 120  3581 4965  3581 -4965))
      (outline (path signal 120  3541 4974  3541 -4974))
      (outline (path signal 120  3501 4982  3501 -4982))
      (outline (path signal 120  3461 4990  3461 -4990))
      (outline (path signal 120  3421 4997  3421 -4997))
      (outline (path signal 120  3381 5004  3381 -5004))
      (outline (path signal 120  3341 5011  3341 -5011))
      (outline (path signal 120  3301 5018  3301 -5018))
      (outline (path signal 120  3261 5024  3261 -5024))
      (outline (path signal 120  3221 5030  3221 -5030))
      (outline (path signal 120  3180 5035  3180 -5035))
      (outline (path signal 120  3140 5040  3140 -5040))
      (outline (path signal 120  3100 5045  3100 -5045))
      (outline (path signal 120  3060 5050  3060 -5050))
      (outline (path signal 120  3020 5054  3020 -5054))
      (outline (path signal 120  2980 5058  2980 -5058))
      (outline (path signal 120  2940 5062  2940 -5062))
      (outline (path signal 120  2900 5065  2900 -5065))
      (outline (path signal 120  2860 5068  2860 -5068))
      (outline (path signal 120  2820 5070  2820 -5070))
      (outline (path signal 120  2780 5073  2780 -5073))
      (outline (path signal 120  2740 5075  2740 -5075))
      (outline (path signal 120  2700 5077  2700 -5077))
      (outline (path signal 120  2660 5078  2660 -5078))
      (outline (path signal 120  2620 5079  2620 -5079))
      (outline (path signal 120  2580 5080  2580 -5080))
      (outline (path signal 120  2540 5080  2540 -5080))
      (outline (path signal 120  2500 5080  2500 -5080))
      (outline (path signal 100  -1288.86 2687.5  -1288.86 1687.5))
      (outline (path signal 100  -1788.86 2187.5  -788.861 2187.5))
      (outline (path signal 50  7750 0  7670.24 -911.653  7433.39 -1795.61  7046.63 -2625
            6521.73 -3374.64  5874.64 -4021.73  5125 -4546.63  4295.61 -4933.39
            3411.65 -5170.24  2500 -5250  1588.35 -5170.24  704.394 -4933.39
            -125 -4546.63  -874.635 -4021.73  -1521.73 -3374.64  -2046.63 -2625
            -2433.39 -1795.61  -2670.24 -911.653  -2750 0  -2670.24 911.653
            -2433.39 1795.61  -2046.63 2625  -1521.73 3374.64  -874.635 4021.73
            -125 4546.63  704.394 4933.39  1588.35 5170.24  2500 5250  3411.65 5170.24
            4295.61 4933.39  5125 4546.63  5874.64 4021.73  6521.73 3374.64
            7046.63 2625  7433.39 1795.61  7670.24 911.653  7750 0))
      (outline (path signal 120  7620 0  7542.22 -889.079  7311.23 -1751.14  6934.05 -2560
            6422.15 -3291.07  5791.07 -3922.15  5060 -4434.05  4251.14 -4811.23
            3389.08 -5042.22  2500 -5120  1610.92 -5042.22  748.857 -4811.23
            -60 -4434.05  -791.073 -3922.15  -1422.15 -3291.07  -1934.05 -2560
            -2311.23 -1751.14  -2542.22 -889.079  -2620 0  -2542.22 889.079
            -2311.23 1751.14  -1934.05 2560  -1422.15 3291.07  -791.073 3922.15
            -60 4434.05  748.857 4811.23  1610.92 5042.22  2500 5120  3389.08 5042.22
            4251.14 4811.23  5060 4434.05  5791.07 3922.15  6422.15 3291.07
            6934.05 2560  7311.23 1751.14  7542.22 889.079  7620 0))
      (outline (path signal 100  7500 0  7419.65 -892.784  7181.17 -1756.87  6792.24 -2564.5
            6265.36 -3289.69  5617.45 -3909.16  4869.34 -4402.98  4045.09 -4755.28
            3171.17 -4954.75  2275.68 -4994.97  1387.39 -4874.64  534.875 -4597.64
            -254.485 -4172.87  -955.313 -3613.97  -1545.09 -2938.93  -2004.84 -2169.42
            -2319.81 -1330.18  -2479.87 -448.197  -2479.87 448.197  -2319.81 1330.18
            -2004.84 2169.42  -1545.09 2938.93  -955.313 3613.97  -254.485 4172.87
            534.875 4597.64  1387.39 4874.64  2275.68 4994.97  3171.17 4954.75
            4045.09 4755.28  4869.34 4402.98  5617.45 3909.16  6265.36 3289.69
            6792.24 2564.5  7181.17 1756.87  7419.65 892.784  7500 0))
      (pin Round[A]Pad_2000_um 2 5000 0)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (image "WemosClock:2.3 inch 7-segment display"
      (outline (path signal 120  -24000 35000  -24000 -35000))
      (outline (path signal 120  24000 35000  -24000 35000))
      (outline (path signal 120  24000 -35000  24000 35000))
      (outline (path signal 120  -24000 -35000  24000 -35000))
      (pin Round[A]Pad_1524_um 8 0 -30250)
      (pin Round[A]Pad_1524_um 6 5080 -30250)
      (pin Round[A]Pad_1524_um 7 2540 -30250)
      (pin Round[A]Pad_1524_um 10 -5080 -30250)
      (pin Round[A]Pad_1524_um 9 -2540 -30250)
      (pin Round[A]Pad_1524_um 1 -5080 30250)
      (pin Round[A]Pad_1524_um 2 -2540 30250)
      (pin Round[A]Pad_1524_um 5 5080 30250)
      (pin Round[A]Pad_1524_um 4 2540 30250)
      (pin Round[A]Pad_1524_um 3 0 30250)
    )
    (image Module:WEMOS_D1_mini_light
      (outline (path signal 120  1040 -19220  1040 -26120))
      (outline (path signal 120  -1500 -19220  1040 -19220))
      (outline (path signal 100  -370 0  -1370 1000))
      (outline (path signal 100  -1370 -1000  -370 0))
      (outline (path signal 100  -1370 6210  -1370 1000))
      (outline (path signal 100  1170 -19090  1170 -25990))
      (outline (path signal 100  -1370 -19090  1170 -19090))
      (outline (path signal 100  -1350 7400  -550 8200))
      (outline (path signal 100  -1300 5450  1450 8200))
      (outline (path signal 100  -1350 3400  3450 8200))
      (outline (path signal 100  22650 1400  24250 3000))
      (outline (path signal 100  20650 1400  24250 5000))
      (outline (path signal 100  18650 1400  24250 7000))
      (outline (path signal 100  16650 1400  23450 8200))
      (outline (path signal 100  14650 1400  21450 8200))
      (outline (path signal 100  12650 1400  19450 8200))
      (outline (path signal 100  10650 1400  17450 8200))
      (outline (path signal 100  8650 1400  15450 8200))
      (outline (path signal 100  6650 1400  13450 8200))
      (outline (path signal 100  4650 1400  11450 8200))
      (outline (path signal 100  2650 1400  9450 8200))
      (outline (path signal 100  650 1400  7450 8200))
      (outline (path signal 100  -1350 1400  5450 8200))
      (outline (path signal 100  -1350 8200  -1350 1400))
      (outline (path signal 100  24250 8200  -1350 8200))
      (outline (path signal 100  24250 1400  24250 8200))
      (outline (path signal 100  -1350 1400  24250 1400))
      (outline (path signal 50  -1620 -26240  -1620 8460))
      (outline (path signal 50  24480 -26240  -1620 -26240))
      (outline (path signal 50  24480 8410  24480 -26240))
      (outline (path signal 50  -1620 8460  24480 8460))
      (outline (path signal 100  -1370 -1000  -1370 -19090))
      (outline (path signal 100  22230 8210  630 8210))
      (outline (path signal 100  24230 -25990  24230 6210))
      (outline (path signal 100  1170 -25990  24230 -25990))
      (outline (path signal 120  22240 8340  630 8340))
      (outline (path signal 120  24360 -26120  24360 6210))
      (outline (path signal 120  -1500 -19220  -1500 6210))
      (outline (path signal 120  1040 -26120  24360 -26120))
      (pin Oval[A]Pad_2000x1600_um 16 22860 0)
      (pin Oval[A]Pad_2000x1600_um 15 22860 -2540)
      (pin Oval[A]Pad_2000x1600_um 14 22860 -5080)
      (pin Oval[A]Pad_2000x1600_um 13 22860 -7620)
      (pin Oval[A]Pad_2000x1600_um 12 22860 -10160)
      (pin Oval[A]Pad_2000x1600_um 11 22860 -12700)
      (pin Oval[A]Pad_2000x1600_um 10 22860 -15240)
      (pin Oval[A]Pad_2000x1600_um 9 22860 -17780)
      (pin Oval[A]Pad_2000x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2000x1600_um 3 0 -5080)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Oval[A]Pad_2000x1600_um 2 0 -2540)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Package_TO_SOT_THT:TO-92L_Inline_Wide"
      (outline (path signal 50  6100 -1850  -1000 -1850))
      (outline (path signal 50  6100 -1850  6100 2750))
      (outline (path signal 50  -1000 2750  -1000 -1850))
      (outline (path signal 50  -1000 2750  6100 2750))
      (outline (path signal 100  650 -1600  4400 -1600))
      (outline (path signal 120  600 -1700  4450 -1700))
      (pin Rect[A]Pad_1500x1500_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_1500_um (rotate 90) 3 5080 0)
      (pin Round[A]Pad_1500_um (rotate 90) 2 2540 0)
    )
    (image "Package_TO_SOT_THT:TO-92L_Inline_Wide::1"
      (outline (path signal 120  600 -1700  4450 -1700))
      (outline (path signal 100  650 -1600  4400 -1600))
      (outline (path signal 50  -1000 2750  6100 2750))
      (outline (path signal 50  -1000 2750  -1000 -1850))
      (outline (path signal 50  6100 -1850  6100 2750))
      (outline (path signal 50  6100 -1850  -1000 -1850))
      (pin Round[A]Pad_1500_um (rotate 90) 2 2540 0)
      (pin Round[A]Pad_1500_um (rotate 90) 3 5080 0)
      (pin Rect[A]Pad_1500x1500_um (rotate 90) 1 0 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2300_um
      (shape (circle F.Cu 2300))
      (shape (circle B.Cu 2300))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x1600_um
      (shape (path F.Cu 1600  -200 0  200 0))
      (shape (path B.Cu 1600  -200 0  200 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_2300x2000_um
      (shape (rect F.Cu -1150 -1000 1150 1000))
      (shape (rect B.Cu -1150 -1000 1150 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x3000_um
      (shape (rect F.Cu -1500 -1500 1500 1500))
      (shape (rect B.Cu -1500 -1500 1500 1500))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad2)"
      (pins U1-10 Q12-1 D1-2)
    )
    (net "Net-(D1-Pad1)"
      (pins D2-2 D1-1)
    )
    (net "Net-(D2-Pad1)"
      (pins U4-2 U3-2 U2-2 R6-2 D2-1)
    )
    (net "Net-(Q1-Pad1)"
      (pins R1-1 Q1-1)
    )
    (net GND
      (pins U5-2 PS1-3 C1-2 U0-10 Q11-3 Q10-3 Q9-3 Q8-3 Q7-3 Q6-3 Q5-3 Q4-3 Q3-3 Q2-3
        Q1-3)
    )
    (net "Net-(Q1-Pad2)"
      (pins R20-2 Q1-2)
    )
    (net "Net-(Q2-Pad1)"
      (pins R2-1 Q2-1)
    )
    (net "Net-(Q2-Pad2)"
      (pins R21-2 Q2-2)
    )
    (net "Net-(Q3-Pad1)"
      (pins R3-1 Q3-1)
    )
    (net "Net-(Q3-Pad2)"
      (pins R22-2 Q3-2)
    )
    (net "Net-(Q4-Pad1)"
      (pins R4-1 Q4-1)
    )
    (net "Net-(Q4-Pad2)"
      (pins R23-2 Q4-2)
    )
    (net "Net-(Q5-Pad1)"
      (pins R5-1 Q5-1)
    )
    (net "Net-(Q5-Pad2)"
      (pins R24-2 Q5-2)
    )
    (net "Net-(Q6-Pad1)"
      (pins R6-1 Q6-1)
    )
    (net "Net-(Q6-Pad2)"
      (pins R25-2 Q6-2)
    )
    (net "Net-(Q7-Pad1)"
      (pins R7-1 Q7-1)
    )
    (net "Net-(Q7-Pad2)"
      (pins R26-2 Q7-2)
    )
    (net "Net-(Q8-Pad1)"
      (pins R9-1 R8-1 Q8-1)
    )
    (net "Net-(Q8-Pad2)"
      (pins R10-2 Q8-2)
    )
    (net "Net-(Q9-Pad1)"
      (pins R12-1 R11-1 Q9-1)
    )
    (net "Net-(Q9-Pad2)"
      (pins R13-2 Q9-2)
    )
    (net "Net-(Q10-Pad1)"
      (pins R15-1 R14-1 Q10-1)
    )
    (net "Net-(Q10-Pad2)"
      (pins R16-2 Q10-2)
    )
    (net "Net-(Q11-Pad1)"
      (pins R18-1 R17-1 Q11-1)
    )
    (net "Net-(Q11-Pad2)"
      (pins R19-2 Q11-2)
    )
    (net +12V
      (pins U5-1 PS1-4 R18-2 R15-2 R12-2 R9-2 Q15-3 Q14-3 Q13-3 Q12-3)
    )
    (net "Net-(Q12-Pad2)"
      (pins R8-2 Q12-2)
    )
    (net "Net-(Q13-Pad1)"
      (pins U2-10 Q13-1)
    )
    (net "Net-(Q13-Pad2)"
      (pins R11-2 Q13-2)
    )
    (net "Net-(Q14-Pad1)"
      (pins U3-10 Q14-1)
    )
    (net "Net-(Q14-Pad2)"
      (pins R14-2 Q14-2)
    )
    (net "Net-(Q15-Pad1)"
      (pins U4-10 Q15-1)
    )
    (net "Net-(Q15-Pad2)"
      (pins R17-2 Q15-2)
    )
    (net "Net-(R1-Pad2)"
      (pins U4-4 U3-4 U2-4 U1-4 R1-2)
    )
    (net "Net-(R2-Pad2)"
      (pins U4-5 U3-5 U2-5 U1-5 R2-2)
    )
    (net "Net-(R3-Pad2)"
      (pins U4-7 U3-7 U2-7 U1-7 R3-2)
    )
    (net "Net-(R4-Pad2)"
      (pins U4-8 U3-8 U2-8 U1-8 R4-2)
    )
    (net "Net-(R5-Pad2)"
      (pins U4-9 U3-9 U2-9 U1-9 R5-2)
    )
    (net "Net-(R7-Pad2)"
      (pins U4-1 U3-1 U2-1 U1-1 R7-2)
    )
    (net "Net-(R10-Pad1)"
      (pins U0-3 R10-1)
    )
    (net "Net-(R13-Pad1)"
      (pins U0-16 R28-2 R13-1)
    )
    (net "Net-(R16-Pad1)"
      (pins U0-15 R16-1)
    )
    (net "Net-(R19-Pad1)"
      (pins U0-7 R19-1)
    )
    (net "Net-(R20-Pad1)"
      (pins U0-11 R27-2 R20-1)
    )
    (net "Net-(R21-Pad1)"
      (pins U0-4 R21-1)
    )
    (net "Net-(R22-Pad1)"
      (pins U0-5 R22-1)
    )
    (net "Net-(R23-Pad1)"
      (pins U0-14 R23-1)
    )
    (net "Net-(R24-Pad1)"
      (pins U0-13 R24-1)
    )
    (net "Net-(R25-Pad1)"
      (pins U0-12 R25-1)
    )
    (net "Net-(R26-Pad1)"
      (pins U0-6 R26-1)
    )
    (net "Net-(R27-Pad1)"
      (pins U0-8 R28-1 R27-1)
    )
    (net +5V
      (pins U5-3 C1-1 U0-9)
    )
    (net "Net-(U0-Pad1)"
      (pins U0-1)
    )
    (net "Net-(U0-Pad2)"
      (pins U0-2)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 PS1-1)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 PS1-2)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U2-Pad3)"
      (pins U2-3)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3)
    )
    (class kicad_default "" +12V +5V GND "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)"
      "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(Q1-Pad1)" "Net-(Q1-Pad2)" "Net-(Q10-Pad1)"
      "Net-(Q10-Pad2)" "Net-(Q11-Pad1)" "Net-(Q11-Pad2)" "Net-(Q12-Pad2)"
      "Net-(Q13-Pad1)" "Net-(Q13-Pad2)" "Net-(Q14-Pad1)" "Net-(Q14-Pad2)"
      "Net-(Q15-Pad1)" "Net-(Q15-Pad2)" "Net-(Q2-Pad1)" "Net-(Q2-Pad2)" "Net-(Q3-Pad1)"
      "Net-(Q3-Pad2)" "Net-(Q4-Pad1)" "Net-(Q4-Pad2)" "Net-(Q5-Pad1)" "Net-(Q5-Pad2)"
      "Net-(Q6-Pad1)" "Net-(Q6-Pad2)" "Net-(Q7-Pad1)" "Net-(Q7-Pad2)" "Net-(Q8-Pad1)"
      "Net-(Q8-Pad2)" "Net-(Q9-Pad1)" "Net-(Q9-Pad2)" "Net-(R1-Pad2)" "Net-(R10-Pad1)"
      "Net-(R13-Pad1)" "Net-(R16-Pad1)" "Net-(R19-Pad1)" "Net-(R2-Pad2)" "Net-(R20-Pad1)"
      "Net-(R21-Pad1)" "Net-(R22-Pad1)" "Net-(R23-Pad1)" "Net-(R24-Pad1)"
      "Net-(R25-Pad1)" "Net-(R26-Pad1)" "Net-(R27-Pad1)" "Net-(R3-Pad2)" "Net-(R4-Pad2)"
      "Net-(R5-Pad2)" "Net-(R7-Pad2)" "Net-(U0-Pad1)" "Net-(U0-Pad2)" "Net-(U1-Pad2)"
      "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad9)" "Net-(U2-Pad3)" "Net-(U2-Pad9)"
      "Net-(U3-Pad3)" "Net-(U3-Pad9)" "Net-(U4-Pad3)" "Net-(U4-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
