<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/TUTEL-50/Desktop/HW/clock_divider/clock_divider/clock_divided_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="clock_divided_test" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/clock_divided_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/clock_divided_test/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/clock_divided_test/x" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">x[1:0]</obj_property>
      <obj_property name="ObjectShortName">x[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/clock_divided_test/output" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">output</obj_property>
      <obj_property name="ObjectShortName">output</obj_property>
   </wvobject>
   <wvobject fp_name="/clock_divided_test/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
