// Seed: 1828255179
module module_0 (
    input  tri0  id_0
    , id_8,
    output tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  tri   id_5,
    output uwire id_6
);
  assign id_8 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    output tri id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    output tri id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10
);
  assign id_7 = id_1 ? 1'd0 : id_0;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_7,
      id_9,
      id_9,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
