Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 24 14:19:01 2022
| Host         : DESKTOP-MAREK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.400        0.000                      0                  133        0.118        0.000                      0                  133        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.400        0.000                      0                  133        0.118        0.000                      0                  133        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.952ns (23.157%)  route 3.159ns (76.842%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.839     9.301    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.952ns (23.157%)  route 3.159ns (76.842%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.839     9.301    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.952ns (23.157%)  route 3.159ns (76.842%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.839     9.301    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.952ns (23.157%)  route 3.159ns (76.842%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.839     9.301    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.952ns (23.189%)  route 3.153ns (76.811%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.833     9.295    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y49          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.952ns (23.189%)  route 3.153ns (76.811%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.833     9.295    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y49          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.952ns (23.189%)  route 3.153ns (76.811%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.833     9.295    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[8]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y49          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.952ns (23.189%)  route 3.153ns (76.811%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.833     9.295    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[9]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y49          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[9]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.120ns (24.709%)  route 3.413ns (75.291%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.172    driver_seg_8/bin_cnt0/CLK
    SLICE_X6Y53          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/Q
                         net (fo=58, routed)          2.208     7.898    driver_seg_8/bin_cnt0/s_cnt[2]
    SLICE_X4Y56          LUT4 (Prop_lut4_I2_O)        0.152     8.050 f  driver_seg_8/bin_cnt0/s_hex[3]_i_13/O
                         net (fo=1, routed)           0.429     8.479    driver_seg_8/bin_cnt0/s_hex[3]_i_13_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.326     8.805 r  driver_seg_8/bin_cnt0/s_hex[3]_i_5/O
                         net (fo=1, routed)           0.776     9.581    driver_seg_8/bin_cnt0/s_hex[3]_i_5_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I3_O)        0.124     9.705 r  driver_seg_8/bin_cnt0/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     9.705    driver_seg_8/bin_cnt0_n_10
    SLICE_X1Y56          FDRE                                         r  driver_seg_8/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.506    14.877    driver_seg_8/CLK
    SLICE_X1Y56          FDRE                                         r  driver_seg_8/s_hex_reg[3]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)        0.029    15.130    driver_seg_8/s_hex_reg[3]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.952ns (24.268%)  route 2.971ns (75.731%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/clk_en0/CLK
    SLICE_X4Y48          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.810     6.456    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.779     7.359    driver_seg_8/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=1, routed)           0.569     8.051    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.163     8.338    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.651     9.113    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y53          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.875    driver_seg_8/clk_en0/CLK
    SLICE_X4Y53          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.180    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.429    14.591    driver_seg_8/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y50          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[12]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y50          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[14]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_6
    SLICE_X4Y50          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y50          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y50          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X3Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  driver_seg_8/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.103     1.749    driver_seg_8/s_cnt2[2]
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  driver_seg_8/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    driver_seg_8/s_cnt2_0[0]
    SLICE_X2Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.020    driver_seg_8/CLK
    SLICE_X2Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.121     1.638    driver_seg_8/s_cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1_n_7
    SLICE_X4Y51          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y51          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[16]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1_n_5
    SLICE_X4Y51          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y51          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[18]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.073    driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1_n_6
    SLICE_X4Y51          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y51          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[17]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.073 r  driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.073    driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X4Y51          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y51          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK
    SLICE_X4Y49          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.076 r  driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.076    driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1_n_7
    SLICE_X4Y52          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X4Y52          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.105     1.879    driver_seg_8/clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y57     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55     driver_seg_8/FSM_onehot_s_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55     driver_seg_8/FSM_onehot_s_state_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     driver_seg_8/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y57     driver_seg_8/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     driver_seg_8/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     driver_seg_8/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55     driver_seg_8/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55     driver_seg_8/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55     driver_seg_8/FSM_onehot_s_state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 4.116ns (46.580%)  route 4.720ns (53.420%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.623     5.174    driver_seg_8/CLK
    SLICE_X1Y57          FDRE                                         r  driver_seg_8/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_8/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.037     6.668    driver_seg_8/s_hex[2]
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.124     6.792 r  driver_seg_8/g0_b5/O
                         net (fo=1, routed)           3.683    10.474    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536    14.010 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.010    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.638ns  (logic 4.119ns (47.690%)  route 4.518ns (52.310%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.172    driver_seg_8/CLK
    SLICE_X5Y56          FDRE                                         r  driver_seg_8/s_hex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/s_hex_reg[5]/Q
                         net (fo=8, routed)           0.972     6.600    driver_seg_8/s_hex[5]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  driver_seg_8/g0_b6/O
                         net (fo=1, routed)           3.547    10.271    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.810 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.810    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 4.116ns (49.868%)  route 4.138ns (50.132%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.172    driver_seg_8/CLK
    SLICE_X4Y56          FDRE                                         r  driver_seg_8/s_hex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/s_hex_reg[4]/Q
                         net (fo=8, routed)           0.985     6.614    driver_seg_8/s_hex[4]
    SLICE_X0Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.738 r  driver_seg_8/g0_b1/O
                         net (fo=1, routed)           3.153     9.891    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536    13.427 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    13.427    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.098ns (52.554%)  route 3.700ns (47.446%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.172    driver_seg_8/CLK
    SLICE_X5Y56          FDRE                                         r  driver_seg_8/s_hex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/s_hex_reg[5]/Q
                         net (fo=8, routed)           0.977     6.605    driver_seg_8/s_hex[5]
    SLICE_X0Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.729 r  driver_seg_8/g0_b2/O
                         net (fo=1, routed)           2.723     9.452    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.518    12.970 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.970    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 4.140ns (53.944%)  route 3.535ns (46.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.175    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.419     5.594 r  driver_seg_8/dig_o_reg[2]/Q
                         net (fo=1, routed)           3.535     9.129    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.721    12.850 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.850    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.196ns  (logic 4.118ns (57.235%)  route 3.077ns (42.765%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.172    driver_seg_8/CLK
    SLICE_X4Y56          FDRE                                         r  driver_seg_8/s_hex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/s_hex_reg[4]/Q
                         net (fo=8, routed)           0.997     6.625    driver_seg_8/s_hex[4]
    SLICE_X0Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.749 r  driver_seg_8/g0_b0/O
                         net (fo=1, routed)           2.081     8.830    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.538    12.368 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.368    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 3.991ns (55.608%)  route 3.186ns (44.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.638     5.190    driver_seg_8/CLK
    SLICE_X5Y49          FDSE                                         r  driver_seg_8/dig_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDSE (Prop_fdse_C_Q)         0.456     5.646 r  driver_seg_8/dig_o_reg[7]/Q
                         net (fo=1, routed)           3.186     8.831    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535    12.366 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.366    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.178ns (58.134%)  route 3.009ns (41.866%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.175    driver_seg_8/CLK
    SLICE_X2Y56          FDRE                                         r  driver_seg_8/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  driver_seg_8/s_hex_reg[0]/Q
                         net (fo=8, routed)           1.145     6.839    driver_seg_8/s_hex[0]
    SLICE_X0Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.963 r  driver_seg_8/g0_b3/O
                         net (fo=1, routed)           1.863     8.826    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    12.362 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.362    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 4.115ns (57.680%)  route 3.019ns (42.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.175    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.419     5.594 r  driver_seg_8/dig_o_reg[6]/Q
                         net (fo=1, routed)           3.019     8.614    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.696    12.310 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.310    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.126ns (58.228%)  route 2.960ns (41.772%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.175    driver_seg_8/CLK
    SLICE_X3Y56          FDRE                                         r  driver_seg_8/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  driver_seg_8/s_hex_reg[1]/Q
                         net (fo=8, routed)           1.288     6.920    driver_seg_8/s_hex[1]
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.044 r  driver_seg_8/g0_b7/O
                         net (fo=1, routed)           1.671     8.715    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.546    12.261 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    12.261    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.397ns (83.000%)  route 0.286ns (17.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  driver_seg_8/dig_o_reg[1]/Q
                         net (fo=1, routed)           0.286     1.932    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.188 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.188    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.388ns (81.295%)  route 0.319ns (18.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X1Y53          FDRE                                         r  driver_seg_8/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/dig_o_reg[0]/Q
                         net (fo=1, routed)           0.319     1.965    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.212 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.212    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.388ns (79.593%)  route 0.356ns (20.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.503    driver_seg_8/CLK
    SLICE_X0Y58          FDSE                                         r  driver_seg_8/dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDSE (Prop_fdse_C_Q)         0.141     1.644 r  driver_seg_8/dig_o_reg[3]/Q
                         net (fo=1, routed)           0.356     2.000    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.247 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.247    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.393ns (73.701%)  route 0.497ns (26.299%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X1Y56          FDRE                                         r  driver_seg_8/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/s_hex_reg[3]/Q
                         net (fo=8, routed)           0.133     1.779    driver_seg_8/s_hex[3]
    SLICE_X0Y56          LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  driver_seg_8/g0_b4/O
                         net (fo=1, routed)           0.364     2.187    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.394 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.394    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.433ns (72.841%)  route 0.534ns (27.159%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.503    driver_seg_8/CLK
    SLICE_X1Y57          FDRE                                         r  driver_seg_8/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  driver_seg_8/s_hex_reg[2]/Q
                         net (fo=8, routed)           0.192     1.836    driver_seg_8/s_hex[2]
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.881 r  driver_seg_8/g0_b7/O
                         net (fo=1, routed)           0.342     2.224    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.247     3.470 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.470    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.377ns (69.683%)  route 0.599ns (30.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_8/dig_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  driver_seg_8/dig_o_reg[4]/Q
                         net (fo=1, routed)           0.599     2.244    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.480 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.480    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.422ns (70.618%)  route 0.592ns (29.382%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.503    driver_seg_8/CLK
    SLICE_X1Y57          FDRE                                         r  driver_seg_8/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_8/s_hex_reg[2]/Q
                         net (fo=8, routed)           0.191     1.835    driver_seg_8/s_hex[2]
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.880 r  driver_seg_8/g0_b3/O
                         net (fo=1, routed)           0.401     2.281    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.518 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.518    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.425ns (66.404%)  route 0.721ns (33.596%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X1Y56          FDRE                                         r  driver_seg_8/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/s_hex_reg[3]/Q
                         net (fo=8, routed)           0.212     1.858    driver_seg_8/s_hex[3]
    SLICE_X0Y55          LUT6 (Prop_lut6_I3_O)        0.045     1.903 r  driver_seg_8/g0_b0/O
                         net (fo=1, routed)           0.509     2.412    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.651 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.651    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/dig_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.420ns (61.517%)  route 0.888ns (38.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.503    driver_seg_8/CLK
    SLICE_X0Y58          FDSE                                         r  driver_seg_8/dig_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDSE (Prop_fdse_C_Q)         0.128     1.631 r  driver_seg_8/dig_o_reg[5]/Q
                         net (fo=1, routed)           0.888     2.520    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.292     3.812 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.812    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_8/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.405ns (59.265%)  route 0.966ns (40.735%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.504    driver_seg_8/CLK
    SLICE_X3Y56          FDRE                                         r  driver_seg_8/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/s_hex_reg[1]/Q
                         net (fo=8, routed)           0.182     1.828    driver_seg_8/s_hex[1]
    SLICE_X0Y55          LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  driver_seg_8/g0_b2/O
                         net (fo=1, routed)           0.784     2.656    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.875 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.875    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 1.966ns (26.947%)  route 5.331ns (73.053%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=91, routed)          3.453     4.924    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.124     5.048 r  driver_seg_8/bin_cnt0/s_hex[2]_i_9/O
                         net (fo=3, routed)           0.414     5.461    driver_seg_8/bin_cnt0/s_hex[2]_i_9_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I3_O)        0.124     5.585 r  driver_seg_8/bin_cnt0/s_hex[5]_i_9/O
                         net (fo=1, routed)           0.667     6.252    driver_seg_8/bin_cnt0/s_hex[5]_i_9_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I3_O)        0.124     6.376 r  driver_seg_8/bin_cnt0/s_hex[5]_i_2/O
                         net (fo=1, routed)           0.797     7.173    driver_seg_8/bin_cnt0/s_hex[5]_i_2_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.297 r  driver_seg_8/bin_cnt0/s_hex[5]_i_1/O
                         net (fo=1, routed)           0.000     7.297    driver_seg_8/bin_cnt0_n_8
    SLICE_X5Y56          FDRE                                         r  driver_seg_8/s_hex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504     4.875    driver_seg_8/CLK
    SLICE_X5Y56          FDRE                                         r  driver_seg_8/s_hex_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.102ns  (logic 1.842ns (25.942%)  route 5.260ns (74.058%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=91, routed)          3.453     4.924    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.124     5.048 r  driver_seg_8/bin_cnt0/s_hex[2]_i_9/O
                         net (fo=3, routed)           1.213     6.261    driver_seg_8/bin_cnt0/s_hex[2]_i_9_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I2_O)        0.124     6.385 r  driver_seg_8/bin_cnt0/s_hex[0]_i_7/O
                         net (fo=1, routed)           0.593     6.978    driver_seg_8/bin_cnt0/s_hex[0]_i_7_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.102 r  driver_seg_8/bin_cnt0/s_hex[0]_i_1/O
                         net (fo=1, routed)           0.000     7.102    driver_seg_8/bin_cnt0_n_13
    SLICE_X2Y56          FDRE                                         r  driver_seg_8/s_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.506     4.877    driver_seg_8/CLK
    SLICE_X2Y56          FDRE                                         r  driver_seg_8/s_hex_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.961ns  (logic 1.842ns (26.466%)  route 5.119ns (73.534%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=91, routed)          3.700     5.171    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.124     5.295 r  driver_seg_8/bin_cnt0/s_hex[2]_i_12/O
                         net (fo=2, routed)           0.964     6.259    driver_seg_8/bin_cnt0/s_hex[2]_i_12_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.124     6.383 r  driver_seg_8/bin_cnt0/s_hex[2]_i_7/O
                         net (fo=1, routed)           0.455     6.837    driver_seg_8/bin_cnt0/s_hex[2]_i_7_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.961 r  driver_seg_8/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     6.961    driver_seg_8/bin_cnt0_n_11
    SLICE_X1Y57          FDRE                                         r  driver_seg_8/s_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.505     4.876    driver_seg_8/CLK
    SLICE_X1Y57          FDRE                                         r  driver_seg_8/s_hex_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.929ns  (logic 1.966ns (28.378%)  route 4.963ns (71.622%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=91, routed)          3.700     5.171    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.124     5.295 r  driver_seg_8/bin_cnt0/s_hex[2]_i_12/O
                         net (fo=2, routed)           0.309     5.604    driver_seg_8/bin_cnt0/s_hex[2]_i_12_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.124     5.728 r  driver_seg_8/bin_cnt0/s_hex[4]_i_11/O
                         net (fo=1, routed)           0.433     6.161    driver_seg_8/bin_cnt0/s_hex[4]_i_11_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.285 r  driver_seg_8/bin_cnt0/s_hex[4]_i_5/O
                         net (fo=1, routed)           0.520     6.805    driver_seg_8/bin_cnt0/s_hex[4]_i_5_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     6.929 r  driver_seg_8/bin_cnt0/s_hex[4]_i_1/O
                         net (fo=1, routed)           0.000     6.929    driver_seg_8/bin_cnt0_n_9
    SLICE_X4Y56          FDRE                                         r  driver_seg_8/s_hex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504     4.875    driver_seg_8/CLK
    SLICE_X4Y56          FDRE                                         r  driver_seg_8/s_hex_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.754ns  (logic 2.192ns (32.463%)  route 4.561ns (67.537%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=91, routed)          3.356     4.826    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.146     4.972 r  driver_seg_8/bin_cnt0/s_hex[5]_i_10/O
                         net (fo=3, routed)           0.614     5.587    driver_seg_8/bin_cnt0/s_hex[5]_i_10_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.328     5.915 r  driver_seg_8/bin_cnt0/s_hex[3]_i_8/O
                         net (fo=1, routed)           0.303     6.218    driver_seg_8/bin_cnt0/s_hex[3]_i_8_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124     6.342 r  driver_seg_8/bin_cnt0/s_hex[3]_i_2/O
                         net (fo=1, routed)           0.288     6.630    driver_seg_8/bin_cnt0/s_hex[3]_i_2_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I0_O)        0.124     6.754 r  driver_seg_8/bin_cnt0/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     6.754    driver_seg_8/bin_cnt0_n_10
    SLICE_X1Y56          FDRE                                         r  driver_seg_8/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.506     4.877    driver_seg_8/CLK
    SLICE_X1Y56          FDRE                                         r  driver_seg_8/s_hex_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/s_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 1.966ns (30.395%)  route 4.503ns (69.605%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=91, routed)          3.611     5.081    driver_seg_8/bin_cnt0/BTNC_IBUF
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     5.205 r  driver_seg_8/bin_cnt0/s_hex[5]_i_8/O
                         net (fo=2, routed)           0.312     5.517    driver_seg_8/bin_cnt0/s_hex[5]_i_8_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     5.641 r  driver_seg_8/bin_cnt0/s_hex[1]_i_8/O
                         net (fo=1, routed)           0.426     6.067    driver_seg_8/bin_cnt0/s_hex[1]_i_8_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     6.191 r  driver_seg_8/bin_cnt0/s_hex[1]_i_4/O
                         net (fo=1, routed)           0.154     6.345    driver_seg_8/bin_cnt0/s_hex[1]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124     6.469 r  driver_seg_8/bin_cnt0/s_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     6.469    driver_seg_8/bin_cnt0_n_12
    SLICE_X3Y56          FDRE                                         r  driver_seg_8/s_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.506     4.877    driver_seg_8/CLK
    SLICE_X3Y56          FDRE                                         r  driver_seg_8/s_hex_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.594ns (32.248%)  route 3.350ns (67.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=91, routed)          2.511     3.981    driver_seg_8/clk_en0/BTNC_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.124     4.105 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.839     4.944    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521     4.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.594ns (32.248%)  route 3.350ns (67.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=91, routed)          2.511     3.981    driver_seg_8/clk_en0/BTNC_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.124     4.105 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.839     4.944    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521     4.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.594ns (32.248%)  route 3.350ns (67.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=91, routed)          2.511     3.981    driver_seg_8/clk_en0/BTNC_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.124     4.105 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.839     4.944    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521     4.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.594ns (32.248%)  route 3.350ns (67.752%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=91, routed)          2.511     3.981    driver_seg_8/clk_en0/BTNC_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I5_O)        0.124     4.105 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.839     4.944    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.521     4.893    driver_seg_8/clk_en0/CLK
    SLICE_X4Y47          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_8/s_cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.297ns (37.374%)  route 0.498ns (62.626%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.498     0.750    driver_seg_8/SW_IBUF[1]
    SLICE_X3Y53          LUT6 (Prop_lut6_I3_O)        0.045     0.795 r  driver_seg_8/s_cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.795    driver_seg_8/s_cnt2_0[2]
    SLICE_X3Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.020    driver_seg_8/CLK
    SLICE_X3Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_8/s_cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.297ns (34.214%)  route 0.571ns (65.786%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.571     0.823    driver_seg_8/SW_IBUF[1]
    SLICE_X3Y53          LUT5 (Prop_lut5_I1_O)        0.045     0.868 r  driver_seg_8/s_cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.868    driver_seg_8/s_cnt2_0[4]
    SLICE_X3Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.020    driver_seg_8/CLK
    SLICE_X3Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.301ns (34.506%)  route 0.571ns (65.494%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.571     0.829    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.042     0.871 r  driver_seg_8/FSM_onehot_s_state[8]_i_1/O
                         net (fo=1, routed)           0.000     0.871    driver_seg_8/FSM_onehot_s_state[8]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X4Y57          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[8]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_8/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.297ns (34.018%)  route 0.576ns (65.982%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.576     0.828    driver_seg_8/SW_IBUF[1]
    SLICE_X2Y53          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  driver_seg_8/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.873    driver_seg_8/s_cnt2_0[0]
    SLICE_X2Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     2.020    driver_seg_8/CLK
    SLICE_X2Y53          FDRE                                         r  driver_seg_8/s_cnt2_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.304ns (34.731%)  route 0.571ns (65.269%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.571     0.829    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.874 r  driver_seg_8/FSM_onehot_s_state[10]_i_1/O
                         net (fo=1, routed)           0.000     0.874    driver_seg_8/FSM_onehot_s_state[10]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X4Y57          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.304ns (32.746%)  route 0.624ns (67.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.624     0.882    driver_seg_8/SW_IBUF[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.927 r  driver_seg_8/FSM_onehot_s_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.927    driver_seg_8/FSM_onehot_s_state[5]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.305ns (32.818%)  route 0.624ns (67.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.624     0.882    driver_seg_8/SW_IBUF[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I1_O)        0.046     0.928 r  driver_seg_8/FSM_onehot_s_state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.928    driver_seg_8/FSM_onehot_s_state[7]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     2.017    driver_seg_8/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[7]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_8/dig_o_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.238ns (25.598%)  route 0.693ns (74.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=91, routed)          0.693     0.931    driver_seg_8/BTNC_IBUF
    SLICE_X5Y49          FDSE                                         r  driver_seg_8/dig_o_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.867     2.025    driver_seg_8/CLK
    SLICE_X5Y49          FDSE                                         r  driver_seg_8/dig_o_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.302ns (32.123%)  route 0.637ns (67.877%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.637     0.896    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.043     0.939 r  driver_seg_8/FSM_onehot_s_state[18]_i_1/O
                         net (fo=1, routed)           0.000     0.939    driver_seg_8/FSM_onehot_s_state[18]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.860     2.018    driver_seg_8/CLK
    SLICE_X4Y55          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.304ns (32.268%)  route 0.637ns (67.732%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=20, routed)          0.637     0.896    driver_seg_8/SW_IBUF[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.045     0.941 r  driver_seg_8/FSM_onehot_s_state[16]_i_1/O
                         net (fo=1, routed)           0.000     0.941    driver_seg_8/FSM_onehot_s_state[16]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.860     2.018    driver_seg_8/CLK
    SLICE_X4Y55          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[16]/C





