F. Alibart, L. Gao, B. D. Hoskins, and D. B. Strukov. 2012. High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology 23, 7, 075201.
F. Bedeschi, R. Fackenthal, A. Resta, et al. 2008. A multi-level-cell bipolar-selected phase-change memory. In Proceedings of the International Solid-State Circuits Conference. IEEE, 428.
A. Benso, A. Bosio, S. D. Carlo, G. D. Natale, and P. Prinetto. 2005. March AB, March AB1: New march tests for unlinked dynamic memory faults. In Proceedings of the International Test Conference. IEEE, 8.
Kwang-Ting Tim Cheng , Dmitri B. Strukov, 3D CMOS-memristor hybrid circuits: devices, integration, architecture, and applications, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA[doi>10.1145/2160916.2160925]
P.-Y. Chiu and M.-D. Ker. 2014. Metal-layer capacitors in the 65nm CMOS process and the application for low-leakage power-rail ESD clamp circuit. Microelectron. Reliab. 54, 1, 64--70.
L. Chua. 2011. Resistance switching memories are memristors. Appl. Phys. A 102, 4, 765--783.
Xiangyu Dong , Cong Xu , Yuan Xie , Norman P. Jouppi, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.7, p.994-1007, July 2012[doi>10.1109/TCAD.2012.2185930]
A. Driskillsmith, D. Apalkov, V. Nikitin, et al. 2011. Latest advances and roadmap for in-plane and perpendicular STT-RAM. In Proceedings of the 3rd International Memory Workshop. IEEE, 1--3.
Emerging Devices, ITRS 2011. International Technology Roadmap for Semiconductors (ITRS), Emerging Research Devices.
S. Gaba, P. Sheridan, J. Zhou, S. Choi, and W. Lu. 2013. Stochastic memristive devices for computing and neuromorphic applications. Nanoscale 5, 5872--5878.
A. Ghofrani, M. A. Lastras-Montaño, and K.-T. Cheng. 2013. Towards data reliable crossbar-based memristive memories. In Proceedings of the International Test Conference. IEEE, 1--10.
A. Ghofrani, M. A. Lastras-Montaño, and K.-T. Cheng. 2015. Toward large-scale access- transistor-free memristive crossbars. In Proceedings of the Asia South-Pacific Design Automation Conference.
Nor Zaidi Haron , Said Hamdioui , Nor Zaidi Haron, On Defect Oriented Testing for Hybrid CMOS/Memristor Memory, Proceedings of the 2011 Asian Test Symposium, p.353-358, November 20-23, 2011[doi>10.1109/ATS.2011.66]
G. Harutunyan , V. A. Vardanian , Y. Zorian Zorian, Minimal March Test Algorithm for Detection of Linked Static Faults in Random Access Memories, Proceedings of the 24th IEEE VLSI Test Symposium, p.120-127, April 30-May 04, 2006[doi>10.1109/VTS.2006.46]
C. Ho, C.-L. Hsu, C.-C. Chen, J.-T. Liu, C.-S. Wu, C.-C. Huang, C. Hu, and F.-L. Yang. 2010. 9nm half-pitch functional resistive memory cell with 1 μa programming current using thermally oxidized sub-stoichiometric WOx film. In Proceedings of the International Electron Devices Meeting. IEEE, 19.1.1--19.1.4.
ITRS 2011. International Technology Roadmap for Semiconductors (ITRS).
Kwan-Hee Jo , Chul-Moon Jung , Kyeong-Sik Min , Sung-Mo Kang, Self-Adaptive Write Circuit for Low-Power and Variation-Tolerant Memristors, IEEE Transactions on Nanotechnology, v.9 n.6, p.675-678, November 2010[doi>10.1109/TNANO.2010.2052108]
S. H. Jo, K. H. Kim, and W. Lu. 2008. Programmable resistance switching in nanoscale two-terminal devices. Nano Lett. 9, 1, 496--500.
A. Kawahara, R. Azuma, Y. Ikeda, et al. 2013. An 8 Mb multi-layered cross-point ReRAM macro with 443 MB/s write throughput. IEEE J. Solid-State Circuits 48, 1, 178--185.
K.-H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu. 2012. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Lett. 12, 1, 389--395.
F. Lee, Y. Y. Lin, M. H. Lee, W. C. Chien, H. L. Lung, K. Y. Hsieh, and C. Y. Lu. 2012. A novel cross-point one-resistor (0T1R) conductive bridge random access memory (CBRAM) with ultra low set/reset operation current. In Proceedings of the Symposium on VLSI Technology. 67--68.
K. K. Likharev and D. B. Strukov. 2005. CMOL: Devices, Circuits, and Architectures. Springer, 447--477.
D. Long, X. Hong, and S. Dong. 2005. Optimal two-dimension common centroid layout generation for mos transistors unit-circuit. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05). IEEE, 2999--3002.
Harika Manem , Garrett S. Rose , Xiaoli He , Wei Wang, Design considerations for variation tolerant multilevel CMOS/Nano memristor memory, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785548]
M. Payvand, A. Madhavan, M. A. Lastras-Montaño, A. Ghofrani, J. Roheh, K.-T. Cheng, D. B. Strukov, and L. Theogarajan. 2015. A configurable CMOS memory platform for 3D integrated memristors. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'15). IEEE.
Abbas Rahimi , Amirali Ghofrani , Kwang-Ting Cheng , Luca Benini , Rajesh K. Gupta, Approximate associative memristive memory for energy-efficient GPUs, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France
Abbas Rahimi , Amirali Ghofrani , Miguel Angel Lastras-Montano , Kwang-Ting Cheng , Luca Benini , Rajesh K. Gupta, Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593132]
B. Razavi. 2009. Fundamentals of Microelectronics. Vol. 1, Wiley.
J. P. Strachan, A. C. Torrezan, M. F. Miao, M. D. Pickett, J. J. Yang, W. Yi, G. Medeiros-Ribeiro, and R. S. Williams. 2011. Measuring the switching dynamics and energy efficiency of tantalum oxide memristors. Nanotechnology 22, 50, 505402.
D. S. Suk , S. M. Reddy, A March Test for Functional Faults in Semiconductor Random Access Memories, IEEE Transactions on Computers, v.30 n.12, p.982-985, December 1981[doi>10.1109/TC.1981.1675739]
A. J. van de Goor, Testing semiconductor memories: theory and practice, John Wiley & Sons, Inc., New York, NY, 1991
W. Z. Wan Hasan, M. Othman, and B. S. Suparjo. 2006. A realistic march-12N test and diagnosis algorithm for SRAM memories. In Proceedings of the International Conference on Semiconductor Electronics. IEEE, 919--923.
R. Waser and M. Aono. 2007. Nanoionics-based resistive switching memories. Nat. Mater. 6, 833--840.
N. H. E. Weste and D. Money. 2005. CMOS VLSI Design: A Circuits and Systems Perspective. Pearson Education India.
Q. Xia, W. M. Tong, W. Wu, et al. 2009. On the integration of memristors with CMOS using nanoimprint lithography. In SPIE Advanced Lithography. International Society for Optics and Photonics, 727106--727106.
J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams. 2008. Memristive switching mechanism for metal/oxide/metal nanodevices. Nat. Nanotechnol. 3, 7, 429--433.
J. J. Yang, D. B. Strukov, and D. R. Stewart. 2013. Memristive devices for computing. Nat. Nanotechnol. 8, 1, 13--24.
J. J. Yang, M.-X. Zhang, M. D. Pickett, et al. 2012. Engineering nonlinearity into memristors for passive crossbar applications. Appl. Phys. Lett. 100, 11, 113501.
W. Yi, F. Perner, M. S. Qureshi, H. Abdalla, M. D. Pickett, J. J. Yang, M.-X. M. Zhang, G. Medeiros-Ribeiro, and R. S. Williams. 2011. Feedback write scheme for memristive switching devices. Appl. Phys. A 102, 4, 973--982.
S. Yu, X. Guan, and H.-S. P. Wong. 2012. On the switching parameter variation of metal oxide RRAM: Part II: Model corroboration and device design strategy. IEEE Trans. Electron Devices 59, 4, 1183--1188.
S. Yu, Y. Wu, and H.-S. P. Wong. 2011. Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. Appl. Phys. Lett. 98, 10, 103514.
Mohammed Affan Zidan , Hossam Aly Hassan Fahmy , Muhammad Mustafa Hussain , Khaled Nabil Salama, Memristor-based memory, Microelectronics Journal, v.44 n.2, p.176-183, February, 2013[doi>10.1016/j.mejo.2012.10.001]
