ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.bss
  19              		.align	2
  20              	cyPmBackup:
  21 0000 00000000 		.space	47
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22 002f 00       		.align	2
  23              	cyPmClockBackup:
  24 0030 00000000 		.space	18
  24      00000000 
  24      00000000 
  24      00000000 
  24      0000
  25              		.section	.rodata
  26              		.align	2
  27              		.type	cyPmImoFreqReg2Mhz, %object
  28              		.size	cyPmImoFreqReg2Mhz, 7
  29              	cyPmImoFreqReg2Mhz:
  30 0000 0C       		.byte	12
  31 0001 06       		.byte	6
  32 0002 18       		.byte	24
  33 0003 03       		.byte	3
  34 0004 30       		.byte	48
  35 0005 3E       		.byte	62
  36 0006 4A       		.byte	74
  37              		.section	.text.CyPmSaveClocks,"ax",%progbits
  38              		.align	2
  39              		.global	CyPmSaveClocks
  40              		.thumb
  41              		.thumb_func
  42              		.type	CyPmSaveClocks, %function
  43              	CyPmSaveClocks:
  44              	.LFB0:
  45              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC5/cyPm.c **** * \file cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * \version 5.50
   4:Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 2


   5:Generated_Source\PSoC5/cyPm.c **** * \brief Provides an API for the power management.
   6:Generated_Source\PSoC5/cyPm.c **** *
   7:Generated_Source\PSoC5/cyPm.c **** * \note Documentation of the API's in this file is located in the
   8:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
   9:Generated_Source\PSoC5/cyPm.c **** *
  10:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  11:Generated_Source\PSoC5/cyPm.c **** * \copyright
  12:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2016, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/cyPm.c **** 
  18:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  19:Generated_Source\PSoC5/cyPm.c **** 
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  53:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  54:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  55:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  56:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  57:Generated_Source\PSoC5/cyPm.c **** *
  58:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  59:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  60:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  61:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 3


  62:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  63:Generated_Source\PSoC5/cyPm.c **** *  speed.
  64:Generated_Source\PSoC5/cyPm.c **** *
  65:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  66:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  67:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  68:Generated_Source\PSoC5/cyPm.c **** *
  69:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
  70:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  71:Generated_Source\PSoC5/cyPm.c **** *
  72:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  73:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  74:Generated_Source\PSoC5/cyPm.c **** {
  46              		.loc 1 74 0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 1, uses_anonymous_args = 0
  50 0000 80B5     		push	{r7, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 7, -8
  53              		.cfi_offset 14, -4
  54 0002 00AF     		add	r7, sp, #0
  55              		.cfi_def_cfa_register 7
  75:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  56              		.loc 1 76 0
  57 0004 914B     		ldr	r3, .L27
  58 0006 1B78     		ldrb	r3, [r3]
  59 0008 DBB2     		uxtb	r3, r3
  60 000a 03F00F03 		and	r3, r3, #15
  61 000e DAB2     		uxtb	r2, r3
  62 0010 8F4B     		ldr	r3, .L27+4
  63 0012 1A70     		strb	r2, [r3]
  77:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  64              		.loc 1 77 0
  65 0014 8F4B     		ldr	r3, .L27+8
  66 0016 1B78     		ldrb	r3, [r3]
  67 0018 DAB2     		uxtb	r2, r3
  68 001a 8D4B     		ldr	r3, .L27+4
  69 001c 5A70     		strb	r2, [r3, #1]
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  70              		.loc 1 78 0
  71 001e 8B4A     		ldr	r2, .L27
  72 0020 8A4B     		ldr	r3, .L27
  73 0022 1B78     		ldrb	r3, [r3]
  74 0024 DBB2     		uxtb	r3, r3
  75 0026 23F00F03 		bic	r3, r3, #15
  76 002a DBB2     		uxtb	r3, r3
  77 002c 1370     		strb	r3, [r2]
  79:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  78              		.loc 1 79 0
  79 002e 894B     		ldr	r3, .L27+8
  80 0030 1B78     		ldrb	r3, [r3]
  81 0032 884B     		ldr	r3, .L27+8
  82 0034 0022     		movs	r2, #0
  83 0036 1A70     		strb	r2, [r3]
  80:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 4


  81:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  82:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  84              		.loc 1 82 0
  85 0038 874B     		ldr	r3, .L27+12
  86 003a 1B78     		ldrb	r3, [r3]
  87 003c DBB2     		uxtb	r3, r3
  88 003e 23F03F03 		bic	r3, r3, #63
  89 0042 DAB2     		uxtb	r2, r3
  90 0044 824B     		ldr	r3, .L27+4
  91 0046 5A71     		strb	r2, [r3, #5]
  83:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  92              		.loc 1 83 0
  93 0048 3720     		movs	r0, #55
  94 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  84:Generated_Source\PSoC5/cyPm.c **** 
  85:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  95              		.loc 1 86 0
  96 004e 834B     		ldr	r3, .L27+16
  97 0050 1B78     		ldrb	r3, [r3]
  98 0052 DBB2     		uxtb	r3, r3
  99 0054 03F00703 		and	r3, r3, #7
 100 0058 DAB2     		uxtb	r2, r3
 101 005a 7D4B     		ldr	r3, .L27+4
 102 005c DA70     		strb	r2, [r3, #3]
  87:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 103              		.loc 1 87 0
 104 005e 7F4B     		ldr	r3, .L27+16
 105 0060 1B78     		ldrb	r3, [r3]
 106 0062 DBB2     		uxtb	r3, r3
 107 0064 03F04003 		and	r3, r3, #64
 108 0068 DAB2     		uxtb	r2, r3
 109 006a 794B     		ldr	r3, .L27+4
 110 006c 1A71     		strb	r2, [r3, #4]
  88:Generated_Source\PSoC5/cyPm.c **** 
  89:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  90:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 111              		.loc 1 90 0
 112 006e 7B4B     		ldr	r3, .L27+16
 113 0070 1B78     		ldrb	r3, [r3]
 114 0072 DBB2     		uxtb	r3, r3
 115 0074 03F01003 		and	r3, r3, #16
 116 0078 002B     		cmp	r3, #0
 117 007a 03D0     		beq	.L2
  91:Generated_Source\PSoC5/cyPm.c ****     {
  92:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
  93:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 118              		.loc 1 93 0
 119 007c 744B     		ldr	r3, .L27+4
 120 007e 0122     		movs	r2, #1
 121 0080 5A72     		strb	r2, [r3, #9]
 122 0082 02E0     		b	.L3
 123              	.L2:
  94:Generated_Source\PSoC5/cyPm.c ****     }
  95:Generated_Source\PSoC5/cyPm.c ****     else
  96:Generated_Source\PSoC5/cyPm.c ****     {
  97:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 5


  98:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 124              		.loc 1 98 0
 125 0084 724B     		ldr	r3, .L27+4
 126 0086 0022     		movs	r2, #0
 127 0088 5A72     		strb	r2, [r3, #9]
 128              	.L3:
  99:Generated_Source\PSoC5/cyPm.c ****     }
 100:Generated_Source\PSoC5/cyPm.c **** 
 101:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 102:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 129              		.loc 1 102 0
 130 008a 754B     		ldr	r3, .L27+20
 131 008c 1B78     		ldrb	r3, [r3]
 132 008e DBB2     		uxtb	r3, r3
 133 0090 03F00303 		and	r3, r3, #3
 134 0094 DAB2     		uxtb	r2, r3
 135 0096 6E4B     		ldr	r3, .L27+4
 136 0098 9A70     		strb	r2, [r3, #2]
 103:Generated_Source\PSoC5/cyPm.c **** 
 104:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 105:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 137              		.loc 1 105 0
 138 009a 6D4B     		ldr	r3, .L27+4
 139 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 140 009e 012B     		cmp	r3, #1
 141 00a0 1CD1     		bne	.L4
 106:Generated_Source\PSoC5/cyPm.c ****     {
 107:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 142              		.loc 1 107 0
 143 00a2 4FF04023 		mov	r3, #1073758208
 144 00a6 1B78     		ldrb	r3, [r3]
 145 00a8 DBB2     		uxtb	r3, r3
 146 00aa 03F00303 		and	r3, r3, #3
 147 00ae 012B     		cmp	r3, #1
 148 00b0 08D0     		beq	.L6
 149 00b2 012B     		cmp	r3, #1
 150 00b4 02D3     		bcc	.L7
 151 00b6 022B     		cmp	r3, #2
 152 00b8 08D0     		beq	.L8
 153 00ba 0BE0     		b	.L26
 154              	.L7:
 108:Generated_Source\PSoC5/cyPm.c ****         {
 109:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 110:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 155              		.loc 1 110 0
 156 00bc 0020     		movs	r0, #0
 157 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 111:Generated_Source\PSoC5/cyPm.c ****             break;
 158              		.loc 1 111 0
 159 00c2 0BE0     		b	.L4
 160              	.L6:
 112:Generated_Source\PSoC5/cyPm.c **** 
 113:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 114:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 161              		.loc 1 114 0
 162 00c4 0220     		movs	r0, #2
 163 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 6


 115:Generated_Source\PSoC5/cyPm.c ****             break;
 164              		.loc 1 115 0
 165 00ca 07E0     		b	.L4
 166              	.L8:
 116:Generated_Source\PSoC5/cyPm.c **** 
 117:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 118:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 167              		.loc 1 118 0
 168 00cc 0320     		movs	r0, #3
 169 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 119:Generated_Source\PSoC5/cyPm.c ****             break;
 170              		.loc 1 119 0
 171 00d2 03E0     		b	.L4
 172              	.L26:
 120:Generated_Source\PSoC5/cyPm.c **** 
 121:Generated_Source\PSoC5/cyPm.c ****         default:
 122:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 173              		.loc 1 122 0
 174 00d4 0020     		movs	r0, #0
 175 00d6 FFF7FEFF 		bl	CyHalt
 123:Generated_Source\PSoC5/cyPm.c ****             break;
 176              		.loc 1 123 0
 177 00da 00BF     		nop
 178              	.L4:
 124:Generated_Source\PSoC5/cyPm.c ****         }
 125:Generated_Source\PSoC5/cyPm.c ****     }
 126:Generated_Source\PSoC5/cyPm.c **** 
 127:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 128:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 179              		.loc 1 128 0
 180 00dc 614B     		ldr	r3, .L27+24
 181 00de 1B78     		ldrb	r3, [r3]
 182 00e0 DBB2     		uxtb	r3, r3
 183 00e2 03F00103 		and	r3, r3, #1
 184 00e6 002B     		cmp	r3, #0
 185 00e8 05D0     		beq	.L9
 129:Generated_Source\PSoC5/cyPm.c ****     {
 130:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 131:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 186              		.loc 1 131 0
 187 00ea 594B     		ldr	r3, .L27+4
 188 00ec 0122     		movs	r2, #1
 189 00ee 9A73     		strb	r2, [r3, #14]
 132:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 190              		.loc 1 132 0
 191 00f0 FFF7FEFF 		bl	CyPLL_OUT_Stop
 192 00f4 02E0     		b	.L10
 193              	.L9:
 133:Generated_Source\PSoC5/cyPm.c ****     }
 134:Generated_Source\PSoC5/cyPm.c ****     else
 135:Generated_Source\PSoC5/cyPm.c ****     {
 136:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 137:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 194              		.loc 1 137 0
 195 00f6 564B     		ldr	r3, .L27+4
 196 00f8 0022     		movs	r2, #0
 197 00fa 9A73     		strb	r2, [r3, #14]
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 7


 198              	.L10:
 138:Generated_Source\PSoC5/cyPm.c ****     }
 139:Generated_Source\PSoC5/cyPm.c **** 
 140:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 141:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 199              		.loc 1 141 0
 200 00fc 0420     		movs	r0, #4
 201 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 142:Generated_Source\PSoC5/cyPm.c **** 
 143:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 144:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 202              		.loc 1 144 0
 203 0102 594B     		ldr	r3, .L27+28
 204 0104 1B78     		ldrb	r3, [r3]
 205 0106 DBB2     		uxtb	r3, r3
 206 0108 03F01003 		and	r3, r3, #16
 207 010c DBB2     		uxtb	r3, r3
 208 010e 002B     		cmp	r3, #0
 209 0110 03D0     		beq	.L11
 145:Generated_Source\PSoC5/cyPm.c ****     {
 146:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 147:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 210              		.loc 1 147 0
 211 0112 4F4B     		ldr	r3, .L27+4
 212 0114 0122     		movs	r2, #1
 213 0116 9A71     		strb	r2, [r3, #6]
 214 0118 08E0     		b	.L12
 215              	.L11:
 148:Generated_Source\PSoC5/cyPm.c ****     }
 149:Generated_Source\PSoC5/cyPm.c ****     else
 150:Generated_Source\PSoC5/cyPm.c ****     {
 151:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 152:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 216              		.loc 1 152 0
 217 011a 4D4B     		ldr	r3, .L27+4
 218 011c 0022     		movs	r2, #0
 219 011e 9A71     		strb	r2, [r3, #6]
 153:Generated_Source\PSoC5/cyPm.c **** 
 154:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 155:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 220              		.loc 1 155 0
 221 0120 0020     		movs	r0, #0
 222 0122 FFF7FEFF 		bl	CyIMO_Start
 156:Generated_Source\PSoC5/cyPm.c **** 
 157:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 158:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 223              		.loc 1 158 0
 224 0126 0620     		movs	r0, #6
 225 0128 FFF7FEFF 		bl	CyDelayUs
 226              	.L12:
 159:Generated_Source\PSoC5/cyPm.c ****     }
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 162:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 227              		.loc 1 162 0
 228 012c 4B4B     		ldr	r3, .L27+16
 229 012e 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 8


 230 0130 DBB2     		uxtb	r3, r3
 231 0132 03F02003 		and	r3, r3, #32
 232 0136 002B     		cmp	r3, #0
 233 0138 10D0     		beq	.L13
 163:Generated_Source\PSoC5/cyPm.c ****     {
 164:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 165:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 234              		.loc 1 166 0
 235 013a 4FF04023 		mov	r3, #1073758208
 236 013e 1B78     		ldrb	r3, [r3]
 237 0140 DBB2     		uxtb	r3, r3
 238 0142 03F04003 		and	r3, r3, #64
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 239              		.loc 1 165 0
 240 0146 002B     		cmp	r3, #0
 241 0148 01D1     		bne	.L14
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 242              		.loc 1 165 0 is_stmt 0 discriminator 1
 243 014a 0222     		movs	r2, #2
 244 014c 00E0     		b	.L15
 245              	.L14:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 246              		.loc 1 165 0 discriminator 2
 247 014e 0122     		movs	r2, #1
 248              	.L15:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 249              		.loc 1 165 0 discriminator 4
 250 0150 3F4B     		ldr	r3, .L27+4
 251 0152 DA71     		strb	r2, [r3, #7]
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 169:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 252              		.loc 1 169 0 is_stmt 1 discriminator 4
 253 0154 0020     		movs	r0, #0
 254 0156 FFF7FEFF 		bl	CyIMO_SetSource
 255 015a 02E0     		b	.L16
 256              	.L13:
 170:Generated_Source\PSoC5/cyPm.c ****     }
 171:Generated_Source\PSoC5/cyPm.c ****     else
 172:Generated_Source\PSoC5/cyPm.c ****     {
 173:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 174:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 257              		.loc 1 174 0
 258 015c 3C4B     		ldr	r3, .L27+4
 259 015e 0022     		movs	r2, #0
 260 0160 DA71     		strb	r2, [r3, #7]
 261              	.L16:
 175:Generated_Source\PSoC5/cyPm.c ****     }
 176:Generated_Source\PSoC5/cyPm.c **** 
 177:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 178:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 262              		.loc 1 178 0
 263 0162 4FF04023 		mov	r3, #1073758208
 264 0166 1B78     		ldrb	r3, [r3]
 265 0168 DBB2     		uxtb	r3, r3
 266 016a 03F03003 		and	r3, r3, #48
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 9


 267 016e DAB2     		uxtb	r2, r3
 268 0170 374B     		ldr	r3, .L27+4
 269 0172 1A72     		strb	r2, [r3, #8]
 179:Generated_Source\PSoC5/cyPm.c **** 
 180:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 181:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 270              		.loc 1 181 0
 271 0174 364B     		ldr	r3, .L27+4
 272 0176 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 273 0178 002B     		cmp	r3, #0
 274 017a 09D0     		beq	.L17
 182:Generated_Source\PSoC5/cyPm.c ****     {
 183:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 184:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 275              		.loc 1 184 0
 276 017c 4FF04022 		mov	r2, #1073758208
 277 0180 4FF04023 		mov	r3, #1073758208
 278 0184 1B78     		ldrb	r3, [r3]
 279 0186 DBB2     		uxtb	r3, r3
 280 0188 23F03003 		bic	r3, r3, #48
 281 018c DBB2     		uxtb	r3, r3
 282 018e 1370     		strb	r3, [r2]
 283              	.L17:
 185:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 186:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 187:Generated_Source\PSoC5/cyPm.c **** 
 188:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 189:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 284              		.loc 1 189 0
 285 0190 324B     		ldr	r3, .L27+16
 286 0192 1B78     		ldrb	r3, [r3]
 287 0194 DBB2     		uxtb	r3, r3
 288 0196 03F01003 		and	r3, r3, #16
 289 019a 002B     		cmp	r3, #0
 290 019c 01D0     		beq	.L18
 190:Generated_Source\PSoC5/cyPm.c ****     {
 191:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 291              		.loc 1 191 0
 292 019e FFF7FEFF 		bl	CyIMO_DisableDoubler
 293              	.L18:
 192:Generated_Source\PSoC5/cyPm.c ****     }
 193:Generated_Source\PSoC5/cyPm.c **** 
 194:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 195:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 294              		.loc 1 195 0
 295 01a2 324B     		ldr	r3, .L27+32
 296 01a4 1B78     		ldrb	r3, [r3]
 297 01a6 DAB2     		uxtb	r2, r3
 298 01a8 294B     		ldr	r3, .L27+4
 299 01aa 9A72     		strb	r2, [r3, #10]
 196:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 300              		.loc 1 196 0
 301 01ac 284B     		ldr	r3, .L27+4
 302 01ae 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 303 01b0 002B     		cmp	r3, #0
 304 01b2 02D0     		beq	.L19
 197:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 10


 198:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 305              		.loc 1 198 0
 306 01b4 0020     		movs	r0, #0
 307 01b6 FFF7FEFF 		bl	CyMasterClk_SetDivider
 308              	.L19:
 199:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 202:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 309              		.loc 1 202 0
 310 01ba 254B     		ldr	r3, .L27+4
 311 01bc 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 312 01be 002B     		cmp	r3, #0
 313 01c0 02D0     		beq	.L20
 203:Generated_Source\PSoC5/cyPm.c ****     {
 204:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 314              		.loc 1 204 0
 315 01c2 0020     		movs	r0, #0
 316 01c4 FFF7FEFF 		bl	CyMasterClk_SetSource
 317              	.L20:
 205:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 206:Generated_Source\PSoC5/cyPm.c **** 
 207:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 318              		.loc 1 208 0
 319 01c8 294B     		ldr	r3, .L27+36
 320 01ca 1B78     		ldrb	r3, [r3]
 321 01cc DBB2     		uxtb	r3, r3
 322 01ce 9BB2     		uxth	r3, r3
 323 01d0 1B02     		lsls	r3, r3, #8
 324 01d2 9AB2     		uxth	r2, r3
 325 01d4 1E4B     		ldr	r3, .L27+4
 326 01d6 9A81     		strh	r2, [r3, #12]	@ movhi
 209:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 327              		.loc 1 209 0
 328 01d8 264B     		ldr	r3, .L27+40
 329 01da 1B78     		ldrb	r3, [r3]
 330 01dc D9B2     		uxtb	r1, r3
 331 01de 1C4B     		ldr	r3, .L27+4
 332 01e0 9A89     		ldrh	r2, [r3, #12]
 333 01e2 8BB2     		uxth	r3, r1
 334 01e4 1343     		orrs	r3, r3, r2
 335 01e6 9AB2     		uxth	r2, r3
 336 01e8 194B     		ldr	r3, .L27+4
 337 01ea 9A81     		strh	r2, [r3, #12]	@ movhi
 210:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 338              		.loc 1 210 0
 339 01ec 184B     		ldr	r3, .L27+4
 340 01ee 9B89     		ldrh	r3, [r3, #12]
 341 01f0 002B     		cmp	r3, #0
 342 01f2 02D0     		beq	.L21
 211:Generated_Source\PSoC5/cyPm.c ****     {
 212:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 343              		.loc 1 212 0
 344 01f4 0020     		movs	r0, #0
 345 01f6 FFF7FEFF 		bl	CyBusClk_SetDivider
 346              	.L21:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 11


 213:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 214:Generated_Source\PSoC5/cyPm.c **** 
 215:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 216:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 347              		.loc 1 216 0
 348 01fa 184B     		ldr	r3, .L27+16
 349 01fc 1B78     		ldrb	r3, [r3]
 350 01fe DBB2     		uxtb	r3, r3
 351 0200 03F00703 		and	r3, r3, #7
 352 0204 1C4A     		ldr	r2, .L27+44
 353 0206 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 354 0208 1846     		mov	r0, r3
 355 020a FFF7FEFF 		bl	CyFlash_SetWaitCycles
 217:Generated_Source\PSoC5/cyPm.c **** 
 218:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 219:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 356              		.loc 1 219 0
 357 020e 1B4B     		ldr	r3, .L27+48
 358 0210 1B78     		ldrb	r3, [r3]
 359 0212 DBB2     		uxtb	r3, r3
 360 0214 03F00103 		and	r3, r3, #1
 361 0218 002B     		cmp	r3, #0
 362 021a 05D0     		beq	.L22
 220:Generated_Source\PSoC5/cyPm.c ****     {
 221:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 222:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 363              		.loc 1 222 0
 364 021c 0C4B     		ldr	r3, .L27+4
 365 021e 0122     		movs	r2, #1
 366 0220 DA73     		strb	r2, [r3, #15]
 223:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 367              		.loc 1 223 0
 368 0222 FFF7FEFF 		bl	CyXTAL_Stop
 369 0226 02E0     		b	.L23
 370              	.L22:
 224:Generated_Source\PSoC5/cyPm.c ****     }
 225:Generated_Source\PSoC5/cyPm.c ****     else
 226:Generated_Source\PSoC5/cyPm.c ****     {
 227:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 228:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 371              		.loc 1 228 0
 372 0228 094B     		ldr	r3, .L27+4
 373 022a 0022     		movs	r2, #0
 374 022c DA73     		strb	r2, [r3, #15]
 375              	.L23:
 229:Generated_Source\PSoC5/cyPm.c ****     }
 230:Generated_Source\PSoC5/cyPm.c **** 
 231:Generated_Source\PSoC5/cyPm.c **** 
 232:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 233:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 234:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 235:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 236:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 237:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 376              		.loc 1 237 0
 377 022e 144B     		ldr	r3, .L27+52
 378 0230 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 12


 379 0232 DBB2     		uxtb	r3, r3
 380 0234 03F00403 		and	r3, r3, #4
 381 0238 002B     		cmp	r3, #0
 382 023a 03D0     		beq	.L24
 238:Generated_Source\PSoC5/cyPm.c ****     {
 239:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 383              		.loc 1 239 0
 384 023c 044B     		ldr	r3, .L27+4
 385 023e 0122     		movs	r2, #1
 386 0240 1A74     		strb	r2, [r3, #16]
 387 0242 02E0     		b	.L1
 388              	.L24:
 240:Generated_Source\PSoC5/cyPm.c ****     }
 241:Generated_Source\PSoC5/cyPm.c ****     else
 242:Generated_Source\PSoC5/cyPm.c ****     {
 243:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 389              		.loc 1 243 0
 390 0244 024B     		ldr	r3, .L27+4
 391 0246 0022     		movs	r2, #0
 392 0248 1A74     		strb	r2, [r3, #16]
 393              	.L1:
 244:Generated_Source\PSoC5/cyPm.c ****     }
 245:Generated_Source\PSoC5/cyPm.c **** }
 394              		.loc 1 245 0
 395 024a 80BD     		pop	{r7, pc}
 396              	.L28:
 397              		.align	2
 398              	.L27:
 399 024c A1430040 		.word	1073759137
 400 0250 30000000 		.word	cyPmClockBackup
 401 0254 A2430040 		.word	1073759138
 402 0258 00480040 		.word	1073760256
 403 025c 00420040 		.word	1073758720
 404 0260 05400040 		.word	1073758213
 405 0264 20420040 		.word	1073758752
 406 0268 A0430040 		.word	1073759136
 407 026c 04400040 		.word	1073758212
 408 0270 07400040 		.word	1073758215
 409 0274 06400040 		.word	1073758214
 410 0278 00000000 		.word	cyPmImoFreqReg2Mhz
 411 027c 10420040 		.word	1073758736
 412 0280 0B400040 		.word	1073758219
 413              		.cfi_endproc
 414              	.LFE0:
 415              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 416              		.section	.rodata
 417 0007 00       		.align	2
 418              	.LC0:
 419 0008 02       		.byte	2
 420 0009 01       		.byte	1
 421 000a 03       		.byte	3
 422 000b 00       		.byte	0
 423 000c 04       		.byte	4
 424 000d 05       		.byte	5
 425 000e 06       		.byte	6
 426 000f 00       		.section	.text.CyPmRestoreClocks,"ax",%progbits
 427              		.align	2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 13


 428              		.global	CyPmRestoreClocks
 429              		.thumb
 430              		.thumb_func
 431              		.type	CyPmRestoreClocks, %function
 432              	CyPmRestoreClocks:
 433              	.LFB1:
 246:Generated_Source\PSoC5/cyPm.c **** 
 247:Generated_Source\PSoC5/cyPm.c **** 
 248:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 249:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 250:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 251:Generated_Source\PSoC5/cyPm.c **** *
 252:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 253:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 254:Generated_Source\PSoC5/cyPm.c **** *
 255:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 256:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 257:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 260:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 261:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 264:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 265:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 268:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 269:Generated_Source\PSoC5/cyPm.c **** {
 434              		.loc 1 269 0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 24
 437              		@ frame_needed = 1, uses_anonymous_args = 0
 438 0000 80B5     		push	{r7, lr}
 439              		.cfi_def_cfa_offset 8
 440              		.cfi_offset 7, -8
 441              		.cfi_offset 14, -4
 442 0002 86B0     		sub	sp, sp, #24
 443              		.cfi_def_cfa_offset 32
 444 0004 00AF     		add	r7, sp, #0
 445              		.cfi_def_cfa_register 7
 270:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 446              		.loc 1 270 0
 447 0006 1023     		movs	r3, #16
 448 0008 3B61     		str	r3, [r7, #16]
 271:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 272:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 273:Generated_Source\PSoC5/cyPm.c **** 
 274:Generated_Source\PSoC5/cyPm.c **** 
 275:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 276:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 449              		.loc 1 276 0
 450 000a 7D4A     		ldr	r2, .L55
 451 000c 3B1D     		adds	r3, r7, #4
 452 000e 1068     		ldr	r0, [r2]	@ unaligned
 453 0010 1860     		str	r0, [r3]	@ unaligned
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 14


 454 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 455 0014 9279     		ldrb	r2, [r2, #6]
 456 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 457 0018 9A71     		strb	r2, [r3, #6]
 277:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 278:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 279:Generated_Source\PSoC5/cyPm.c **** 
 280:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 281:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 458              		.loc 1 281 0
 459 001a 7A4B     		ldr	r3, .L55+4
 460 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 461 001e 012B     		cmp	r3, #1
 462 0020 17D1     		bne	.L30
 282:Generated_Source\PSoC5/cyPm.c ****     {
 283:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 284:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 285:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 463              		.loc 1 285 0
 464 0022 794B     		ldr	r3, .L55+8
 465 0024 1B78     		ldrb	r3, [r3]
 466 0026 DBB2     		uxtb	r3, r3
 467 0028 03F00703 		and	r3, r3, #7
 468 002c 774A     		ldr	r2, .L55+12
 469 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 470              		.loc 1 284 0
 471 0030 1A46     		mov	r2, r3
 472 0032 1346     		mov	r3, r2
 473 0034 9B00     		lsls	r3, r3, #2
 474 0036 1344     		add	r3, r3, r2
 475 0038 1A01     		lsls	r2, r3, #4
 476 003a D31A     		subs	r3, r2, r3
 477 003c 1846     		mov	r0, r3
 478 003e FFF7FEFF 		bl	CyDelayCycles
 286:Generated_Source\PSoC5/cyPm.c **** 
 287:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 479              		.loc 1 287 0
 480 0042 734A     		ldr	r2, .L55+16
 481 0044 724B     		ldr	r3, .L55+16
 482 0046 1B78     		ldrb	r3, [r3]
 483 0048 DBB2     		uxtb	r3, r3
 484 004a 43F00403 		orr	r3, r3, #4
 485 004e DBB2     		uxtb	r3, r3
 486 0050 1370     		strb	r3, [r2]
 487              	.L30:
 288:Generated_Source\PSoC5/cyPm.c ****     }
 289:Generated_Source\PSoC5/cyPm.c **** 
 290:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 291:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 488              		.loc 1 291 0
 489 0052 6C4B     		ldr	r3, .L55+4
 490 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 491 0056 012B     		cmp	r3, #1
 492 0058 26D1     		bne	.L31
 292:Generated_Source\PSoC5/cyPm.c ****     {
 293:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 15


 294:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 295:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 296:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 297:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 298:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 299:Generated_Source\PSoC5/cyPm.c **** 
 300:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 301:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 493              		.loc 1 301 0
 494 005a 0020     		movs	r0, #0
 495 005c FFF7FEFF 		bl	CyXTAL_Start
 302:Generated_Source\PSoC5/cyPm.c **** 
 303:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 304:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 496              		.loc 1 304 0
 497 0060 6C4B     		ldr	r3, .L55+20
 498 0062 1B78     		ldrb	r3, [r3]
 305:Generated_Source\PSoC5/cyPm.c **** 
 306:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 307:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 499              		.loc 1 307 0
 500 0064 0523     		movs	r3, #5
 501 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 502 0068 1BE0     		b	.L32
 503              	.L35:
 308:Generated_Source\PSoC5/cyPm.c ****         {
 309:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 310:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 504              		.loc 1 310 0
 505 006a 674B     		ldr	r3, .L55+8
 506 006c 1B78     		ldrb	r3, [r3]
 507 006e DBB2     		uxtb	r3, r3
 508 0070 03F00703 		and	r3, r3, #7
 509 0074 654A     		ldr	r2, .L55+12
 510 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 511 0078 1A46     		mov	r2, r3
 512 007a C823     		movs	r3, #200
 513 007c 03FB02F3 		mul	r3, r3, r2
 514 0080 1846     		mov	r0, r3
 515 0082 FFF7FEFF 		bl	CyDelayCycles
 311:Generated_Source\PSoC5/cyPm.c **** 
 312:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 313:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 516              		.loc 1 313 0
 517 0086 634B     		ldr	r3, .L55+20
 518 0088 1B78     		ldrb	r3, [r3]
 519 008a DBB2     		uxtb	r3, r3
 520 008c DBB2     		uxtb	r3, r3
 521 008e 5BB2     		sxtb	r3, r3
 522 0090 002B     		cmp	r3, #0
 523 0092 03DB     		blt	.L33
 314:Generated_Source\PSoC5/cyPm.c ****             {
 315:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 524              		.loc 1 315 0
 525 0094 0023     		movs	r3, #0
 526 0096 3B61     		str	r3, [r7, #16]
 316:Generated_Source\PSoC5/cyPm.c ****                 break;
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 16


 527              		.loc 1 316 0
 528 0098 00BF     		nop
 529 009a 05E0     		b	.L31
 530              	.L33:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 531              		.loc 1 307 0 discriminator 2
 532 009c FB8A     		ldrh	r3, [r7, #22]
 533 009e 013B     		subs	r3, r3, #1
 534 00a0 FB82     		strh	r3, [r7, #22]	@ movhi
 535              	.L32:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 536              		.loc 1 307 0 is_stmt 0 discriminator 1
 537 00a2 FB8A     		ldrh	r3, [r7, #22]
 538 00a4 002B     		cmp	r3, #0
 539 00a6 E0D1     		bne	.L35
 540              	.L31:
 317:Generated_Source\PSoC5/cyPm.c ****             }
 318:Generated_Source\PSoC5/cyPm.c ****         }
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 321:Generated_Source\PSoC5/cyPm.c ****         {
 322:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 323:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 324:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 325:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 326:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 327:Generated_Source\PSoC5/cyPm.c **** 
 328:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 329:Generated_Source\PSoC5/cyPm.c **** 
 330:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 331:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 332:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 333:Generated_Source\PSoC5/cyPm.c ****         }
 334:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 335:Generated_Source\PSoC5/cyPm.c **** 
 336:Generated_Source\PSoC5/cyPm.c **** 
 337:Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 338:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 541              		.loc 1 338 0 is_stmt 1
 542 00a8 3720     		movs	r0, #55
 543 00aa FFF7FEFF 		bl	CyFlash_SetWaitCycles
 339:Generated_Source\PSoC5/cyPm.c **** 
 340:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 341:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 544              		.loc 1 341 0
 545 00ae 554B     		ldr	r3, .L55+4
 546 00b0 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 547 00b2 022B     		cmp	r3, #2
 548 00b4 03D0     		beq	.L36
 342:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 549              		.loc 1 342 0 discriminator 1
 550 00b6 534B     		ldr	r3, .L55+4
 551 00b8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 341:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 552              		.loc 1 341 0 discriminator 1
 553 00ba 032B     		cmp	r3, #3
 554 00bc 10D1     		bne	.L37
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 17


 555              	.L36:
 343:Generated_Source\PSoC5/cyPm.c ****     {
 344:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 345:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 556              		.loc 1 345 0
 557 00be 564B     		ldr	r3, .L55+24
 558 00c0 1B78     		ldrb	r3, [r3]
 559 00c2 DAB2     		uxtb	r2, r3
 560 00c4 4F4B     		ldr	r3, .L55+4
 561 00c6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 562 00c8 9A42     		cmp	r2, r3
 563 00ca 04D0     		beq	.L38
 346:Generated_Source\PSoC5/cyPm.c ****         {
 347:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 348:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 564              		.loc 1 348 0
 565 00cc 4D4B     		ldr	r3, .L55+4
 566 00ce 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 567 00d0 1846     		mov	r0, r3
 568 00d2 FFF7FEFF 		bl	CyMasterClk_SetDivider
 569              	.L38:
 349:Generated_Source\PSoC5/cyPm.c ****         }
 350:Generated_Source\PSoC5/cyPm.c **** 
 351:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 352:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 570              		.loc 1 352 0
 571 00d6 4B4B     		ldr	r3, .L55+4
 572 00d8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 573 00da 1846     		mov	r0, r3
 574 00dc FFF7FEFF 		bl	CyMasterClk_SetSource
 575              	.L37:
 353:Generated_Source\PSoC5/cyPm.c ****     }
 354:Generated_Source\PSoC5/cyPm.c **** 
 355:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 356:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 576              		.loc 1 356 0
 577 00e0 484B     		ldr	r3, .L55+4
 578 00e2 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 579 00e4 03F04003 		and	r3, r3, #64
 580 00e8 002B     		cmp	r3, #0
 581 00ea 0CD0     		beq	.L39
 357:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 582              		.loc 1 357 0 discriminator 1
 583 00ec 454B     		ldr	r3, .L55+4
 584 00ee DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 585 00f0 07F11802 		add	r2, r7, #24
 586 00f4 1344     		add	r3, r3, r2
 587 00f6 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 588              		.loc 1 356 0 discriminator 1
 589 00fa 032B     		cmp	r3, #3
 590 00fc 03D1     		bne	.L39
 358:Generated_Source\PSoC5/cyPm.c ****     {
 359:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 360:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 591              		.loc 1 360 0
 592 00fe 0820     		movs	r0, #8
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 18


 593 0100 FFF7FEFF 		bl	CyIMO_SetFreq
 594 0104 20E0     		b	.L40
 595              	.L39:
 361:Generated_Source\PSoC5/cyPm.c ****     }
 362:Generated_Source\PSoC5/cyPm.c ****     else
 363:Generated_Source\PSoC5/cyPm.c ****     {
 364:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 365:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 596              		.loc 1 365 0
 597 0106 3F4B     		ldr	r3, .L55+4
 598 0108 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 599 010a 07F11802 		add	r2, r7, #24
 600 010e 1344     		add	r3, r3, r2
 601 0110 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 602 0114 1846     		mov	r0, r3
 603 0116 FFF7FEFF 		bl	CyIMO_SetFreq
 366:Generated_Source\PSoC5/cyPm.c **** 
 367:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 604              		.loc 1 367 0
 605 011a 3A4B     		ldr	r3, .L55+4
 606 011c 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 607 011e 03F04003 		and	r3, r3, #64
 608 0122 002B     		cmp	r3, #0
 609 0124 08D0     		beq	.L41
 368:Generated_Source\PSoC5/cyPm.c ****         {
 369:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 610              		.loc 1 369 0
 611 0126 384A     		ldr	r2, .L55+8
 612 0128 374B     		ldr	r3, .L55+8
 613 012a 1B78     		ldrb	r3, [r3]
 614 012c DBB2     		uxtb	r3, r3
 615 012e 43F04003 		orr	r3, r3, #64
 616 0132 DBB2     		uxtb	r3, r3
 617 0134 1370     		strb	r3, [r2]
 618 0136 07E0     		b	.L40
 619              	.L41:
 370:Generated_Source\PSoC5/cyPm.c ****         }
 371:Generated_Source\PSoC5/cyPm.c ****         else
 372:Generated_Source\PSoC5/cyPm.c ****         {
 373:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 620              		.loc 1 373 0
 621 0138 334A     		ldr	r2, .L55+8
 622 013a 334B     		ldr	r3, .L55+8
 623 013c 1B78     		ldrb	r3, [r3]
 624 013e DBB2     		uxtb	r3, r3
 625 0140 23F04003 		bic	r3, r3, #64
 626 0144 DBB2     		uxtb	r3, r3
 627 0146 1370     		strb	r3, [r2]
 628              	.L40:
 374:Generated_Source\PSoC5/cyPm.c ****         }
 375:Generated_Source\PSoC5/cyPm.c ****     }
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 378:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 629              		.loc 1 378 0
 630 0148 2E4B     		ldr	r3, .L55+4
 631 014a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 19


 632 014c 012B     		cmp	r3, #1
 633 014e 0AD1     		bne	.L42
 379:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 634              		.loc 1 379 0 discriminator 1
 635 0150 324B     		ldr	r3, .L55+28
 636 0152 1B78     		ldrb	r3, [r3]
 637 0154 DBB2     		uxtb	r3, r3
 638 0156 03F01003 		and	r3, r3, #16
 639 015a DBB2     		uxtb	r3, r3
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 640              		.loc 1 378 0 discriminator 1
 641 015c 002B     		cmp	r3, #0
 642 015e 02D1     		bne	.L42
 380:Generated_Source\PSoC5/cyPm.c ****     {
 381:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 382:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 643              		.loc 1 382 0
 644 0160 0020     		movs	r0, #0
 645 0162 FFF7FEFF 		bl	CyIMO_Start
 646              	.L42:
 383:Generated_Source\PSoC5/cyPm.c ****     }
 384:Generated_Source\PSoC5/cyPm.c **** 
 385:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 386:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 647              		.loc 1 386 0
 648 0166 274B     		ldr	r3, .L55+4
 649 0168 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 650 016a 1846     		mov	r0, r3
 651 016c FFF7FEFF 		bl	CyIMO_SetSource
 387:Generated_Source\PSoC5/cyPm.c **** 
 388:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 389:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 652              		.loc 1 389 0
 653 0170 244B     		ldr	r3, .L55+4
 654 0172 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 655 0174 012B     		cmp	r3, #1
 656 0176 01D1     		bne	.L43
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 657              		.loc 1 391 0
 658 0178 FFF7FEFF 		bl	CyIMO_EnableDoubler
 659              	.L43:
 392:Generated_Source\PSoC5/cyPm.c ****     }
 393:Generated_Source\PSoC5/cyPm.c **** 
 394:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 395:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 660              		.loc 1 395 0
 661 017c 214B     		ldr	r3, .L55+4
 662 017e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 663 0180 1A46     		mov	r2, r3
 664 0182 4FF04023 		mov	r3, #1073758208
 665 0186 1B78     		ldrb	r3, [r3]
 666 0188 DBB2     		uxtb	r3, r3
 667 018a 03F03003 		and	r3, r3, #48
 668 018e 9A42     		cmp	r2, r3
 669 0190 10D0     		beq	.L44
 396:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 20


 397:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 670              		.loc 1 397 0
 671 0192 4FF04023 		mov	r3, #1073758208
 672 0196 4FF04022 		mov	r2, #1073758208
 673 019a 1278     		ldrb	r2, [r2]
 674 019c D2B2     		uxtb	r2, r2
 675 019e D2B2     		uxtb	r2, r2
 676 01a0 22F03002 		bic	r2, r2, #48
 677 01a4 D1B2     		uxtb	r1, r2
 398:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 678              		.loc 1 398 0
 679 01a6 174A     		ldr	r2, .L55+4
 680 01a8 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 397:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 681              		.loc 1 397 0
 682 01aa D2B2     		uxtb	r2, r2
 683 01ac 0A43     		orrs	r2, r2, r1
 684 01ae D2B2     		uxtb	r2, r2
 685 01b0 D2B2     		uxtb	r2, r2
 686 01b2 1A70     		strb	r2, [r3]
 687              	.L44:
 399:Generated_Source\PSoC5/cyPm.c ****     }
 400:Generated_Source\PSoC5/cyPm.c **** 
 401:Generated_Source\PSoC5/cyPm.c **** 
 402:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 403:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 688              		.loc 1 403 0
 689 01b4 134B     		ldr	r3, .L55+4
 690 01b6 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 691 01b8 012B     		cmp	r3, #1
 692 01ba 39D1     		bne	.L45
 404:Generated_Source\PSoC5/cyPm.c ****     {
 405:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 406:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 407:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 408:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 409:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 410:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 411:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 693              		.loc 1 411 0
 694 01bc 1023     		movs	r3, #16
 695 01be 3B61     		str	r3, [r7, #16]
 412:Generated_Source\PSoC5/cyPm.c **** 
 413:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 414:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 696              		.loc 1 414 0
 697 01c0 0020     		movs	r0, #0
 698 01c2 FFF7FEFF 		bl	CyPLL_OUT_Start
 415:Generated_Source\PSoC5/cyPm.c **** 
 416:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 417:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 699              		.loc 1 417 0
 700 01c6 5020     		movs	r0, #80
 701 01c8 FFF7FEFF 		bl	CyDelayUs
 418:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 702              		.loc 1 418 0
 703 01cc 144B     		ldr	r3, .L55+32
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 21


 704 01ce 1B78     		ldrb	r3, [r3]
 419:Generated_Source\PSoC5/cyPm.c **** 
 420:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 421:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 705              		.loc 1 421 0
 706 01d0 AB23     		movs	r3, #171
 707 01d2 FB82     		strh	r3, [r7, #22]	@ movhi
 708 01d4 29E0     		b	.L46
 709              	.L49:
 422:Generated_Source\PSoC5/cyPm.c ****         {
 423:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 710              		.loc 1 423 0
 711 01d6 0120     		movs	r0, #1
 712 01d8 FFF7FEFF 		bl	CyDelayUs
 424:Generated_Source\PSoC5/cyPm.c **** 
 425:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 426:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 713              		.loc 1 426 0
 714 01dc 104B     		ldr	r3, .L55+32
 715 01de 1B78     		ldrb	r3, [r3]
 716 01e0 DBB2     		uxtb	r3, r3
 717 01e2 03F00103 		and	r3, r3, #1
 718 01e6 002B     		cmp	r3, #0
 719 01e8 1CD0     		beq	.L47
 427:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 720              		.loc 1 427 0 discriminator 1
 721 01ea 0D4B     		ldr	r3, .L55+32
 722 01ec 1B78     		ldrb	r3, [r3]
 723 01ee DBB2     		uxtb	r3, r3
 724 01f0 03F00103 		and	r3, r3, #1
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 725              		.loc 1 426 0 discriminator 1
 726 01f4 002B     		cmp	r3, #0
 727 01f6 15D0     		beq	.L47
 428:Generated_Source\PSoC5/cyPm.c ****             {
 429:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 728              		.loc 1 429 0
 729 01f8 0023     		movs	r3, #0
 730 01fa 3B61     		str	r3, [r7, #16]
 430:Generated_Source\PSoC5/cyPm.c ****                 break;
 731              		.loc 1 430 0
 732 01fc 00BF     		nop
 733 01fe 17E0     		b	.L45
 734              	.L56:
 735              		.align	2
 736              	.L55:
 737 0200 08000000 		.word	.LC0
 738 0204 30000000 		.word	cyPmClockBackup
 739 0208 00420040 		.word	1073758720
 740 020c 00000000 		.word	cyPmImoFreqReg2Mhz
 741 0210 0B400040 		.word	1073758219
 742 0214 10420040 		.word	1073758736
 743 0218 04400040 		.word	1073758212
 744 021c A0430040 		.word	1073759136
 745 0220 25420040 		.word	1073758757
 746              	.L47:
 421:Generated_Source\PSoC5/cyPm.c ****         {
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 22


 747              		.loc 1 421 0 discriminator 2
 748 0224 FB8A     		ldrh	r3, [r7, #22]
 749 0226 013B     		subs	r3, r3, #1
 750 0228 FB82     		strh	r3, [r7, #22]	@ movhi
 751              	.L46:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 752              		.loc 1 421 0 is_stmt 0 discriminator 1
 753 022a FB8A     		ldrh	r3, [r7, #22]
 754 022c 002B     		cmp	r3, #0
 755 022e D2D1     		bne	.L49
 756              	.L45:
 431:Generated_Source\PSoC5/cyPm.c ****             }
 432:Generated_Source\PSoC5/cyPm.c ****         }
 433:Generated_Source\PSoC5/cyPm.c **** 
 434:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 435:Generated_Source\PSoC5/cyPm.c ****         {
 436:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 437:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 438:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 439:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 440:Generated_Source\PSoC5/cyPm.c **** 
 441:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 442:Generated_Source\PSoC5/cyPm.c **** 
 443:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 444:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 445:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 446:Generated_Source\PSoC5/cyPm.c ****         }
 447:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 448:Generated_Source\PSoC5/cyPm.c **** 
 449:Generated_Source\PSoC5/cyPm.c **** 
 450:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 451:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 757              		.loc 1 451 0 is_stmt 1
 758 0230 2B4B     		ldr	r3, .L57
 759 0232 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 760 0234 002B     		cmp	r3, #0
 761 0236 03D0     		beq	.L50
 452:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 762              		.loc 1 452 0 discriminator 1
 763 0238 294B     		ldr	r3, .L57
 764 023a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 451:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 765              		.loc 1 451 0 discriminator 1
 766 023c 012B     		cmp	r3, #1
 767 023e 10D1     		bne	.L51
 768              	.L50:
 453:Generated_Source\PSoC5/cyPm.c ****     {
 454:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 455:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 769              		.loc 1 455 0
 770 0240 284B     		ldr	r3, .L57+4
 771 0242 1B78     		ldrb	r3, [r3]
 772 0244 DAB2     		uxtb	r2, r3
 773 0246 264B     		ldr	r3, .L57
 774 0248 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 775 024a 9A42     		cmp	r2, r3
 776 024c 04D0     		beq	.L52
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 23


 456:Generated_Source\PSoC5/cyPm.c ****         {
 457:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 777              		.loc 1 457 0
 778 024e 244B     		ldr	r3, .L57
 779 0250 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 780 0252 1846     		mov	r0, r3
 781 0254 FFF7FEFF 		bl	CyMasterClk_SetDivider
 782              	.L52:
 458:Generated_Source\PSoC5/cyPm.c ****         }
 459:Generated_Source\PSoC5/cyPm.c **** 
 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 461:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 783              		.loc 1 461 0
 784 0258 214B     		ldr	r3, .L57
 785 025a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 786 025c 1846     		mov	r0, r3
 787 025e FFF7FEFF 		bl	CyMasterClk_SetSource
 788              	.L51:
 462:Generated_Source\PSoC5/cyPm.c ****     }
 463:Generated_Source\PSoC5/cyPm.c **** 
 464:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 465:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 789              		.loc 1 465 0
 790 0262 1F4B     		ldr	r3, .L57
 791 0264 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 792 0266 002B     		cmp	r3, #0
 793 0268 09D1     		bne	.L53
 466:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 794              		.loc 1 466 0 discriminator 1
 795 026a 1F4B     		ldr	r3, .L57+8
 796 026c 1B78     		ldrb	r3, [r3]
 797 026e DBB2     		uxtb	r3, r3
 798 0270 03F01003 		and	r3, r3, #16
 799 0274 DBB2     		uxtb	r3, r3
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 800              		.loc 1 465 0 discriminator 1
 801 0276 002B     		cmp	r3, #0
 802 0278 01D0     		beq	.L53
 467:Generated_Source\PSoC5/cyPm.c ****     {
 468:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 803              		.loc 1 468 0
 804 027a FFF7FEFF 		bl	CyIMO_Stop
 805              	.L53:
 469:Generated_Source\PSoC5/cyPm.c ****     }
 470:Generated_Source\PSoC5/cyPm.c **** 
 471:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 806              		.loc 1 472 0
 807 027e 1B4B     		ldr	r3, .L57+12
 808 0280 1B78     		ldrb	r3, [r3]
 809 0282 DBB2     		uxtb	r3, r3
 810 0284 9BB2     		uxth	r3, r3
 811 0286 1B02     		lsls	r3, r3, #8
 812 0288 FB81     		strh	r3, [r7, #14]	@ movhi
 473:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 813              		.loc 1 473 0
 814 028a 194B     		ldr	r3, .L57+16
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 24


 815 028c 1B78     		ldrb	r3, [r3]
 816 028e DBB2     		uxtb	r3, r3
 817 0290 9AB2     		uxth	r2, r3
 818 0292 FB89     		ldrh	r3, [r7, #14]	@ movhi
 819 0294 1343     		orrs	r3, r3, r2
 820 0296 FB81     		strh	r3, [r7, #14]	@ movhi
 474:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 821              		.loc 1 474 0
 822 0298 114B     		ldr	r3, .L57
 823 029a 9B89     		ldrh	r3, [r3, #12]
 824 029c FA89     		ldrh	r2, [r7, #14]
 825 029e 9A42     		cmp	r2, r3
 826 02a0 04D0     		beq	.L54
 475:Generated_Source\PSoC5/cyPm.c ****     {
 476:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 827              		.loc 1 476 0
 828 02a2 0F4B     		ldr	r3, .L57
 829 02a4 9B89     		ldrh	r3, [r3, #12]
 830 02a6 1846     		mov	r0, r3
 831 02a8 FFF7FEFF 		bl	CyBusClk_SetDivider
 832              	.L54:
 477:Generated_Source\PSoC5/cyPm.c ****     }
 478:Generated_Source\PSoC5/cyPm.c **** 
 479:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 480:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 833              		.loc 1 480 0
 834 02ac 114B     		ldr	r3, .L57+20
 835 02ae 114A     		ldr	r2, .L57+20
 836 02b0 1278     		ldrb	r2, [r2]
 837 02b2 D2B2     		uxtb	r2, r2
 838 02b4 D2B2     		uxtb	r2, r2
 839 02b6 02F03F02 		and	r2, r2, #63
 840 02ba D1B2     		uxtb	r1, r2
 481:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 841              		.loc 1 481 0
 842 02bc 084A     		ldr	r2, .L57
 843 02be 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 844              		.loc 1 480 0
 845 02c0 D2B2     		uxtb	r2, r2
 846 02c2 0A43     		orrs	r2, r2, r1
 847 02c4 D2B2     		uxtb	r2, r2
 848 02c6 D2B2     		uxtb	r2, r2
 849 02c8 1A70     		strb	r2, [r3]
 482:Generated_Source\PSoC5/cyPm.c **** 
 483:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 850              		.loc 1 484 0
 851 02ca 0B4B     		ldr	r3, .L57+24
 852 02cc 044A     		ldr	r2, .L57
 853 02ce 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 854 02d0 1A70     		strb	r2, [r3]
 485:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 855              		.loc 1 485 0
 856 02d2 0A4B     		ldr	r3, .L57+28
 857 02d4 024A     		ldr	r2, .L57
 858 02d6 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 25


 859 02d8 1A70     		strb	r2, [r3]
 486:Generated_Source\PSoC5/cyPm.c **** }
 860              		.loc 1 486 0
 861 02da 1837     		adds	r7, r7, #24
 862              		.cfi_def_cfa_offset 8
 863 02dc BD46     		mov	sp, r7
 864              		.cfi_def_cfa_register 13
 865              		@ sp needed
 866 02de 80BD     		pop	{r7, pc}
 867              	.L58:
 868              		.align	2
 869              	.L57:
 870 02e0 30000000 		.word	cyPmClockBackup
 871 02e4 04400040 		.word	1073758212
 872 02e8 A0430040 		.word	1073759136
 873 02ec 07400040 		.word	1073758215
 874 02f0 06400040 		.word	1073758214
 875 02f4 00480040 		.word	1073760256
 876 02f8 A1430040 		.word	1073759137
 877 02fc A2430040 		.word	1073759138
 878              		.cfi_endproc
 879              	.LFE1:
 880              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 881              		.section	.text.CyPmAltAct,"ax",%progbits
 882              		.align	2
 883              		.global	CyPmAltAct
 884              		.thumb
 885              		.thumb_func
 886              		.type	CyPmAltAct, %function
 887              	CyPmAltAct:
 888              	.LFB2:
 487:Generated_Source\PSoC5/cyPm.c **** 
 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 490:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 491:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 492:Generated_Source\PSoC5/cyPm.c **** *
 493:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 494:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 495:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 496:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 497:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 498:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 499:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 500:Generated_Source\PSoC5/cyPm.c **** *
 501:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 502:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 503:Generated_Source\PSoC5/cyPm.c **** *
 504:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 505:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 506:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 507:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 508:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 509:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 510:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 511:Generated_Source\PSoC5/cyPm.c **** *  Active state.
 512:Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 26


 513:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 514:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 515:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 516:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 517:Generated_Source\PSoC5/cyPm.c **** *
 518:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 519:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 520:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 521:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 522:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 523:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 526:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 527:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 528:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 529:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 530:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 531:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 532:Generated_Source\PSoC5/cyPm.c **** *
 533:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 534:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 535:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 536:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 537:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 538:Generated_Source\PSoC5/cyPm.c **** *
 539:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 540:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 541:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 542:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 543:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 544:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 545:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 546:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 547:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 548:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 549:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 550:Generated_Source\PSoC5/cyPm.c **** *
 551:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 552:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 553:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 554:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 555:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 556:Generated_Source\PSoC5/cyPm.c **** *
 557:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime: Specifies a timer wakeup source and the frequency of that
 558:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 559:Generated_Source\PSoC5/cyPm.c **** *
 560:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 562:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 563:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 564:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 565:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 566:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 567:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 568:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 569:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 27


 570:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 571:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 573:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 574:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 576:Generated_Source\PSoC5/cyPm.c **** *
 577:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 578:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 579:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 580:Generated_Source\PSoC5/cyPm.c **** *
 581:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 582:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 583:Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 586:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 587:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 588:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 589:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 590:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 591:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 592:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 593:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 600:Generated_Source\PSoC5/cyPm.c **** *
 601:Generated_Source\PSoC5/cyPm.c **** *  \param *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 602:Generated_Source\PSoC5/cyPm.c **** *  \param **Note: CTW and One PPS wakeup signals are in the same mask bit.
 603:Generated_Source\PSoC5/cyPm.c **** *
 604:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 605:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 606:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 607:Generated_Source\PSoC5/cyPm.c **** *  \param MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 610:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 611:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 612:Generated_Source\PSoC5/cyPm.c **** *  information.
 613:Generated_Source\PSoC5/cyPm.c **** *
 614:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 615:Generated_Source\PSoC5/cyPm.c **** *  No
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
 618:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 619:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 620:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 621:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 622:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 623:Generated_Source\PSoC5/cyPm.c **** *
 624:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 625:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 626:Generated_Source\PSoC5/cyPm.c **** {
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 28


 889              		.loc 1 626 0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 8
 892              		@ frame_needed = 1, uses_anonymous_args = 0
 893 0000 80B5     		push	{r7, lr}
 894              		.cfi_def_cfa_offset 8
 895              		.cfi_offset 7, -8
 896              		.cfi_offset 14, -4
 897 0002 82B0     		sub	sp, sp, #8
 898              		.cfi_def_cfa_offset 16
 899 0004 00AF     		add	r7, sp, #0
 900              		.cfi_def_cfa_register 7
 901 0006 0346     		mov	r3, r0
 902 0008 0A46     		mov	r2, r1
 903 000a FB80     		strh	r3, [r7, #6]	@ movhi
 904 000c 1346     		mov	r3, r2	@ movhi
 905 000e BB80     		strh	r3, [r7, #4]	@ movhi
 627:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 628:Generated_Source\PSoC5/cyPm.c **** 
 629:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 630:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 906              		.loc 1 630 0
 907 0010 FB88     		ldrh	r3, [r7, #6]
 908 0012 002B     		cmp	r3, #0
 909 0014 02D0     		beq	.L61
 910              		.loc 1 630 0 is_stmt 0 discriminator 1
 911 0016 0020     		movs	r0, #0
 912 0018 FFF7FEFF 		bl	CyHalt
 913              	.L61:
 631:Generated_Source\PSoC5/cyPm.c **** 
 632:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 633:Generated_Source\PSoC5/cyPm.c ****         {
 634:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 635:Generated_Source\PSoC5/cyPm.c ****         }
 636:Generated_Source\PSoC5/cyPm.c **** 
 637:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 638:Generated_Source\PSoC5/cyPm.c **** 
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 641:Generated_Source\PSoC5/cyPm.c **** 
 642:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 643:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 646:Generated_Source\PSoC5/cyPm.c **** 
 647:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 648:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 649:Generated_Source\PSoC5/cyPm.c ****         }
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 652:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 653:Generated_Source\PSoC5/cyPm.c ****         {
 654:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 655:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 656:Generated_Source\PSoC5/cyPm.c **** 
 657:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 658:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 29


 659:Generated_Source\PSoC5/cyPm.c ****         }
 660:Generated_Source\PSoC5/cyPm.c **** 
 661:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 662:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 663:Generated_Source\PSoC5/cyPm.c ****         {
 664:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 665:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 666:Generated_Source\PSoC5/cyPm.c **** 
 667:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 669:Generated_Source\PSoC5/cyPm.c ****         }
 670:Generated_Source\PSoC5/cyPm.c **** 
 671:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 672:Generated_Source\PSoC5/cyPm.c **** 
 673:Generated_Source\PSoC5/cyPm.c **** 
 674:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 675:Generated_Source\PSoC5/cyPm.c **** 
 676:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 677:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 914              		.loc 1 677 0 is_stmt 1
 915 001c 214B     		ldr	r3, .L62
 916 001e 1B78     		ldrb	r3, [r3]
 917 0020 DAB2     		uxtb	r2, r3
 918 0022 214B     		ldr	r3, .L62+4
 919 0024 1A71     		strb	r2, [r3, #4]
 678:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 920              		.loc 1 678 0
 921 0026 1F4A     		ldr	r2, .L62
 922 0028 BB88     		ldrh	r3, [r7, #4]
 923 002a 1B09     		lsrs	r3, r3, #4
 924 002c 9BB2     		uxth	r3, r3
 925 002e DBB2     		uxtb	r3, r3
 926 0030 1370     		strb	r3, [r2]
 679:Generated_Source\PSoC5/cyPm.c **** 
 680:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 681:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 927              		.loc 1 681 0
 928 0032 1E4B     		ldr	r3, .L62+8
 929 0034 1B78     		ldrb	r3, [r3]
 930 0036 DAB2     		uxtb	r2, r3
 931 0038 1B4B     		ldr	r3, .L62+4
 932 003a 5A71     		strb	r2, [r3, #5]
 682:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 933              		.loc 1 682 0
 934 003c 1B4A     		ldr	r2, .L62+8
 935 003e BB88     		ldrh	r3, [r7, #4]	@ movhi
 936 0040 DBB2     		uxtb	r3, r3
 937 0042 03F00F03 		and	r3, r3, #15
 938 0046 DBB2     		uxtb	r3, r3
 939 0048 1370     		strb	r3, [r2]
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 685:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 940              		.loc 1 685 0
 941 004a 194B     		ldr	r3, .L62+12
 942 004c 1B78     		ldrb	r3, [r3]
 943 004e DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 30


 944 0050 154B     		ldr	r3, .L62+4
 945 0052 9A71     		strb	r2, [r3, #6]
 686:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 946              		.loc 1 686 0
 947 0054 164A     		ldr	r2, .L62+12
 948 0056 BB88     		ldrh	r3, [r7, #4]
 949 0058 1B0B     		lsrs	r3, r3, #12
 950 005a 9BB2     		uxth	r3, r3
 951 005c DBB2     		uxtb	r3, r3
 952 005e 03F00103 		and	r3, r3, #1
 953 0062 DBB2     		uxtb	r3, r3
 954 0064 1370     		strb	r3, [r2]
 687:Generated_Source\PSoC5/cyPm.c **** 
 688:Generated_Source\PSoC5/cyPm.c **** 
 689:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 690:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 955              		.loc 1 690 0
 956 0066 134A     		ldr	r2, .L62+16
 957 0068 124B     		ldr	r3, .L62+16
 958 006a 1B78     		ldrb	r3, [r3]
 959 006c DBB2     		uxtb	r3, r3
 960 006e 23F00703 		bic	r3, r3, #7
 961 0072 DBB2     		uxtb	r3, r3
 962 0074 43F00103 		orr	r3, r3, #1
 963 0078 DBB2     		uxtb	r3, r3
 964 007a 1370     		strb	r3, [r2]
 691:Generated_Source\PSoC5/cyPm.c **** 
 692:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 693:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 965              		.loc 1 693 0
 966 007c 0D4B     		ldr	r3, .L62+16
 967 007e 1B78     		ldrb	r3, [r3]
 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 968              		.loc 1 696 0
 969              	@ 696 "Generated_Source\PSoC5\cyPm.c" 1
 970 0080 00BF     		NOP
 971              	
 972              	@ 0 "" 2
 697:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 973              		.loc 1 697 0
 974              	@ 697 "Generated_Source\PSoC5\cyPm.c" 1
 975 0082 00BF     		NOP
 976              	
 977              	@ 0 "" 2
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 700:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 978              		.loc 1 700 0
 979              	@ 700 "Generated_Source\PSoC5\cyPm.c" 1
 980 0084 30BF     		WFI 
 981              	
 982              	@ 0 "" 2
 701:Generated_Source\PSoC5/cyPm.c **** 
 702:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 703:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 31


 704:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 983              		.loc 1 705 0
 984              		.thumb
 985 0086 074B     		ldr	r3, .L62
 986 0088 074A     		ldr	r2, .L62+4
 987 008a 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 988 008c 1A70     		strb	r2, [r3]
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 989              		.loc 1 706 0
 990 008e 074B     		ldr	r3, .L62+8
 991 0090 054A     		ldr	r2, .L62+4
 992 0092 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 993 0094 1A70     		strb	r2, [r3]
 707:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 994              		.loc 1 707 0
 995 0096 064B     		ldr	r3, .L62+12
 996 0098 034A     		ldr	r2, .L62+4
 997 009a 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 998 009c 1A70     		strb	r2, [r3]
 708:Generated_Source\PSoC5/cyPm.c **** }
 999              		.loc 1 708 0
 1000 009e 0837     		adds	r7, r7, #8
 1001              		.cfi_def_cfa_offset 8
 1002 00a0 BD46     		mov	sp, r7
 1003              		.cfi_def_cfa_register 13
 1004              		@ sp needed
 1005 00a2 80BD     		pop	{r7, pc}
 1006              	.L63:
 1007              		.align	2
 1008              	.L62:
 1009 00a4 98430040 		.word	1073759128
 1010 00a8 00000000 		.word	cyPmBackup
 1011 00ac 99430040 		.word	1073759129
 1012 00b0 9A430040 		.word	1073759130
 1013 00b4 93430040 		.word	1073759123
 1014              		.cfi_endproc
 1015              	.LFE2:
 1016              		.size	CyPmAltAct, .-CyPmAltAct
 1017              		.section	.text.CyPmSleep,"ax",%progbits
 1018              		.align	2
 1019              		.global	CyPmSleep
 1020              		.thumb
 1021              		.thumb_func
 1022              		.type	CyPmSleep, %function
 1023              	CyPmSleep:
 1024              	.LFB3:
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c **** 
 711:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 712:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 713:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 714:Generated_Source\PSoC5/cyPm.c **** *
 715:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 716:Generated_Source\PSoC5/cyPm.c **** *
 717:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 718:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 32


 719:Generated_Source\PSoC5/cyPm.c **** *
 720:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 721:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 722:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 723:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 724:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 727:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 728:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 729:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 730:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 731:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 732:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 733:Generated_Source\PSoC5/cyPm.c **** *
 734:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 735:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 736:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 737:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 738:Generated_Source\PSoC5/cyPm.c **** *
 739:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 740:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 741:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 742:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 743:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 744:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 747:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 748:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 749:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 750:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 751:Generated_Source\PSoC5/cyPm.c **** *
 752:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime:      Specifies a timer wakeup source and the frequency of that
 753:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 754:Generated_Source\PSoC5/cyPm.c **** *
 755:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 756:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 757:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 758:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 759:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 760:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 761:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 762:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 763:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 764:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 765:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 766:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 767:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 768:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 769:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 770:Generated_Source\PSoC5/cyPm.c **** *
 771:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 772:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 773:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 774:Generated_Source\PSoC5/cyPm.c **** *
 775:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 33


 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 783:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 784:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 785:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 786:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 787:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 788:Generated_Source\PSoC5/cyPm.c **** *
 789:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 790:Generated_Source\PSoC5/cyPm.c **** *
 791:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 792:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 793:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 794:Generated_Source\PSoC5/cyPm.c **** *  \param value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 795:Generated_Source\PSoC5/cyPm.c **** *
 796:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 797:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 798:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 799:Generated_Source\PSoC5/cyPm.c **** *  information.
 800:Generated_Source\PSoC5/cyPm.c **** *
 801:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 802:Generated_Source\PSoC5/cyPm.c **** *  No
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 805:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 806:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 807:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 808:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 809:Generated_Source\PSoC5/cyPm.c **** *
 810:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 811:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 812:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 815:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 816:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 817:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 818:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 819:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 820:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 821:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 822:Generated_Source\PSoC5/cyPm.c **** *
 823:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 824:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 825:Generated_Source\PSoC5/cyPm.c **** {
 1025              		.loc 1 825 0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 16
 1028              		@ frame_needed = 1, uses_anonymous_args = 0
 1029 0000 80B5     		push	{r7, lr}
 1030              		.cfi_def_cfa_offset 8
 1031              		.cfi_offset 7, -8
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 34


 1032              		.cfi_offset 14, -4
 1033 0002 84B0     		sub	sp, sp, #16
 1034              		.cfi_def_cfa_offset 24
 1035 0004 00AF     		add	r7, sp, #0
 1036              		.cfi_def_cfa_register 7
 1037 0006 0346     		mov	r3, r0
 1038 0008 0A46     		mov	r2, r1
 1039 000a FB71     		strb	r3, [r7, #7]
 1040 000c 1346     		mov	r3, r2	@ movhi
 1041 000e BB80     		strh	r3, [r7, #4]	@ movhi
 826:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 827:Generated_Source\PSoC5/cyPm.c **** 
 828:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 829:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1042              		.loc 1 829 0
 1043 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 1044 0014 0346     		mov	r3, r0
 1045 0016 FB73     		strb	r3, [r7, #15]
 830:Generated_Source\PSoC5/cyPm.c **** 
 831:Generated_Source\PSoC5/cyPm.c **** 
 832:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 833:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 834:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 835:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 836:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 837:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 838:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1046              		.loc 1 838 0
 1047 0018 4E4B     		ldr	r3, .L74
 1048 001a 1B78     		ldrb	r3, [r3]
 1049 001c DBB2     		uxtb	r3, r3
 1050 001e 03F00803 		and	r3, r3, #8
 1051 0022 002B     		cmp	r3, #0
 1052 0024 0BD1     		bne	.L65
 839:Generated_Source\PSoC5/cyPm.c ****     {
 840:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 841:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1053              		.loc 1 841 0
 1054 0026 4C4A     		ldr	r2, .L74+4
 1055 0028 4B4B     		ldr	r3, .L74+4
 1056 002a 1B78     		ldrb	r3, [r3]
 1057 002c DBB2     		uxtb	r3, r3
 1058 002e 03F01F03 		and	r3, r3, #31
 1059 0032 DBB2     		uxtb	r3, r3
 1060 0034 1370     		strb	r3, [r2]
 842:Generated_Source\PSoC5/cyPm.c ****     }
 843:Generated_Source\PSoC5/cyPm.c ****     else
 844:Generated_Source\PSoC5/cyPm.c ****     {
 845:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 848:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 849:Generated_Source\PSoC5/cyPm.c **** 
 850:Generated_Source\PSoC5/cyPm.c ****         return;
 851:Generated_Source\PSoC5/cyPm.c ****     }
 852:Generated_Source\PSoC5/cyPm.c **** 
 853:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 35


 854:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 855:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 856:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 857:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 858:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 859:Generated_Source\PSoC5/cyPm.c ****     *
 860:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 861:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 862:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 863:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 864:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 865:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 866:Generated_Source\PSoC5/cyPm.c **** 
 867:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 868:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 869:Generated_Source\PSoC5/cyPm.c ****         {
 870:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 871:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 872:Generated_Source\PSoC5/cyPm.c ****         }
 873:Generated_Source\PSoC5/cyPm.c **** 
 874:Generated_Source\PSoC5/cyPm.c **** 
 875:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 876:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 877:Generated_Source\PSoC5/cyPm.c ****         {
 878:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 879:Generated_Source\PSoC5/cyPm.c ****             {
 880:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 881:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 882:Generated_Source\PSoC5/cyPm.c ****             }
 883:Generated_Source\PSoC5/cyPm.c ****             else
 884:Generated_Source\PSoC5/cyPm.c ****             {
 885:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 886:Generated_Source\PSoC5/cyPm.c ****                 {
 887:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 888:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 889:Generated_Source\PSoC5/cyPm.c ****                 }
 890:Generated_Source\PSoC5/cyPm.c ****                 else
 891:Generated_Source\PSoC5/cyPm.c ****                 {
 892:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 893:Generated_Source\PSoC5/cyPm.c ****                 }
 894:Generated_Source\PSoC5/cyPm.c ****             }
 895:Generated_Source\PSoC5/cyPm.c ****         }
 896:Generated_Source\PSoC5/cyPm.c **** 
 897:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 898:Generated_Source\PSoC5/cyPm.c **** 
 899:Generated_Source\PSoC5/cyPm.c **** 
 900:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 901:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 902:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 903:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 904:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 905:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 906:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 907:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 908:Generated_Source\PSoC5/cyPm.c **** 
 909:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 910:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 36


 1061              		.loc 1 910 0
 1062 0036 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1063 0038 002B     		cmp	r3, #0
 1064 003a 08D0     		beq	.L72
 1065 003c 04E0     		b	.L73
 1066              	.L65:
 848:Generated_Source\PSoC5/cyPm.c **** 
 1067              		.loc 1 848 0
 1068 003e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1069 0040 1846     		mov	r0, r3
 1070 0042 FFF7FEFF 		bl	CyExitCriticalSection
 850:Generated_Source\PSoC5/cyPm.c ****     }
 1071              		.loc 1 850 0
 1072 0046 81E0     		b	.L64
 1073              	.L73:
 1074              		.loc 1 910 0 discriminator 1
 1075 0048 0020     		movs	r0, #0
 1076 004a FFF7FEFF 		bl	CyHalt
 1077              	.L72:
 911:Generated_Source\PSoC5/cyPm.c **** 
 912:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 913:Generated_Source\PSoC5/cyPm.c ****         {
 914:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 915:Generated_Source\PSoC5/cyPm.c ****         }
 916:Generated_Source\PSoC5/cyPm.c **** 
 917:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 918:Generated_Source\PSoC5/cyPm.c **** 
 919:Generated_Source\PSoC5/cyPm.c **** 
 920:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1078              		.loc 1 920 0
 1079 004e FFF7FEFF 		bl	CyPmHibSlpSaveSet
 921:Generated_Source\PSoC5/cyPm.c **** 
 922:Generated_Source\PSoC5/cyPm.c **** 
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 926:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 927:Generated_Source\PSoC5/cyPm.c ****         {
 928:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 929:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 930:Generated_Source\PSoC5/cyPm.c **** 
 931:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 932:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 933:Generated_Source\PSoC5/cyPm.c ****         }
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 936:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 937:Generated_Source\PSoC5/cyPm.c ****         {
 938:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 939:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 942:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 943:Generated_Source\PSoC5/cyPm.c ****         }
 944:Generated_Source\PSoC5/cyPm.c **** 
 945:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 946:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 37


 947:Generated_Source\PSoC5/cyPm.c **** 
 948:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 949:Generated_Source\PSoC5/cyPm.c **** 
 950:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 951:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1080              		.loc 1 951 0
 1081 0052 424B     		ldr	r3, .L74+8
 1082 0054 1B78     		ldrb	r3, [r3]
 1083 0056 DAB2     		uxtb	r2, r3
 1084 0058 414B     		ldr	r3, .L74+12
 1085 005a 1A71     		strb	r2, [r3, #4]
 952:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1086              		.loc 1 952 0
 1087 005c 3F4A     		ldr	r2, .L74+8
 1088 005e BB88     		ldrh	r3, [r7, #4]
 1089 0060 1B09     		lsrs	r3, r3, #4
 1090 0062 9BB2     		uxth	r3, r3
 1091 0064 DBB2     		uxtb	r3, r3
 1092 0066 1370     		strb	r3, [r2]
 953:Generated_Source\PSoC5/cyPm.c **** 
 954:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 955:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1093              		.loc 1 955 0
 1094 0068 3E4B     		ldr	r3, .L74+16
 1095 006a 1B78     		ldrb	r3, [r3]
 1096 006c DAB2     		uxtb	r2, r3
 1097 006e 3C4B     		ldr	r3, .L74+12
 1098 0070 5A71     		strb	r2, [r3, #5]
 956:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1099              		.loc 1 956 0
 1100 0072 3C4A     		ldr	r2, .L74+16
 1101 0074 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1102 0076 DBB2     		uxtb	r3, r3
 1103 0078 03F00F03 		and	r3, r3, #15
 1104 007c DBB2     		uxtb	r3, r3
 1105 007e 1370     		strb	r3, [r2]
 957:Generated_Source\PSoC5/cyPm.c **** 
 958:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 959:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1106              		.loc 1 959 0
 1107 0080 394B     		ldr	r3, .L74+20
 1108 0082 1B78     		ldrb	r3, [r3]
 1109 0084 DAB2     		uxtb	r2, r3
 1110 0086 364B     		ldr	r3, .L74+12
 1111 0088 9A71     		strb	r2, [r3, #6]
 960:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1112              		.loc 1 960 0
 1113 008a 374A     		ldr	r2, .L74+20
 1114 008c BB88     		ldrh	r3, [r7, #4]
 1115 008e 1B0B     		lsrs	r3, r3, #12
 1116 0090 9BB2     		uxth	r3, r3
 1117 0092 DBB2     		uxtb	r3, r3
 1118 0094 03F00103 		and	r3, r3, #1
 1119 0098 DBB2     		uxtb	r3, r3
 1120 009a 1370     		strb	r3, [r2]
 961:Generated_Source\PSoC5/cyPm.c **** 
 962:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 38


 963:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 964:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 965:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 966:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 967:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 968:Generated_Source\PSoC5/cyPm.c **** 
 969:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 970:Generated_Source\PSoC5/cyPm.c **** 
 971:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 972:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 973:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 974:Generated_Source\PSoC5/cyPm.c **** 
 975:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 976:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1121              		.loc 1 976 0
 1122 009c 334B     		ldr	r3, .L74+24
 1123 009e 1B78     		ldrb	r3, [r3]
 1124 00a0 DBB2     		uxtb	r3, r3
 1125 00a2 03F00703 		and	r3, r3, #7
 1126 00a6 002B     		cmp	r3, #0
 1127 00a8 04D1     		bne	.L69
 977:Generated_Source\PSoC5/cyPm.c ****     {
 978:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 979:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1128              		.loc 1 979 0
 1129 00aa 2D4B     		ldr	r3, .L74+12
 1130 00ac 0122     		movs	r2, #1
 1131 00ae 83F82D20 		strb	r2, [r3, #45]
 1132 00b2 14E0     		b	.L70
 1133              	.L69:
 980:Generated_Source\PSoC5/cyPm.c ****     }
 981:Generated_Source\PSoC5/cyPm.c ****     else
 982:Generated_Source\PSoC5/cyPm.c ****     {
 983:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 984:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1134              		.loc 1 984 0
 1135 00b4 2A4B     		ldr	r3, .L74+12
 1136 00b6 0022     		movs	r2, #0
 1137 00b8 83F82D20 		strb	r2, [r3, #45]
 985:Generated_Source\PSoC5/cyPm.c **** 
 986:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 987:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1138              		.loc 1 987 0
 1139 00bc 2B4B     		ldr	r3, .L74+24
 1140 00be 1B78     		ldrb	r3, [r3]
 1141 00c0 DBB2     		uxtb	r3, r3
 1142 00c2 03F00703 		and	r3, r3, #7
 1143 00c6 DAB2     		uxtb	r2, r3
 1144 00c8 254B     		ldr	r3, .L74+12
 1145 00ca 83F82C20 		strb	r2, [r3, #44]
 988:Generated_Source\PSoC5/cyPm.c **** 
 989:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 990:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1146              		.loc 1 990 0
 1147 00ce 274A     		ldr	r2, .L74+24
 1148 00d0 264B     		ldr	r3, .L74+24
 1149 00d2 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 39


 1150 00d4 DBB2     		uxtb	r3, r3
 1151 00d6 23F00703 		bic	r3, r3, #7
 1152 00da DBB2     		uxtb	r3, r3
 1153 00dc 1370     		strb	r3, [r2]
 1154              	.L70:
 991:Generated_Source\PSoC5/cyPm.c ****     }
 992:Generated_Source\PSoC5/cyPm.c **** 
 993:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
 994:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1155              		.loc 1 994 0
 1156 00de 1D4A     		ldr	r2, .L74
 1157 00e0 1C4B     		ldr	r3, .L74
 1158 00e2 1B78     		ldrb	r3, [r3]
 1159 00e4 DBB2     		uxtb	r3, r3
 1160 00e6 23F00703 		bic	r3, r3, #7
 1161 00ea DBB2     		uxtb	r3, r3
 1162 00ec 43F00303 		orr	r3, r3, #3
 1163 00f0 DBB2     		uxtb	r3, r3
 1164 00f2 1370     		strb	r3, [r2]
 995:Generated_Source\PSoC5/cyPm.c **** 
 996:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 997:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1165              		.loc 1 997 0
 1166 00f4 174B     		ldr	r3, .L74
 1167 00f6 1B78     		ldrb	r3, [r3]
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1168              		.loc 1 1000 0
 1169              	@ 1000 "Generated_Source\PSoC5\cyPm.c" 1
 1170 00f8 00BF     		NOP
 1171              	
 1172              	@ 0 "" 2
1001:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1173              		.loc 1 1001 0
 1174              	@ 1001 "Generated_Source\PSoC5\cyPm.c" 1
 1175 00fa 00BF     		NOP
 1176              	
 1177              	@ 0 "" 2
1002:Generated_Source\PSoC5/cyPm.c **** 
1003:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1004:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1178              		.loc 1 1004 0
 1179              	@ 1004 "Generated_Source\PSoC5\cyPm.c" 1
 1180 00fc 30BF     		WFI 
 1181              	
 1182              	@ 0 "" 2
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1007:Generated_Source\PSoC5/cyPm.c **** 
1008:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1009:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1183              		.loc 1 1009 0
 1184              		.thumb
 1185 00fe 184B     		ldr	r3, .L74+12
 1186 0100 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1187 0104 012B     		cmp	r3, #1
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 40


 1188 0106 0FD0     		beq	.L71
1010:Generated_Source\PSoC5/cyPm.c ****     {
1011:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1189              		.loc 1 1011 0
 1190 0108 184B     		ldr	r3, .L74+24
 1191 010a 184A     		ldr	r2, .L74+24
 1192 010c 1278     		ldrb	r2, [r2]
 1193 010e D2B2     		uxtb	r2, r2
 1194 0110 D2B2     		uxtb	r2, r2
 1195 0112 22F00702 		bic	r2, r2, #7
 1196 0116 D1B2     		uxtb	r1, r2
1012:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1197              		.loc 1 1012 0
 1198 0118 114A     		ldr	r2, .L74+12
 1199 011a 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1200              		.loc 1 1011 0
 1201 011e D2B2     		uxtb	r2, r2
 1202 0120 0A43     		orrs	r2, r2, r1
 1203 0122 D2B2     		uxtb	r2, r2
 1204 0124 D2B2     		uxtb	r2, r2
 1205 0126 1A70     		strb	r2, [r3]
 1206              	.L71:
1013:Generated_Source\PSoC5/cyPm.c ****     }
1014:Generated_Source\PSoC5/cyPm.c **** 
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1017:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1018:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1019:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1020:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1021:Generated_Source\PSoC5/cyPm.c **** 
1022:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1023:Generated_Source\PSoC5/cyPm.c **** 
1024:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1025:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1026:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1029:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1207              		.loc 1 1029 0
 1208 0128 FFF7FEFF 		bl	CyPmHibSlpRestore
1030:Generated_Source\PSoC5/cyPm.c **** 
1031:Generated_Source\PSoC5/cyPm.c **** 
1032:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1033:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1036:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1037:Generated_Source\PSoC5/cyPm.c ****         {
1038:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1039:Generated_Source\PSoC5/cyPm.c ****             {
1040:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1041:Generated_Source\PSoC5/cyPm.c ****                 {
1042:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1043:Generated_Source\PSoC5/cyPm.c ****                 }
1044:Generated_Source\PSoC5/cyPm.c ****             }
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 41


1045:Generated_Source\PSoC5/cyPm.c ****         }
1046:Generated_Source\PSoC5/cyPm.c **** 
1047:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1048:Generated_Source\PSoC5/cyPm.c **** 
1049:Generated_Source\PSoC5/cyPm.c **** 
1050:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1209              		.loc 1 1051 0
 1210 012c 0B4B     		ldr	r3, .L74+8
 1211 012e 0C4A     		ldr	r2, .L74+12
 1212 0130 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1213 0132 1A70     		strb	r2, [r3]
1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1214              		.loc 1 1052 0
 1215 0134 0B4B     		ldr	r3, .L74+16
 1216 0136 0A4A     		ldr	r2, .L74+12
 1217 0138 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1218 013a 1A70     		strb	r2, [r3]
1053:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1219              		.loc 1 1053 0
 1220 013c 0A4B     		ldr	r3, .L74+20
 1221 013e 084A     		ldr	r2, .L74+12
 1222 0140 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1223 0142 1A70     		strb	r2, [r3]
1054:Generated_Source\PSoC5/cyPm.c **** 
1055:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1056:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1224              		.loc 1 1056 0
 1225 0144 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1226 0146 1846     		mov	r0, r3
 1227 0148 FFF7FEFF 		bl	CyExitCriticalSection
 1228              	.L64:
1057:Generated_Source\PSoC5/cyPm.c **** }
 1229              		.loc 1 1057 0
 1230 014c 1037     		adds	r7, r7, #16
 1231              		.cfi_def_cfa_offset 8
 1232 014e BD46     		mov	sp, r7
 1233              		.cfi_def_cfa_register 13
 1234              		@ sp needed
 1235 0150 80BD     		pop	{r7, pc}
 1236              	.L75:
 1237 0152 00BF     		.align	2
 1238              	.L74:
 1239 0154 93430040 		.word	1073759123
 1240 0158 83460040 		.word	1073759875
 1241 015c 98430040 		.word	1073759128
 1242 0160 00000000 		.word	cyPmBackup
 1243 0164 99430040 		.word	1073759129
 1244 0168 9A430040 		.word	1073759130
 1245 016c 00420040 		.word	1073758720
 1246              		.cfi_endproc
 1247              	.LFE3:
 1248              		.size	CyPmSleep, .-CyPmSleep
 1249              		.section	.text.CyPmHibernate,"ax",%progbits
 1250              		.align	2
 1251              		.global	CyPmHibernate
 1252              		.thumb
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 42


 1253              		.thumb_func
 1254              		.type	CyPmHibernate, %function
 1255              	CyPmHibernate:
 1256              	.LFB4:
1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1061:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1062:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1063:Generated_Source\PSoC5/cyPm.c **** *
1064:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1065:Generated_Source\PSoC5/cyPm.c **** *
1066:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1067:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1068:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1069:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1070:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1071:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1072:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1073:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1074:Generated_Source\PSoC5/cyPm.c **** *
1075:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1076:Generated_Source\PSoC5/cyPm.c **** *  No
1077:Generated_Source\PSoC5/cyPm.c **** *
1078:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1079:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1080:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1081:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1082:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1083:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1084:Generated_Source\PSoC5/cyPm.c **** *
1085:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1086:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1087:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1088:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1091:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1092:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1093:Generated_Source\PSoC5/cyPm.c **** *
1094:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1095:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1096:Generated_Source\PSoC5/cyPm.c **** {
 1257              		.loc 1 1096 0
 1258              		.cfi_startproc
 1259              		@ args = 0, pretend = 0, frame = 0
 1260              		@ frame_needed = 1, uses_anonymous_args = 0
 1261 0000 80B5     		push	{r7, lr}
 1262              		.cfi_def_cfa_offset 8
 1263              		.cfi_offset 7, -8
 1264              		.cfi_offset 14, -4
 1265 0002 00AF     		add	r7, sp, #0
 1266              		.cfi_def_cfa_register 7
1097:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1267              		.loc 1 1097 0
 1268 0004 4020     		movs	r0, #64
 1269 0006 FFF7FEFF 		bl	CyPmHibernateEx
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 43


1098:Generated_Source\PSoC5/cyPm.c **** }
 1270              		.loc 1 1098 0
 1271 000a 80BD     		pop	{r7, pc}
 1272              		.cfi_endproc
 1273              	.LFE4:
 1274              		.size	CyPmHibernate, .-CyPmHibernate
 1275              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1276              		.align	2
 1277              		.global	CyPmHibernateEx
 1278              		.thumb
 1279              		.thumb_func
 1280              		.type	CyPmHibernateEx, %function
 1281              	CyPmHibernateEx:
 1282              	.LFB5:
1099:Generated_Source\PSoC5/cyPm.c **** 
1100:Generated_Source\PSoC5/cyPm.c **** 
1101:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1102:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1103:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1104:Generated_Source\PSoC5/cyPm.c **** *
1105:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1106:Generated_Source\PSoC5/cyPm.c **** *
1107:Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1108:Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1109:Generated_Source\PSoC5/cyPm.c **** *
1110:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1111:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1112:Generated_Source\PSoC5/cyPm.c **** *
1113:Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1114:Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
1115:Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1116:Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1117:Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1118:Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1119:Generated_Source\PSoC5/cyPm.c **** *
1120:Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1121:Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1122:Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1123:Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1124:Generated_Source\PSoC5/cyPm.c **** *
1125:Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1126:Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1127:Generated_Source\PSoC5/cyPm.c **** *
1128:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupSource:
1129:Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1130:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1131:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1132:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1133:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1134:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1135:Generated_Source\PSoC5/cyPm.c **** *
1136:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1137:Generated_Source\PSoC5/cyPm.c **** *  No
1138:Generated_Source\PSoC5/cyPm.c **** *
1139:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1140:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1141:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 44


1142:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1143:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1144:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1145:Generated_Source\PSoC5/cyPm.c **** *
1146:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1147:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1148:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1149:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1150:Generated_Source\PSoC5/cyPm.c **** *
1151:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1152:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1153:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1154:Generated_Source\PSoC5/cyPm.c **** *
1155:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1156:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1157:Generated_Source\PSoC5/cyPm.c **** {
 1283              		.loc 1 1157 0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 16
 1286              		@ frame_needed = 1, uses_anonymous_args = 0
 1287 0000 80B5     		push	{r7, lr}
 1288              		.cfi_def_cfa_offset 8
 1289              		.cfi_offset 7, -8
 1290              		.cfi_offset 14, -4
 1291 0002 84B0     		sub	sp, sp, #16
 1292              		.cfi_def_cfa_offset 24
 1293 0004 00AF     		add	r7, sp, #0
 1294              		.cfi_def_cfa_register 7
 1295 0006 0346     		mov	r3, r0
 1296 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1158:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1159:Generated_Source\PSoC5/cyPm.c **** 
1160:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1161:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1297              		.loc 1 1161 0
 1298 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1299 000e 0346     		mov	r3, r0
 1300 0010 FB73     		strb	r3, [r7, #15]
1162:Generated_Source\PSoC5/cyPm.c **** 
1163:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1164:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1165:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1166:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1167:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1168:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1169:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1301              		.loc 1 1169 0
 1302 0012 4A4B     		ldr	r3, .L85
 1303 0014 1B78     		ldrb	r3, [r3]
 1304 0016 DBB2     		uxtb	r3, r3
 1305 0018 03F00803 		and	r3, r3, #8
 1306 001c 002B     		cmp	r3, #0
 1307 001e 33D1     		bne	.L78
1170:Generated_Source\PSoC5/cyPm.c ****         {
1171:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1172:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1308              		.loc 1 1172 0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 45


 1309 0020 474A     		ldr	r2, .L85+4
 1310 0022 474B     		ldr	r3, .L85+4
 1311 0024 1B78     		ldrb	r3, [r3]
 1312 0026 DBB2     		uxtb	r3, r3
 1313 0028 03F01F03 		and	r3, r3, #31
 1314 002c DBB2     		uxtb	r3, r3
 1315 002e 1370     		strb	r3, [r2]
1173:Generated_Source\PSoC5/cyPm.c ****         }
1174:Generated_Source\PSoC5/cyPm.c ****         else
1175:Generated_Source\PSoC5/cyPm.c ****         {
1176:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1177:Generated_Source\PSoC5/cyPm.c **** 
1178:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1179:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1180:Generated_Source\PSoC5/cyPm.c **** 
1181:Generated_Source\PSoC5/cyPm.c ****             return;
1182:Generated_Source\PSoC5/cyPm.c ****         }
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1316              		.loc 1 1184 0
 1317 0030 FFF7FEFF 		bl	CyPmHibSaveSet
1185:Generated_Source\PSoC5/cyPm.c **** 
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1188:Generated_Source\PSoC5/cyPm.c **** 
1189:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1190:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1318              		.loc 1 1190 0
 1319 0034 434B     		ldr	r3, .L85+8
 1320 0036 1B78     		ldrb	r3, [r3]
 1321 0038 DAB2     		uxtb	r2, r3
 1322 003a 434B     		ldr	r3, .L85+12
 1323 003c 1A71     		strb	r2, [r3, #4]
1191:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1324              		.loc 1 1191 0
 1325 003e 414A     		ldr	r2, .L85+8
 1326 0040 FB88     		ldrh	r3, [r7, #6]
 1327 0042 1B09     		lsrs	r3, r3, #4
 1328 0044 9BB2     		uxth	r3, r3
 1329 0046 DBB2     		uxtb	r3, r3
 1330 0048 03F00403 		and	r3, r3, #4
 1331 004c DBB2     		uxtb	r3, r3
 1332 004e 1370     		strb	r3, [r2]
1192:Generated_Source\PSoC5/cyPm.c **** 
1193:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1194:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1333              		.loc 1 1194 0
 1334 0050 3E4B     		ldr	r3, .L85+16
 1335 0052 1B78     		ldrb	r3, [r3]
 1336 0054 DAB2     		uxtb	r2, r3
 1337 0056 3C4B     		ldr	r3, .L85+12
 1338 0058 5A71     		strb	r2, [r3, #5]
1195:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1339              		.loc 1 1195 0
 1340 005a 3C4A     		ldr	r2, .L85+16
 1341 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 1342 005e DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 46


 1343 0060 03F00F03 		and	r3, r3, #15
 1344 0064 DBB2     		uxtb	r3, r3
 1345 0066 1370     		strb	r3, [r2]
1196:Generated_Source\PSoC5/cyPm.c **** 
1197:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1346              		.loc 1 1197 0
 1347 0068 394B     		ldr	r3, .L85+20
 1348 006a 1B78     		ldrb	r3, [r3]
 1349 006c DAB2     		uxtb	r2, r3
 1350 006e 364B     		ldr	r3, .L85+12
 1351 0070 9A71     		strb	r2, [r3, #6]
1198:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1352              		.loc 1 1198 0
 1353 0072 374B     		ldr	r3, .L85+20
 1354 0074 0022     		movs	r2, #0
 1355 0076 1A70     		strb	r2, [r3]
1199:Generated_Source\PSoC5/cyPm.c **** 
1200:Generated_Source\PSoC5/cyPm.c **** 
1201:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1202:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1356              		.loc 1 1202 0
 1357 0078 364B     		ldr	r3, .L85+24
 1358 007a 1B78     		ldrb	r3, [r3]
 1359 007c DBB2     		uxtb	r3, r3
 1360 007e 03F00703 		and	r3, r3, #7
 1361 0082 002B     		cmp	r3, #0
 1362 0084 0AD1     		bne	.L81
 1363 0086 04E0     		b	.L84
 1364              	.L78:
1179:Generated_Source\PSoC5/cyPm.c **** 
 1365              		.loc 1 1179 0
 1366 0088 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1367 008a 1846     		mov	r0, r3
 1368 008c FFF7FEFF 		bl	CyExitCriticalSection
1181:Generated_Source\PSoC5/cyPm.c ****         }
 1369              		.loc 1 1181 0
 1370 0090 50E0     		b	.L77
 1371              	.L84:
1203:Generated_Source\PSoC5/cyPm.c ****     {
1204:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1205:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1372              		.loc 1 1205 0
 1373 0092 2D4B     		ldr	r3, .L85+12
 1374 0094 0122     		movs	r2, #1
 1375 0096 83F82D20 		strb	r2, [r3, #45]
 1376 009a 14E0     		b	.L82
 1377              	.L81:
1206:Generated_Source\PSoC5/cyPm.c ****     }
1207:Generated_Source\PSoC5/cyPm.c ****     else
1208:Generated_Source\PSoC5/cyPm.c ****     {
1209:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1210:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1378              		.loc 1 1210 0
 1379 009c 2A4B     		ldr	r3, .L85+12
 1380 009e 0022     		movs	r2, #0
 1381 00a0 83F82D20 		strb	r2, [r3, #45]
1211:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 47


1212:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1213:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1382              		.loc 1 1213 0
 1383 00a4 2B4B     		ldr	r3, .L85+24
 1384 00a6 1B78     		ldrb	r3, [r3]
 1385 00a8 DBB2     		uxtb	r3, r3
 1386 00aa 03F00703 		and	r3, r3, #7
 1387 00ae DAB2     		uxtb	r2, r3
 1388 00b0 254B     		ldr	r3, .L85+12
 1389 00b2 83F82C20 		strb	r2, [r3, #44]
1214:Generated_Source\PSoC5/cyPm.c **** 
1215:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1216:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1390              		.loc 1 1216 0
 1391 00b6 274A     		ldr	r2, .L85+24
 1392 00b8 264B     		ldr	r3, .L85+24
 1393 00ba 1B78     		ldrb	r3, [r3]
 1394 00bc DBB2     		uxtb	r3, r3
 1395 00be 23F00703 		bic	r3, r3, #7
 1396 00c2 DBB2     		uxtb	r3, r3
 1397 00c4 1370     		strb	r3, [r2]
 1398              	.L82:
1217:Generated_Source\PSoC5/cyPm.c ****     }
1218:Generated_Source\PSoC5/cyPm.c **** 
1219:Generated_Source\PSoC5/cyPm.c **** 
1220:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1221:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1399              		.loc 1 1221 0
 1400 00c6 1D4A     		ldr	r2, .L85
 1401 00c8 1C4B     		ldr	r3, .L85
 1402 00ca 1B78     		ldrb	r3, [r3]
 1403 00cc DBB2     		uxtb	r3, r3
 1404 00ce 23F00703 		bic	r3, r3, #7
 1405 00d2 DBB2     		uxtb	r3, r3
 1406 00d4 43F00403 		orr	r3, r3, #4
 1407 00d8 DBB2     		uxtb	r3, r3
 1408 00da 1370     		strb	r3, [r2]
1222:Generated_Source\PSoC5/cyPm.c **** 
1223:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1224:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1409              		.loc 1 1224 0
 1410 00dc 174B     		ldr	r3, .L85
 1411 00de 1B78     		ldrb	r3, [r3]
1225:Generated_Source\PSoC5/cyPm.c **** 
1226:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1412              		.loc 1 1227 0
 1413              	@ 1227 "Generated_Source\PSoC5\cyPm.c" 1
 1414 00e0 00BF     		NOP
 1415              	
 1416              	@ 0 "" 2
1228:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1417              		.loc 1 1228 0
 1418              	@ 1228 "Generated_Source\PSoC5\cyPm.c" 1
 1419 00e2 00BF     		NOP
 1420              	
 1421              	@ 0 "" 2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 48


1229:Generated_Source\PSoC5/cyPm.c **** 
1230:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1231:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1422              		.loc 1 1231 0
 1423              	@ 1231 "Generated_Source\PSoC5\cyPm.c" 1
 1424 00e4 30BF     		WFI 
 1425              	
 1426              	@ 0 "" 2
1232:Generated_Source\PSoC5/cyPm.c **** 
1233:Generated_Source\PSoC5/cyPm.c **** 
1234:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1235:Generated_Source\PSoC5/cyPm.c **** 
1236:Generated_Source\PSoC5/cyPm.c **** 
1237:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1238:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1427              		.loc 1 1238 0
 1428              		.thumb
 1429 00e6 184B     		ldr	r3, .L85+12
 1430 00e8 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1431 00ec 012B     		cmp	r3, #1
 1432 00ee 0FD0     		beq	.L83
1239:Generated_Source\PSoC5/cyPm.c ****     {
1240:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1433              		.loc 1 1240 0
 1434 00f0 184B     		ldr	r3, .L85+24
 1435 00f2 184A     		ldr	r2, .L85+24
 1436 00f4 1278     		ldrb	r2, [r2]
 1437 00f6 D2B2     		uxtb	r2, r2
 1438 00f8 D2B2     		uxtb	r2, r2
 1439 00fa 22F00702 		bic	r2, r2, #7
 1440 00fe D1B2     		uxtb	r1, r2
1241:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1441              		.loc 1 1241 0
 1442 0100 114A     		ldr	r2, .L85+12
 1443 0102 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1444              		.loc 1 1240 0
 1445 0106 D2B2     		uxtb	r2, r2
 1446 0108 0A43     		orrs	r2, r2, r1
 1447 010a D2B2     		uxtb	r2, r2
 1448 010c D2B2     		uxtb	r2, r2
 1449 010e 1A70     		strb	r2, [r3]
 1450              	.L83:
1242:Generated_Source\PSoC5/cyPm.c ****     }
1243:Generated_Source\PSoC5/cyPm.c **** 
1244:Generated_Source\PSoC5/cyPm.c **** 
1245:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1246:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1451              		.loc 1 1246 0
 1452 0110 FFF7FEFF 		bl	CyPmHibRestore
1247:Generated_Source\PSoC5/cyPm.c **** 
1248:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1453              		.loc 1 1249 0
 1454 0114 0B4B     		ldr	r3, .L85+8
 1455 0116 0C4A     		ldr	r2, .L85+12
 1456 0118 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 49


 1457 011a 1A70     		strb	r2, [r3]
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1458              		.loc 1 1250 0
 1459 011c 0B4B     		ldr	r3, .L85+16
 1460 011e 0A4A     		ldr	r2, .L85+12
 1461 0120 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1462 0122 1A70     		strb	r2, [r3]
1251:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1463              		.loc 1 1251 0
 1464 0124 0A4B     		ldr	r3, .L85+20
 1465 0126 084A     		ldr	r2, .L85+12
 1466 0128 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1467 012a 1A70     		strb	r2, [r3]
1252:Generated_Source\PSoC5/cyPm.c **** 
1253:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1254:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1468              		.loc 1 1254 0
 1469 012c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1470 012e 1846     		mov	r0, r3
 1471 0130 FFF7FEFF 		bl	CyExitCriticalSection
 1472              	.L77:
1255:Generated_Source\PSoC5/cyPm.c **** }
 1473              		.loc 1 1255 0
 1474 0134 1037     		adds	r7, r7, #16
 1475              		.cfi_def_cfa_offset 8
 1476 0136 BD46     		mov	sp, r7
 1477              		.cfi_def_cfa_register 13
 1478              		@ sp needed
 1479 0138 80BD     		pop	{r7, pc}
 1480              	.L86:
 1481 013a 00BF     		.align	2
 1482              	.L85:
 1483 013c 93430040 		.word	1073759123
 1484 0140 83460040 		.word	1073759875
 1485 0144 98430040 		.word	1073759128
 1486 0148 00000000 		.word	cyPmBackup
 1487 014c 99430040 		.word	1073759129
 1488 0150 9A430040 		.word	1073759130
 1489 0154 00420040 		.word	1073758720
 1490              		.cfi_endproc
 1491              	.LFE5:
 1492              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1493              		.section	.text.CyPmReadStatus,"ax",%progbits
 1494              		.align	2
 1495              		.global	CyPmReadStatus
 1496              		.thumb
 1497              		.thumb_func
 1498              		.type	CyPmReadStatus, %function
 1499              	CyPmReadStatus:
 1500              	.LFB6:
1256:Generated_Source\PSoC5/cyPm.c **** 
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1259:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1260:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1261:Generated_Source\PSoC5/cyPm.c **** *
1262:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 50


1263:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1264:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1265:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1266:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1267:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1268:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1269:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1270:Generated_Source\PSoC5/cyPm.c **** *
1271:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1272:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1273:Generated_Source\PSoC5/cyPm.c **** *
1274:Generated_Source\PSoC5/cyPm.c **** *  \param mask: Bits in the shadow register to clear.
1275:Generated_Source\PSoC5/cyPm.c **** *
1276:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1277:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1278:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1279:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * \return
1282:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1286:Generated_Source\PSoC5/cyPm.c **** {
 1501              		.loc 1 1286 0
 1502              		.cfi_startproc
 1503              		@ args = 0, pretend = 0, frame = 16
 1504              		@ frame_needed = 1, uses_anonymous_args = 0
 1505 0000 80B5     		push	{r7, lr}
 1506              		.cfi_def_cfa_offset 8
 1507              		.cfi_offset 7, -8
 1508              		.cfi_offset 14, -4
 1509 0002 84B0     		sub	sp, sp, #16
 1510              		.cfi_def_cfa_offset 24
 1511 0004 00AF     		add	r7, sp, #0
 1512              		.cfi_def_cfa_register 7
 1513 0006 0346     		mov	r3, r0
 1514 0008 FB71     		strb	r3, [r7, #7]
1287:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1288:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1289:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1290:Generated_Source\PSoC5/cyPm.c **** 
1291:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1292:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1515              		.loc 1 1292 0
 1516 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1517 000e 0346     		mov	r3, r0
 1518 0010 FB73     		strb	r3, [r7, #15]
1293:Generated_Source\PSoC5/cyPm.c **** 
1294:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1295:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1519              		.loc 1 1295 0
 1520 0012 104B     		ldr	r3, .L89
 1521 0014 1B78     		ldrb	r3, [r3]
 1522 0016 DAB2     		uxtb	r2, r3
 1523 0018 0F4B     		ldr	r3, .L89+4
 1524 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 51


 1525 001c 1343     		orrs	r3, r3, r2
 1526 001e DAB2     		uxtb	r2, r3
 1527 0020 0D4B     		ldr	r3, .L89+4
 1528 0022 1A70     		strb	r2, [r3]
1296:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1529              		.loc 1 1296 0
 1530 0024 0C4B     		ldr	r3, .L89+4
 1531 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1532 0028 03F00703 		and	r3, r3, #7
 1533 002c BB73     		strb	r3, [r7, #14]
1297:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1534              		.loc 1 1297 0
 1535 002e FB79     		ldrb	r3, [r7, #7]
 1536 0030 DB43     		mvns	r3, r3
 1537 0032 DAB2     		uxtb	r2, r3
 1538 0034 084B     		ldr	r3, .L89+4
 1539 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1540 0038 1340     		ands	r3, r3, r2
 1541 003a DAB2     		uxtb	r2, r3
 1542 003c 064B     		ldr	r3, .L89+4
 1543 003e 1A70     		strb	r2, [r3]
1298:Generated_Source\PSoC5/cyPm.c **** 
1299:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1300:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1544              		.loc 1 1300 0
 1545 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1546 0042 1846     		mov	r0, r3
 1547 0044 FFF7FEFF 		bl	CyExitCriticalSection
1301:Generated_Source\PSoC5/cyPm.c **** 
1302:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1548              		.loc 1 1302 0
 1549 0048 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1303:Generated_Source\PSoC5/cyPm.c **** }
 1550              		.loc 1 1303 0
 1551 004a 1846     		mov	r0, r3
 1552 004c 1037     		adds	r7, r7, #16
 1553              		.cfi_def_cfa_offset 8
 1554 004e BD46     		mov	sp, r7
 1555              		.cfi_def_cfa_register 13
 1556              		@ sp needed
 1557 0050 80BD     		pop	{r7, pc}
 1558              	.L90:
 1559 0052 00BF     		.align	2
 1560              	.L89:
 1561 0054 90430040 		.word	1073759120
 1562 0058 42000000 		.word	interruptStatus.4852
 1563              		.cfi_endproc
 1564              	.LFE6:
 1565              		.size	CyPmReadStatus, .-CyPmReadStatus
 1566              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1567              		.align	2
 1568              		.thumb
 1569              		.thumb_func
 1570              		.type	CyPmHibSaveSet, %function
 1571              	CyPmHibSaveSet:
 1572              	.LFB7:
1304:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 52


1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1307:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1308:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1309:Generated_Source\PSoC5/cyPm.c **** *
1310:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1311:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1312:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1313:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1314:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1315:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1316:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1317:Generated_Source\PSoC5/cyPm.c **** *
1318:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1319:Generated_Source\PSoC5/cyPm.c **** *  No
1320:Generated_Source\PSoC5/cyPm.c **** *
1321:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1322:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1323:Generated_Source\PSoC5/cyPm.c **** {
 1573              		.loc 1 1323 0
 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 0
 1576              		@ frame_needed = 1, uses_anonymous_args = 0
 1577 0000 80B5     		push	{r7, lr}
 1578              		.cfi_def_cfa_offset 8
 1579              		.cfi_offset 7, -8
 1580              		.cfi_offset 14, -4
 1581 0002 00AF     		add	r7, sp, #0
 1582              		.cfi_def_cfa_register 7
1324:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1325:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1583              		.loc 1 1325 0
 1584 0004 2D4B     		ldr	r3, .L95
 1585 0006 1B78     		ldrb	r3, [r3]
 1586 0008 DBB2     		uxtb	r3, r3
 1587 000a 03F00403 		and	r3, r3, #4
 1588 000e 002B     		cmp	r3, #0
 1589 0010 07D0     		beq	.L92
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1328:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1329:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1330:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1331:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1332:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1333:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1334:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1335:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1336:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1337:Generated_Source\PSoC5/cyPm.c **** 
1338:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1339:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1590              		.loc 1 1339 0
 1591 0012 2A4A     		ldr	r2, .L95
 1592 0014 294B     		ldr	r3, .L95
 1593 0016 1B78     		ldrb	r3, [r3]
 1594 0018 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 53


 1595 001a 23F00403 		bic	r3, r3, #4
 1596 001e DBB2     		uxtb	r3, r3
 1597 0020 1370     		strb	r3, [r2]
 1598              	.L92:
1340:Generated_Source\PSoC5/cyPm.c ****     }
1341:Generated_Source\PSoC5/cyPm.c **** 
1342:Generated_Source\PSoC5/cyPm.c **** 
1343:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1344:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1599              		.loc 1 1344 0
 1600 0022 0120     		movs	r0, #1
 1601 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1602 0028 0346     		mov	r3, r0
 1603 002a 1A46     		mov	r2, r3
 1604 002c 244B     		ldr	r3, .L95+4
 1605 002e 1A70     		strb	r2, [r3]
1345:Generated_Source\PSoC5/cyPm.c **** 
1346:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1347:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1606              		.loc 1 1347 0
 1607 0030 244B     		ldr	r3, .L95+8
 1608 0032 1B78     		ldrb	r3, [r3]
 1609 0034 DBB2     		uxtb	r3, r3
 1610 0036 03F00203 		and	r3, r3, #2
1348:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1611              		.loc 1 1348 0
 1612 003a 002B     		cmp	r3, #0
 1613 003c 14BF     		ite	ne
 1614 003e 0123     		movne	r3, #1
 1615 0040 0023     		moveq	r3, #0
 1616 0042 DBB2     		uxtb	r3, r3
 1617 0044 1A46     		mov	r2, r3
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1618              		.loc 1 1347 0
 1619 0046 1E4B     		ldr	r3, .L95+4
 1620 0048 5A70     		strb	r2, [r3, #1]
1349:Generated_Source\PSoC5/cyPm.c **** 
1350:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1351:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1621              		.loc 1 1351 0
 1622 004a 1E4B     		ldr	r3, .L95+8
 1623 004c 1B78     		ldrb	r3, [r3]
 1624 004e DBB2     		uxtb	r3, r3
 1625 0050 03F00403 		and	r3, r3, #4
1352:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1626              		.loc 1 1352 0
 1627 0054 002B     		cmp	r3, #0
 1628 0056 14BF     		ite	ne
 1629 0058 0123     		movne	r3, #1
 1630 005a 0023     		moveq	r3, #0
 1631 005c DBB2     		uxtb	r3, r3
 1632 005e 1A46     		mov	r2, r3
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1633              		.loc 1 1351 0
 1634 0060 174B     		ldr	r3, .L95+4
 1635 0062 9A70     		strb	r2, [r3, #2]
1353:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 54


1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1356:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1636              		.loc 1 1356 0
 1637 0064 184B     		ldr	r3, .L95+12
 1638 0066 1B78     		ldrb	r3, [r3]
 1639 0068 DBB2     		uxtb	r3, r3
 1640 006a 03F01003 		and	r3, r3, #16
 1641 006e 002B     		cmp	r3, #0
 1642 0070 0BD1     		bne	.L93
1357:Generated_Source\PSoC5/cyPm.c ****     {
1358:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1359:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1643              		.loc 1 1359 0
 1644 0072 134B     		ldr	r3, .L95+4
 1645 0074 0022     		movs	r2, #0
 1646 0076 DA70     		strb	r2, [r3, #3]
1360:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1647              		.loc 1 1360 0
 1648 0078 134A     		ldr	r2, .L95+12
 1649 007a 134B     		ldr	r3, .L95+12
 1650 007c 1B78     		ldrb	r3, [r3]
 1651 007e DBB2     		uxtb	r3, r3
 1652 0080 43F01003 		orr	r3, r3, #16
 1653 0084 DBB2     		uxtb	r3, r3
 1654 0086 1370     		strb	r3, [r2]
 1655 0088 02E0     		b	.L94
 1656              	.L93:
1361:Generated_Source\PSoC5/cyPm.c ****     }
1362:Generated_Source\PSoC5/cyPm.c ****     else
1363:Generated_Source\PSoC5/cyPm.c ****     {
1364:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1657              		.loc 1 1364 0
 1658 008a 0D4B     		ldr	r3, .L95+4
 1659 008c 0122     		movs	r2, #1
 1660 008e DA70     		strb	r2, [r3, #3]
 1661              	.L94:
1365:Generated_Source\PSoC5/cyPm.c ****     }
1366:Generated_Source\PSoC5/cyPm.c **** 
1367:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1368:Generated_Source\PSoC5/cyPm.c **** 
1369:Generated_Source\PSoC5/cyPm.c **** 
1370:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1371:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1372:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1373:Generated_Source\PSoC5/cyPm.c **** 
1374:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1375:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1662              		.loc 1 1375 0
 1663 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1376:Generated_Source\PSoC5/cyPm.c **** 
1377:Generated_Source\PSoC5/cyPm.c **** 
1378:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1379:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1664              		.loc 1 1379 0
 1665 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1380:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 55


1381:Generated_Source\PSoC5/cyPm.c **** 
1382:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1383:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1384:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1666              		.loc 1 1385 0
 1667 0098 0C4B     		ldr	r3, .L95+16
 1668 009a 1B78     		ldrb	r3, [r3]
 1669 009c DAB2     		uxtb	r2, r3
 1670 009e 084B     		ldr	r3, .L95+4
 1671 00a0 DA71     		strb	r2, [r3, #7]
1386:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1672              		.loc 1 1386 0
 1673 00a2 0B4B     		ldr	r3, .L95+20
 1674 00a4 1B78     		ldrb	r3, [r3]
 1675 00a6 DAB2     		uxtb	r2, r3
 1676 00a8 054B     		ldr	r3, .L95+4
 1677 00aa 1A72     		strb	r2, [r3, #8]
1387:Generated_Source\PSoC5/cyPm.c **** 
1388:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1678              		.loc 1 1388 0
 1679 00ac 074B     		ldr	r3, .L95+16
 1680 00ae FF22     		movs	r2, #255
 1681 00b0 1A70     		strb	r2, [r3]
1389:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1682              		.loc 1 1389 0
 1683 00b2 074B     		ldr	r3, .L95+20
 1684 00b4 B022     		movs	r2, #176
 1685 00b6 1A70     		strb	r2, [r3]
1390:Generated_Source\PSoC5/cyPm.c **** }
 1686              		.loc 1 1390 0
 1687 00b8 80BD     		pop	{r7, pc}
 1688              	.L96:
 1689 00ba 00BF     		.align	2
 1690              	.L95:
 1691 00bc 31430040 		.word	1073759025
 1692 00c0 00000000 		.word	cyPmBackup
 1693 00c4 00430040 		.word	1073758976
 1694 00c8 83460040 		.word	1073759875
 1695 00cc 85460040 		.word	1073759877
 1696 00d0 86460040 		.word	1073759878
 1697              		.cfi_endproc
 1698              	.LFE7:
 1699              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1700              		.section	.text.CyPmHibRestore,"ax",%progbits
 1701              		.align	2
 1702              		.thumb
 1703              		.thumb_func
 1704              		.type	CyPmHibRestore, %function
 1705              	CyPmHibRestore:
 1706              	.LFB8:
1391:Generated_Source\PSoC5/cyPm.c **** 
1392:Generated_Source\PSoC5/cyPm.c **** 
1393:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1394:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1395:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1396:Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 56


1397:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1398:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1399:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1400:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1401:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1402:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1403:Generated_Source\PSoC5/cyPm.c **** *
1404:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1405:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1406:Generated_Source\PSoC5/cyPm.c **** {
 1707              		.loc 1 1406 0
 1708              		.cfi_startproc
 1709              		@ args = 0, pretend = 0, frame = 0
 1710              		@ frame_needed = 1, uses_anonymous_args = 0
 1711 0000 80B5     		push	{r7, lr}
 1712              		.cfi_def_cfa_offset 8
 1713              		.cfi_offset 7, -8
 1714              		.cfi_offset 14, -4
 1715 0002 00AF     		add	r7, sp, #0
 1716              		.cfi_def_cfa_register 7
1407:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1408:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1717              		.loc 1 1408 0
 1718 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1409:Generated_Source\PSoC5/cyPm.c **** 
1410:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1411:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1719              		.loc 1 1411 0
 1720 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1412:Generated_Source\PSoC5/cyPm.c **** 
1413:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1414:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1721              		.loc 1 1414 0
 1722 000c 124B     		ldr	r3, .L101
 1723 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1724 0010 012B     		cmp	r3, #1
 1725 0012 01D1     		bne	.L98
1415:Generated_Source\PSoC5/cyPm.c ****     {
1416:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1417:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1726              		.loc 1 1417 0
 1727 0014 FFF7FEFF 		bl	CyILO_Start1K
 1728              	.L98:
1418:Generated_Source\PSoC5/cyPm.c ****     }
1419:Generated_Source\PSoC5/cyPm.c **** 
1420:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1421:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1729              		.loc 1 1421 0
 1730 0018 0F4B     		ldr	r3, .L101
 1731 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1732 001c 012B     		cmp	r3, #1
 1733 001e 01D1     		bne	.L99
1422:Generated_Source\PSoC5/cyPm.c ****     {
1423:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1424:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1734              		.loc 1 1424 0
 1735 0020 FFF7FEFF 		bl	CyILO_Start100K
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 57


 1736              	.L99:
1425:Generated_Source\PSoC5/cyPm.c ****     }
1426:Generated_Source\PSoC5/cyPm.c **** 
1427:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1428:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1737              		.loc 1 1428 0
 1738 0024 0C4B     		ldr	r3, .L101
 1739 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1740 0028 1846     		mov	r0, r3
 1741 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1429:Generated_Source\PSoC5/cyPm.c **** 
1430:Generated_Source\PSoC5/cyPm.c **** 
1431:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1742              		.loc 1 1431 0
 1743 002e 0A4B     		ldr	r3, .L101
 1744 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1745 0032 002B     		cmp	r3, #0
 1746 0034 07D1     		bne	.L100
1432:Generated_Source\PSoC5/cyPm.c ****     {
1433:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1434:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1747              		.loc 1 1434 0
 1748 0036 094A     		ldr	r2, .L101+4
 1749 0038 084B     		ldr	r3, .L101+4
 1750 003a 1B78     		ldrb	r3, [r3]
 1751 003c DBB2     		uxtb	r3, r3
 1752 003e 23F01003 		bic	r3, r3, #16
 1753 0042 DBB2     		uxtb	r3, r3
 1754 0044 1370     		strb	r3, [r2]
 1755              	.L100:
1435:Generated_Source\PSoC5/cyPm.c ****     }
1436:Generated_Source\PSoC5/cyPm.c **** 
1437:Generated_Source\PSoC5/cyPm.c **** 
1438:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1439:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1440:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1441:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1756              		.loc 1 1441 0
 1757 0046 064B     		ldr	r3, .L101+8
 1758 0048 034A     		ldr	r2, .L101
 1759 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1760 004c 1A70     		strb	r2, [r3]
1442:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1761              		.loc 1 1442 0
 1762 004e 054B     		ldr	r3, .L101+12
 1763 0050 014A     		ldr	r2, .L101
 1764 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1765 0054 1A70     		strb	r2, [r3]
1443:Generated_Source\PSoC5/cyPm.c **** }
 1766              		.loc 1 1443 0
 1767 0056 80BD     		pop	{r7, pc}
 1768              	.L102:
 1769              		.align	2
 1770              	.L101:
 1771 0058 00000000 		.word	cyPmBackup
 1772 005c 83460040 		.word	1073759875
 1773 0060 85460040 		.word	1073759877
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 58


 1774 0064 86460040 		.word	1073759878
 1775              		.cfi_endproc
 1776              	.LFE8:
 1777              		.size	CyPmHibRestore, .-CyPmHibRestore
 1778              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1779              		.align	2
 1780              		.global	CyPmCtwSetInterval
 1781              		.thumb
 1782              		.thumb_func
 1783              		.type	CyPmCtwSetInterval, %function
 1784              	CyPmCtwSetInterval:
 1785              	.LFB9:
1444:Generated_Source\PSoC5/cyPm.c **** 
1445:Generated_Source\PSoC5/cyPm.c **** 
1446:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1447:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1448:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1449:Generated_Source\PSoC5/cyPm.c **** *
1450:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1451:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1452:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1453:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1454:Generated_Source\PSoC5/cyPm.c **** *
1455:Generated_Source\PSoC5/cyPm.c **** *  \param ctwInterval: the CTW interval to be set.
1456:Generated_Source\PSoC5/cyPm.c **** *
1457:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1458:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1459:Generated_Source\PSoC5/cyPm.c **** *
1460:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1461:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1462:Generated_Source\PSoC5/cyPm.c **** {
 1786              		.loc 1 1462 0
 1787              		.cfi_startproc
 1788              		@ args = 0, pretend = 0, frame = 8
 1789              		@ frame_needed = 1, uses_anonymous_args = 0
 1790 0000 80B5     		push	{r7, lr}
 1791              		.cfi_def_cfa_offset 8
 1792              		.cfi_offset 7, -8
 1793              		.cfi_offset 14, -4
 1794 0002 82B0     		sub	sp, sp, #8
 1795              		.cfi_def_cfa_offset 16
 1796 0004 00AF     		add	r7, sp, #0
 1797              		.cfi_def_cfa_register 7
 1798 0006 0346     		mov	r3, r0
 1799 0008 FB71     		strb	r3, [r7, #7]
1463:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1464:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1800              		.loc 1 1464 0
 1801 000a 1F4A     		ldr	r2, .L108
 1802 000c 1E4B     		ldr	r3, .L108
 1803 000e 1B78     		ldrb	r3, [r3]
 1804 0010 DBB2     		uxtb	r3, r3
 1805 0012 23F00803 		bic	r3, r3, #8
 1806 0016 DBB2     		uxtb	r3, r3
 1807 0018 1370     		strb	r3, [r2]
1465:Generated_Source\PSoC5/cyPm.c **** 
1466:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 59


1467:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1808              		.loc 1 1467 0
 1809 001a FFF7FEFF 		bl	CyILO_Start1K
1468:Generated_Source\PSoC5/cyPm.c **** 
1469:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1470:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1810              		.loc 1 1470 0
 1811 001e 1A4B     		ldr	r3, .L108
 1812 0020 1B78     		ldrb	r3, [r3]
 1813 0022 DBB2     		uxtb	r3, r3
 1814 0024 03F00403 		and	r3, r3, #4
 1815 0028 002B     		cmp	r3, #0
 1816 002a 19D0     		beq	.L104
1471:Generated_Source\PSoC5/cyPm.c ****     {
1472:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1473:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1817              		.loc 1 1473 0
 1818 002c 174B     		ldr	r3, .L108+4
 1819 002e 1B78     		ldrb	r3, [r3]
 1820 0030 DBB2     		uxtb	r3, r3
 1821 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1822 0034 9A42     		cmp	r2, r3
 1823 0036 24D0     		beq	.L103
1474:Generated_Source\PSoC5/cyPm.c ****         {
1475:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1476:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1824              		.loc 1 1476 0
 1825 0038 134A     		ldr	r2, .L108
 1826 003a 134B     		ldr	r3, .L108
 1827 003c 1B78     		ldrb	r3, [r3]
 1828 003e DBB2     		uxtb	r3, r3
 1829 0040 23F00403 		bic	r3, r3, #4
 1830 0044 DBB2     		uxtb	r3, r3
 1831 0046 1370     		strb	r3, [r2]
1477:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1832              		.loc 1 1477 0
 1833 0048 104A     		ldr	r2, .L108+4
 1834 004a FB79     		ldrb	r3, [r7, #7]
 1835 004c 1370     		strb	r3, [r2]
1478:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1836              		.loc 1 1478 0
 1837 004e 0E4A     		ldr	r2, .L108
 1838 0050 0D4B     		ldr	r3, .L108
 1839 0052 1B78     		ldrb	r3, [r3]
 1840 0054 DBB2     		uxtb	r3, r3
 1841 0056 43F00403 		orr	r3, r3, #4
 1842 005a DBB2     		uxtb	r3, r3
 1843 005c 1370     		strb	r3, [r2]
 1844 005e 10E0     		b	.L103
 1845              	.L104:
1479:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1480:Generated_Source\PSoC5/cyPm.c ****     }
1481:Generated_Source\PSoC5/cyPm.c ****     else
1482:Generated_Source\PSoC5/cyPm.c ****     {
1483:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1484:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1846              		.loc 1 1484 0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 60


 1847 0060 0A4B     		ldr	r3, .L108+4
 1848 0062 1B78     		ldrb	r3, [r3]
 1849 0064 DBB2     		uxtb	r3, r3
 1850 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1851 0068 9A42     		cmp	r2, r3
 1852 006a 02D0     		beq	.L107
1485:Generated_Source\PSoC5/cyPm.c ****         {
1486:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1487:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1853              		.loc 1 1487 0
 1854 006c 074A     		ldr	r2, .L108+4
 1855 006e FB79     		ldrb	r3, [r7, #7]
 1856 0070 1370     		strb	r3, [r2]
 1857              	.L107:
1488:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1489:Generated_Source\PSoC5/cyPm.c **** 
1490:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1491:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1858              		.loc 1 1491 0
 1859 0072 054A     		ldr	r2, .L108
 1860 0074 044B     		ldr	r3, .L108
 1861 0076 1B78     		ldrb	r3, [r3]
 1862 0078 DBB2     		uxtb	r3, r3
 1863 007a 43F00403 		orr	r3, r3, #4
 1864 007e DBB2     		uxtb	r3, r3
 1865 0080 1370     		strb	r3, [r2]
 1866              	.L103:
1492:Generated_Source\PSoC5/cyPm.c ****     }
1493:Generated_Source\PSoC5/cyPm.c **** }
 1867              		.loc 1 1493 0
 1868 0082 0837     		adds	r7, r7, #8
 1869              		.cfi_def_cfa_offset 8
 1870 0084 BD46     		mov	sp, r7
 1871              		.cfi_def_cfa_register 13
 1872              		@ sp needed
 1873 0086 80BD     		pop	{r7, pc}
 1874              	.L109:
 1875              		.align	2
 1876              	.L108:
 1877 0088 82430040 		.word	1073759106
 1878 008c 81430040 		.word	1073759105
 1879              		.cfi_endproc
 1880              	.LFE9:
 1881              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1882              		.section	.text.CyPmOppsSet,"ax",%progbits
 1883              		.align	2
 1884              		.global	CyPmOppsSet
 1885              		.thumb
 1886              		.thumb_func
 1887              		.type	CyPmOppsSet, %function
 1888              	CyPmOppsSet:
 1889              	.LFB10:
1494:Generated_Source\PSoC5/cyPm.c **** 
1495:Generated_Source\PSoC5/cyPm.c **** 
1496:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1497:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1498:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 61


1499:Generated_Source\PSoC5/cyPm.c **** *
1500:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1501:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1502:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1503:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1504:Generated_Source\PSoC5/cyPm.c **** *
1505:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1506:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1507:Generated_Source\PSoC5/cyPm.c **** {
 1890              		.loc 1 1507 0
 1891              		.cfi_startproc
 1892              		@ args = 0, pretend = 0, frame = 0
 1893              		@ frame_needed = 1, uses_anonymous_args = 0
 1894 0000 80B5     		push	{r7, lr}
 1895              		.cfi_def_cfa_offset 8
 1896              		.cfi_offset 7, -8
 1897              		.cfi_offset 14, -4
 1898 0002 00AF     		add	r7, sp, #0
 1899              		.cfi_def_cfa_register 7
1508:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1509:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1900              		.loc 1 1509 0
 1901 0004 0C4B     		ldr	r3, .L112
 1902 0006 1B78     		ldrb	r3, [r3]
 1903 0008 DBB2     		uxtb	r3, r3
 1904 000a 03F00103 		and	r3, r3, #1
 1905 000e 002B     		cmp	r3, #0
 1906 0010 01D1     		bne	.L111
1510:Generated_Source\PSoC5/cyPm.c ****     {
1511:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1512:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1907              		.loc 1 1512 0
 1908 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1909              	.L111:
1513:Generated_Source\PSoC5/cyPm.c ****     }
1514:Generated_Source\PSoC5/cyPm.c **** 
1515:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1516:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1910              		.loc 1 1516 0
 1911 0016 094A     		ldr	r2, .L112+4
 1912 0018 084B     		ldr	r3, .L112+4
 1913 001a 1B78     		ldrb	r3, [r3]
 1914 001c DBB2     		uxtb	r3, r3
 1915 001e 23F02003 		bic	r3, r3, #32
 1916 0022 DBB2     		uxtb	r3, r3
 1917 0024 1370     		strb	r3, [r2]
1517:Generated_Source\PSoC5/cyPm.c **** 
1518:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1519:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1918              		.loc 1 1519 0
 1919 0026 054A     		ldr	r2, .L112+4
 1920 0028 044B     		ldr	r3, .L112+4
 1921 002a 1B78     		ldrb	r3, [r3]
 1922 002c DBB2     		uxtb	r3, r3
 1923 002e 43F01003 		orr	r3, r3, #16
 1924 0032 DBB2     		uxtb	r3, r3
 1925 0034 1370     		strb	r3, [r2]
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 62


1520:Generated_Source\PSoC5/cyPm.c **** }
 1926              		.loc 1 1520 0
 1927 0036 80BD     		pop	{r7, pc}
 1928              	.L113:
 1929              		.align	2
 1930              	.L112:
 1931 0038 08430040 		.word	1073758984
 1932 003c 82430040 		.word	1073759106
 1933              		.cfi_endproc
 1934              	.LFE10:
 1935              		.size	CyPmOppsSet, .-CyPmOppsSet
 1936              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1937              		.align	2
 1938              		.global	CyPmFtwSetInterval
 1939              		.thumb
 1940              		.thumb_func
 1941              		.type	CyPmFtwSetInterval, %function
 1942              	CyPmFtwSetInterval:
 1943              	.LFB11:
1521:Generated_Source\PSoC5/cyPm.c **** 
1522:Generated_Source\PSoC5/cyPm.c **** 
1523:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1524:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1525:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1526:Generated_Source\PSoC5/cyPm.c **** *
1527:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1528:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1529:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1530:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1531:Generated_Source\PSoC5/cyPm.c **** *
1532:Generated_Source\PSoC5/cyPm.c **** *  \param ftwInterval The FTW counter interval.
1533:Generated_Source\PSoC5/cyPm.c **** *
1534:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1535:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1536:Generated_Source\PSoC5/cyPm.c **** *
1537:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1538:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1539:Generated_Source\PSoC5/cyPm.c **** {
 1944              		.loc 1 1539 0
 1945              		.cfi_startproc
 1946              		@ args = 0, pretend = 0, frame = 8
 1947              		@ frame_needed = 1, uses_anonymous_args = 0
 1948 0000 80B5     		push	{r7, lr}
 1949              		.cfi_def_cfa_offset 8
 1950              		.cfi_offset 7, -8
 1951              		.cfi_offset 14, -4
 1952 0002 82B0     		sub	sp, sp, #8
 1953              		.cfi_def_cfa_offset 16
 1954 0004 00AF     		add	r7, sp, #0
 1955              		.cfi_def_cfa_register 7
 1956 0006 0346     		mov	r3, r0
 1957 0008 FB71     		strb	r3, [r7, #7]
1540:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1541:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1958              		.loc 1 1541 0
 1959 000a 1F4A     		ldr	r2, .L119
 1960 000c 1E4B     		ldr	r3, .L119
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 63


 1961 000e 1B78     		ldrb	r3, [r3]
 1962 0010 DBB2     		uxtb	r3, r3
 1963 0012 23F00203 		bic	r3, r3, #2
 1964 0016 DBB2     		uxtb	r3, r3
 1965 0018 1370     		strb	r3, [r2]
1542:Generated_Source\PSoC5/cyPm.c **** 
1543:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1544:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1966              		.loc 1 1544 0
 1967 001a FFF7FEFF 		bl	CyILO_Start100K
1545:Generated_Source\PSoC5/cyPm.c **** 
1546:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1547:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1968              		.loc 1 1547 0
 1969 001e 1A4B     		ldr	r3, .L119
 1970 0020 1B78     		ldrb	r3, [r3]
 1971 0022 DBB2     		uxtb	r3, r3
 1972 0024 03F00103 		and	r3, r3, #1
 1973 0028 002B     		cmp	r3, #0
 1974 002a 19D0     		beq	.L115
1548:Generated_Source\PSoC5/cyPm.c ****     {
1549:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1550:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1975              		.loc 1 1550 0
 1976 002c 174B     		ldr	r3, .L119+4
 1977 002e 1B78     		ldrb	r3, [r3]
 1978 0030 DBB2     		uxtb	r3, r3
 1979 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1980 0034 9A42     		cmp	r2, r3
 1981 0036 24D0     		beq	.L114
1551:Generated_Source\PSoC5/cyPm.c ****         {
1552:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1553:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1982              		.loc 1 1553 0
 1983 0038 134A     		ldr	r2, .L119
 1984 003a 134B     		ldr	r3, .L119
 1985 003c 1B78     		ldrb	r3, [r3]
 1986 003e DBB2     		uxtb	r3, r3
 1987 0040 23F00103 		bic	r3, r3, #1
 1988 0044 DBB2     		uxtb	r3, r3
 1989 0046 1370     		strb	r3, [r2]
1554:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1990              		.loc 1 1554 0
 1991 0048 104A     		ldr	r2, .L119+4
 1992 004a FB79     		ldrb	r3, [r7, #7]
 1993 004c 1370     		strb	r3, [r2]
1555:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1994              		.loc 1 1555 0
 1995 004e 0E4A     		ldr	r2, .L119
 1996 0050 0D4B     		ldr	r3, .L119
 1997 0052 1B78     		ldrb	r3, [r3]
 1998 0054 DBB2     		uxtb	r3, r3
 1999 0056 43F00103 		orr	r3, r3, #1
 2000 005a DBB2     		uxtb	r3, r3
 2001 005c 1370     		strb	r3, [r2]
 2002 005e 10E0     		b	.L114
 2003              	.L115:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 64


1556:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1557:Generated_Source\PSoC5/cyPm.c ****     }
1558:Generated_Source\PSoC5/cyPm.c ****     else
1559:Generated_Source\PSoC5/cyPm.c ****     {
1560:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1561:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 2004              		.loc 1 1561 0
 2005 0060 0A4B     		ldr	r3, .L119+4
 2006 0062 1B78     		ldrb	r3, [r3]
 2007 0064 DBB2     		uxtb	r3, r3
 2008 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2009 0068 9A42     		cmp	r2, r3
 2010 006a 02D0     		beq	.L118
1562:Generated_Source\PSoC5/cyPm.c ****         {
1563:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1564:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 2011              		.loc 1 1564 0
 2012 006c 074A     		ldr	r2, .L119+4
 2013 006e FB79     		ldrb	r3, [r7, #7]
 2014 0070 1370     		strb	r3, [r2]
 2015              	.L118:
1565:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1566:Generated_Source\PSoC5/cyPm.c **** 
1567:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1568:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 2016              		.loc 1 1568 0
 2017 0072 054A     		ldr	r2, .L119
 2018 0074 044B     		ldr	r3, .L119
 2019 0076 1B78     		ldrb	r3, [r3]
 2020 0078 DBB2     		uxtb	r3, r3
 2021 007a 43F00103 		orr	r3, r3, #1
 2022 007e DBB2     		uxtb	r3, r3
 2023 0080 1370     		strb	r3, [r2]
 2024              	.L114:
1569:Generated_Source\PSoC5/cyPm.c ****     }
1570:Generated_Source\PSoC5/cyPm.c **** }
 2025              		.loc 1 1570 0
 2026 0082 0837     		adds	r7, r7, #8
 2027              		.cfi_def_cfa_offset 8
 2028 0084 BD46     		mov	sp, r7
 2029              		.cfi_def_cfa_register 13
 2030              		@ sp needed
 2031 0086 80BD     		pop	{r7, pc}
 2032              	.L120:
 2033              		.align	2
 2034              	.L119:
 2035 0088 82430040 		.word	1073759106
 2036 008c 80430040 		.word	1073759104
 2037              		.cfi_endproc
 2038              	.LFE11:
 2039              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2040              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 2041              		.align	2
 2042              		.thumb
 2043              		.thumb_func
 2044              		.type	CyPmHibSlpSaveSet, %function
 2045              	CyPmHibSlpSaveSet:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 65


 2046              	.LFB12:
1571:Generated_Source\PSoC5/cyPm.c **** 
1572:Generated_Source\PSoC5/cyPm.c **** 
1573:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1574:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1575:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1576:Generated_Source\PSoC5/cyPm.c **** *
1577:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1578:Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1579:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1580:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1581:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1582:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1583:Generated_Source\PSoC5/cyPm.c **** *
1584:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1585:Generated_Source\PSoC5/cyPm.c **** *  No
1586:Generated_Source\PSoC5/cyPm.c **** *
1587:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1588:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1589:Generated_Source\PSoC5/cyPm.c **** {
 2047              		.loc 1 1589 0
 2048              		.cfi_startproc
 2049              		@ args = 0, pretend = 0, frame = 0
 2050              		@ frame_needed = 1, uses_anonymous_args = 0
 2051              		@ link register save eliminated.
 2052 0000 80B4     		push	{r7}
 2053              		.cfi_def_cfa_offset 4
 2054              		.cfi_offset 7, -4
 2055 0002 00AF     		add	r7, sp, #0
 2056              		.cfi_def_cfa_register 7
1590:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1591:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2057              		.loc 1 1591 0
 2058 0004 804B     		ldr	r3, .L124
 2059 0006 1B78     		ldrb	r3, [r3]
 2060 0008 DAB2     		uxtb	r2, r3
 2061 000a 804B     		ldr	r3, .L124+4
 2062 000c 5A72     		strb	r2, [r3, #9]
1592:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2063              		.loc 1 1592 0
 2064 000e 804B     		ldr	r3, .L124+8
 2065 0010 1B78     		ldrb	r3, [r3]
 2066 0012 DAB2     		uxtb	r2, r3
 2067 0014 7D4B     		ldr	r3, .L124+4
 2068 0016 9A72     		strb	r2, [r3, #10]
1593:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2069              		.loc 1 1593 0
 2070 0018 7E4B     		ldr	r3, .L124+12
 2071 001a 1B78     		ldrb	r3, [r3]
 2072 001c DAB2     		uxtb	r2, r3
 2073 001e 7B4B     		ldr	r3, .L124+4
 2074 0020 DA72     		strb	r2, [r3, #11]
1594:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2075              		.loc 1 1594 0
 2076 0022 7D4B     		ldr	r3, .L124+16
 2077 0024 1B78     		ldrb	r3, [r3]
 2078 0026 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 66


 2079 0028 784B     		ldr	r3, .L124+4
 2080 002a 1A73     		strb	r2, [r3, #12]
1595:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2081              		.loc 1 1595 0
 2082 002c 7B4B     		ldr	r3, .L124+20
 2083 002e 1B78     		ldrb	r3, [r3]
 2084 0030 DAB2     		uxtb	r2, r3
 2085 0032 764B     		ldr	r3, .L124+4
 2086 0034 5A73     		strb	r2, [r3, #13]
1596:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2087              		.loc 1 1596 0
 2088 0036 7A4B     		ldr	r3, .L124+24
 2089 0038 1B78     		ldrb	r3, [r3]
 2090 003a DAB2     		uxtb	r2, r3
 2091 003c 734B     		ldr	r3, .L124+4
 2092 003e 9A73     		strb	r2, [r3, #14]
1597:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2093              		.loc 1 1597 0
 2094 0040 784B     		ldr	r3, .L124+28
 2095 0042 1B78     		ldrb	r3, [r3]
 2096 0044 DAB2     		uxtb	r2, r3
 2097 0046 714B     		ldr	r3, .L124+4
 2098 0048 DA73     		strb	r2, [r3, #15]
1598:Generated_Source\PSoC5/cyPm.c **** 
1599:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2099              		.loc 1 1599 0
 2100 004a 774B     		ldr	r3, .L124+32
 2101 004c 1B78     		ldrb	r3, [r3]
 2102 004e DAB2     		uxtb	r2, r3
 2103 0050 6E4B     		ldr	r3, .L124+4
 2104 0052 1A74     		strb	r2, [r3, #16]
1600:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2105              		.loc 1 1600 0
 2106 0054 754B     		ldr	r3, .L124+36
 2107 0056 1B78     		ldrb	r3, [r3]
 2108 0058 DAB2     		uxtb	r2, r3
 2109 005a 6C4B     		ldr	r3, .L124+4
 2110 005c 5A74     		strb	r2, [r3, #17]
1601:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2111              		.loc 1 1601 0
 2112 005e 744B     		ldr	r3, .L124+40
 2113 0060 1B78     		ldrb	r3, [r3]
 2114 0062 DAB2     		uxtb	r2, r3
 2115 0064 694B     		ldr	r3, .L124+4
 2116 0066 9A74     		strb	r2, [r3, #18]
1602:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2117              		.loc 1 1602 0
 2118 0068 724B     		ldr	r3, .L124+44
 2119 006a 1B78     		ldrb	r3, [r3]
 2120 006c DAB2     		uxtb	r2, r3
 2121 006e 674B     		ldr	r3, .L124+4
 2122 0070 DA74     		strb	r2, [r3, #19]
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2123              		.loc 1 1603 0
 2124 0072 714B     		ldr	r3, .L124+48
 2125 0074 1B78     		ldrb	r3, [r3]
 2126 0076 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 67


 2127 0078 644B     		ldr	r3, .L124+4
 2128 007a 1A75     		strb	r2, [r3, #20]
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2129              		.loc 1 1604 0
 2130 007c 6F4B     		ldr	r3, .L124+52
 2131 007e 1B78     		ldrb	r3, [r3]
 2132 0080 DAB2     		uxtb	r2, r3
 2133 0082 624B     		ldr	r3, .L124+4
 2134 0084 5A75     		strb	r2, [r3, #21]
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2135              		.loc 1 1605 0
 2136 0086 6E4B     		ldr	r3, .L124+56
 2137 0088 1B78     		ldrb	r3, [r3]
 2138 008a DAB2     		uxtb	r2, r3
 2139 008c 5F4B     		ldr	r3, .L124+4
 2140 008e 9A75     		strb	r2, [r3, #22]
1606:Generated_Source\PSoC5/cyPm.c **** 
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2141              		.loc 1 1607 0
 2142 0090 6C4B     		ldr	r3, .L124+60
 2143 0092 1B78     		ldrb	r3, [r3]
 2144 0094 DAB2     		uxtb	r2, r3
 2145 0096 5D4B     		ldr	r3, .L124+4
 2146 0098 DA75     		strb	r2, [r3, #23]
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2147              		.loc 1 1608 0
 2148 009a 6B4B     		ldr	r3, .L124+64
 2149 009c 1B78     		ldrb	r3, [r3]
 2150 009e DAB2     		uxtb	r2, r3
 2151 00a0 5A4B     		ldr	r3, .L124+4
 2152 00a2 1A76     		strb	r2, [r3, #24]
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2153              		.loc 1 1609 0
 2154 00a4 694B     		ldr	r3, .L124+68
 2155 00a6 1B78     		ldrb	r3, [r3]
 2156 00a8 DAB2     		uxtb	r2, r3
 2157 00aa 584B     		ldr	r3, .L124+4
 2158 00ac 5A76     		strb	r2, [r3, #25]
1610:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2159              		.loc 1 1610 0
 2160 00ae 684B     		ldr	r3, .L124+72
 2161 00b0 1B78     		ldrb	r3, [r3]
 2162 00b2 DAB2     		uxtb	r2, r3
 2163 00b4 554B     		ldr	r3, .L124+4
 2164 00b6 9A76     		strb	r2, [r3, #26]
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2165              		.loc 1 1611 0
 2166 00b8 664B     		ldr	r3, .L124+76
 2167 00ba 1B78     		ldrb	r3, [r3]
 2168 00bc DAB2     		uxtb	r2, r3
 2169 00be 534B     		ldr	r3, .L124+4
 2170 00c0 DA76     		strb	r2, [r3, #27]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2171              		.loc 1 1612 0
 2172 00c2 654B     		ldr	r3, .L124+80
 2173 00c4 1B78     		ldrb	r3, [r3]
 2174 00c6 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 68


 2175 00c8 504B     		ldr	r3, .L124+4
 2176 00ca 1A77     		strb	r2, [r3, #28]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2177              		.loc 1 1613 0
 2178 00cc 634B     		ldr	r3, .L124+84
 2179 00ce 1B78     		ldrb	r3, [r3]
 2180 00d0 DAB2     		uxtb	r2, r3
 2181 00d2 4E4B     		ldr	r3, .L124+4
 2182 00d4 5A77     		strb	r2, [r3, #29]
1614:Generated_Source\PSoC5/cyPm.c **** 
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2183              		.loc 1 1615 0
 2184 00d6 624B     		ldr	r3, .L124+88
 2185 00d8 1B78     		ldrb	r3, [r3]
 2186 00da DAB2     		uxtb	r2, r3
 2187 00dc 4B4B     		ldr	r3, .L124+4
 2188 00de 9A77     		strb	r2, [r3, #30]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2189              		.loc 1 1616 0
 2190 00e0 604B     		ldr	r3, .L124+92
 2191 00e2 1B78     		ldrb	r3, [r3]
 2192 00e4 DAB2     		uxtb	r2, r3
 2193 00e6 494B     		ldr	r3, .L124+4
 2194 00e8 DA77     		strb	r2, [r3, #31]
1617:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2195              		.loc 1 1617 0
 2196 00ea 5F4B     		ldr	r3, .L124+96
 2197 00ec 1B78     		ldrb	r3, [r3]
 2198 00ee DAB2     		uxtb	r2, r3
 2199 00f0 464B     		ldr	r3, .L124+4
 2200 00f2 83F82020 		strb	r2, [r3, #32]
1618:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2201              		.loc 1 1618 0
 2202 00f6 5D4B     		ldr	r3, .L124+100
 2203 00f8 1B78     		ldrb	r3, [r3]
 2204 00fa DAB2     		uxtb	r2, r3
 2205 00fc 434B     		ldr	r3, .L124+4
 2206 00fe 83F82120 		strb	r2, [r3, #33]
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2207              		.loc 1 1619 0
 2208 0102 5B4B     		ldr	r3, .L124+104
 2209 0104 1B78     		ldrb	r3, [r3]
 2210 0106 DAB2     		uxtb	r2, r3
 2211 0108 404B     		ldr	r3, .L124+4
 2212 010a 83F82220 		strb	r2, [r3, #34]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2213              		.loc 1 1620 0
 2214 010e 594B     		ldr	r3, .L124+108
 2215 0110 1B78     		ldrb	r3, [r3]
 2216 0112 DAB2     		uxtb	r2, r3
 2217 0114 3D4B     		ldr	r3, .L124+4
 2218 0116 83F82320 		strb	r2, [r3, #35]
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2219              		.loc 1 1621 0
 2220 011a 574B     		ldr	r3, .L124+112
 2221 011c 1B78     		ldrb	r3, [r3]
 2222 011e DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 69


 2223 0120 3A4B     		ldr	r3, .L124+4
 2224 0122 83F82420 		strb	r2, [r3, #36]
1622:Generated_Source\PSoC5/cyPm.c **** 
1623:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2225              		.loc 1 1623 0
 2226 0126 384B     		ldr	r3, .L124
 2227 0128 0022     		movs	r2, #0
 2228 012a 1A70     		strb	r2, [r3]
1624:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2229              		.loc 1 1624 0
 2230 012c 384B     		ldr	r3, .L124+8
 2231 012e 0022     		movs	r2, #0
 2232 0130 1A70     		strb	r2, [r3]
1625:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2233              		.loc 1 1625 0
 2234 0132 384B     		ldr	r3, .L124+12
 2235 0134 0022     		movs	r2, #0
 2236 0136 1A70     		strb	r2, [r3]
1626:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2237              		.loc 1 1626 0
 2238 0138 374B     		ldr	r3, .L124+16
 2239 013a 0022     		movs	r2, #0
 2240 013c 1A70     		strb	r2, [r3]
1627:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2241              		.loc 1 1627 0
 2242 013e 374B     		ldr	r3, .L124+20
 2243 0140 0022     		movs	r2, #0
 2244 0142 1A70     		strb	r2, [r3]
1628:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2245              		.loc 1 1628 0
 2246 0144 364B     		ldr	r3, .L124+24
 2247 0146 0022     		movs	r2, #0
 2248 0148 1A70     		strb	r2, [r3]
1629:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2249              		.loc 1 1629 0
 2250 014a 364B     		ldr	r3, .L124+28
 2251 014c 0022     		movs	r2, #0
 2252 014e 1A70     		strb	r2, [r3]
1630:Generated_Source\PSoC5/cyPm.c **** 
1631:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2253              		.loc 1 1631 0
 2254 0150 354B     		ldr	r3, .L124+32
 2255 0152 0022     		movs	r2, #0
 2256 0154 1A70     		strb	r2, [r3]
1632:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2257              		.loc 1 1632 0
 2258 0156 354B     		ldr	r3, .L124+36
 2259 0158 0022     		movs	r2, #0
 2260 015a 1A70     		strb	r2, [r3]
1633:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2261              		.loc 1 1633 0
 2262 015c 344B     		ldr	r3, .L124+40
 2263 015e 0022     		movs	r2, #0
 2264 0160 1A70     		strb	r2, [r3]
1634:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2265              		.loc 1 1634 0
 2266 0162 344B     		ldr	r3, .L124+44
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 70


 2267 0164 0022     		movs	r2, #0
 2268 0166 1A70     		strb	r2, [r3]
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2269              		.loc 1 1635 0
 2270 0168 334B     		ldr	r3, .L124+48
 2271 016a 0022     		movs	r2, #0
 2272 016c 1A70     		strb	r2, [r3]
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2273              		.loc 1 1636 0
 2274 016e 334B     		ldr	r3, .L124+52
 2275 0170 0022     		movs	r2, #0
 2276 0172 1A70     		strb	r2, [r3]
1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2277              		.loc 1 1637 0
 2278 0174 324B     		ldr	r3, .L124+56
 2279 0176 0022     		movs	r2, #0
 2280 0178 1A70     		strb	r2, [r3]
1638:Generated_Source\PSoC5/cyPm.c **** 
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2281              		.loc 1 1639 0
 2282 017a 324B     		ldr	r3, .L124+60
 2283 017c 0022     		movs	r2, #0
 2284 017e 1A70     		strb	r2, [r3]
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2285              		.loc 1 1640 0
 2286 0180 314B     		ldr	r3, .L124+64
 2287 0182 0022     		movs	r2, #0
 2288 0184 1A70     		strb	r2, [r3]
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2289              		.loc 1 1641 0
 2290 0186 314B     		ldr	r3, .L124+68
 2291 0188 0022     		movs	r2, #0
 2292 018a 1A70     		strb	r2, [r3]
1642:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2293              		.loc 1 1642 0
 2294 018c 304B     		ldr	r3, .L124+72
 2295 018e 0022     		movs	r2, #0
 2296 0190 1A70     		strb	r2, [r3]
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2297              		.loc 1 1643 0
 2298 0192 304B     		ldr	r3, .L124+76
 2299 0194 0022     		movs	r2, #0
 2300 0196 1A70     		strb	r2, [r3]
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2301              		.loc 1 1644 0
 2302 0198 2F4B     		ldr	r3, .L124+80
 2303 019a 0022     		movs	r2, #0
 2304 019c 1A70     		strb	r2, [r3]
1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2305              		.loc 1 1645 0
 2306 019e 2F4B     		ldr	r3, .L124+84
 2307 01a0 0022     		movs	r2, #0
 2308 01a2 1A70     		strb	r2, [r3]
1646:Generated_Source\PSoC5/cyPm.c **** 
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2309              		.loc 1 1647 0
 2310 01a4 2E4B     		ldr	r3, .L124+88
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 71


 2311 01a6 0022     		movs	r2, #0
 2312 01a8 1A70     		strb	r2, [r3]
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2313              		.loc 1 1648 0
 2314 01aa 2E4B     		ldr	r3, .L124+92
 2315 01ac 0022     		movs	r2, #0
 2316 01ae 1A70     		strb	r2, [r3]
1649:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2317              		.loc 1 1649 0
 2318 01b0 2D4B     		ldr	r3, .L124+96
 2319 01b2 0022     		movs	r2, #0
 2320 01b4 1A70     		strb	r2, [r3]
1650:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2321              		.loc 1 1650 0
 2322 01b6 2D4B     		ldr	r3, .L124+100
 2323 01b8 0022     		movs	r2, #0
 2324 01ba 1A70     		strb	r2, [r3]
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2325              		.loc 1 1651 0
 2326 01bc 2C4B     		ldr	r3, .L124+104
 2327 01be 0022     		movs	r2, #0
 2328 01c0 1A70     		strb	r2, [r3]
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2329              		.loc 1 1652 0
 2330 01c2 2C4B     		ldr	r3, .L124+108
 2331 01c4 0022     		movs	r2, #0
 2332 01c6 1A70     		strb	r2, [r3]
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2333              		.loc 1 1653 0
 2334 01c8 2B4B     		ldr	r3, .L124+112
 2335 01ca 0022     		movs	r2, #0
 2336 01cc 1A70     		strb	r2, [r3]
1654:Generated_Source\PSoC5/cyPm.c **** 
1655:Generated_Source\PSoC5/cyPm.c **** 
1656:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1657:Generated_Source\PSoC5/cyPm.c **** 
1658:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1659:Generated_Source\PSoC5/cyPm.c **** 
1660:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1661:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1662:Generated_Source\PSoC5/cyPm.c ****         {
1663:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1664:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1665:Generated_Source\PSoC5/cyPm.c **** 
1666:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1667:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1668:Generated_Source\PSoC5/cyPm.c **** 
1669:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1670:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1671:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1672:Generated_Source\PSoC5/cyPm.c **** 
1673:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1674:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1675:Generated_Source\PSoC5/cyPm.c ****         }
1676:Generated_Source\PSoC5/cyPm.c ****         else
1677:Generated_Source\PSoC5/cyPm.c ****         {
1678:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 72


1679:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1680:Generated_Source\PSoC5/cyPm.c ****         }
1681:Generated_Source\PSoC5/cyPm.c **** 
1682:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1683:Generated_Source\PSoC5/cyPm.c **** 
1684:Generated_Source\PSoC5/cyPm.c **** 
1685:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1686:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1687:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1688:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1689:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2337              		.loc 1 1689 0
 2338 01ce 2B4B     		ldr	r3, .L124+116
 2339 01d0 1B78     		ldrb	r3, [r3]
 2340 01d2 DBB2     		uxtb	r3, r3
 2341 01d4 03F00803 		and	r3, r3, #8
 2342 01d8 002B     		cmp	r3, #0
 2343 01da 0CD0     		beq	.L122
1690:Generated_Source\PSoC5/cyPm.c ****     {
1691:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2344              		.loc 1 1691 0
 2345 01dc 0B4B     		ldr	r3, .L124+4
 2346 01de 0122     		movs	r2, #1
 2347 01e0 83F82E20 		strb	r2, [r3, #46]
1692:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2348              		.loc 1 1692 0
 2349 01e4 254A     		ldr	r2, .L124+116
 2350 01e6 254B     		ldr	r3, .L124+116
 2351 01e8 1B78     		ldrb	r3, [r3]
 2352 01ea DBB2     		uxtb	r3, r3
 2353 01ec 23F00803 		bic	r3, r3, #8
 2354 01f0 DBB2     		uxtb	r3, r3
 2355 01f2 1370     		strb	r3, [r2]
 2356 01f4 03E0     		b	.L121
 2357              	.L122:
1693:Generated_Source\PSoC5/cyPm.c ****     }
1694:Generated_Source\PSoC5/cyPm.c ****     else
1695:Generated_Source\PSoC5/cyPm.c ****     {
1696:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 2358              		.loc 1 1696 0
 2359 01f6 054B     		ldr	r3, .L124+4
 2360 01f8 0022     		movs	r2, #0
 2361 01fa 83F82E20 		strb	r2, [r3, #46]
 2362              	.L121:
1697:Generated_Source\PSoC5/cyPm.c ****     }
1698:Generated_Source\PSoC5/cyPm.c **** }
 2363              		.loc 1 1698 0
 2364 01fe BD46     		mov	sp, r7
 2365              		.cfi_def_cfa_register 13
 2366              		@ sp needed
 2367 0200 5DF8047B 		ldr	r7, [sp], #4
 2368              		.cfi_restore 7
 2369              		.cfi_def_cfa_offset 0
 2370 0204 7047     		bx	lr
 2371              	.L125:
 2372 0206 00BF     		.align	2
 2373              	.L124:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 73


 2374 0208 005A0040 		.word	1073764864
 2375 020c 00000000 		.word	cyPmBackup
 2376 0210 025A0040 		.word	1073764866
 2377 0214 035A0040 		.word	1073764867
 2378 0218 045A0040 		.word	1073764868
 2379 021c 065A0040 		.word	1073764870
 2380 0220 085A0040 		.word	1073764872
 2381 0224 0A5A0040 		.word	1073764874
 2382 0228 105A0040 		.word	1073764880
 2383 022c 125A0040 		.word	1073764882
 2384 0230 135A0040 		.word	1073764883
 2385 0234 145A0040 		.word	1073764884
 2386 0238 165A0040 		.word	1073764886
 2387 023c 185A0040 		.word	1073764888
 2388 0240 1A5A0040 		.word	1073764890
 2389 0244 205A0040 		.word	1073764896
 2390 0248 225A0040 		.word	1073764898
 2391 024c 235A0040 		.word	1073764899
 2392 0250 245A0040 		.word	1073764900
 2393 0254 265A0040 		.word	1073764902
 2394 0258 285A0040 		.word	1073764904
 2395 025c 2A5A0040 		.word	1073764906
 2396 0260 305A0040 		.word	1073764912
 2397 0264 325A0040 		.word	1073764914
 2398 0268 335A0040 		.word	1073764915
 2399 026c 345A0040 		.word	1073764916
 2400 0270 365A0040 		.word	1073764918
 2401 0274 385A0040 		.word	1073764920
 2402 0278 3A5A0040 		.word	1073764922
 2403 027c 22430040 		.word	1073759010
 2404              		.cfi_endproc
 2405              	.LFE12:
 2406              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2407              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2408              		.align	2
 2409              		.thumb
 2410              		.thumb_func
 2411              		.type	CyPmHibSlpRestore, %function
 2412              	CyPmHibSlpRestore:
 2413              	.LFB13:
1699:Generated_Source\PSoC5/cyPm.c **** 
1700:Generated_Source\PSoC5/cyPm.c **** 
1701:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1702:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1703:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1704:Generated_Source\PSoC5/cyPm.c **** *
1705:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1706:Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1707:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1708:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1709:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1710:Generated_Source\PSoC5/cyPm.c **** *
1711:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1712:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1713:Generated_Source\PSoC5/cyPm.c **** {
 2414              		.loc 1 1713 0
 2415              		.cfi_startproc
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 74


 2416              		@ args = 0, pretend = 0, frame = 0
 2417              		@ frame_needed = 1, uses_anonymous_args = 0
 2418              		@ link register save eliminated.
 2419 0000 80B4     		push	{r7}
 2420              		.cfi_def_cfa_offset 4
 2421              		.cfi_offset 7, -4
 2422 0002 00AF     		add	r7, sp, #0
 2423              		.cfi_def_cfa_register 7
1714:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1715:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2424              		.loc 1 1715 0
 2425 0004 424B     		ldr	r3, .L128
 2426 0006 434A     		ldr	r2, .L128+4
 2427 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2428 000a 1A70     		strb	r2, [r3]
1716:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2429              		.loc 1 1716 0
 2430 000c 424B     		ldr	r3, .L128+8
 2431 000e 414A     		ldr	r2, .L128+4
 2432 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2433 0012 1A70     		strb	r2, [r3]
1717:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2434              		.loc 1 1717 0
 2435 0014 414B     		ldr	r3, .L128+12
 2436 0016 3F4A     		ldr	r2, .L128+4
 2437 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2438 001a 1A70     		strb	r2, [r3]
1718:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2439              		.loc 1 1718 0
 2440 001c 404B     		ldr	r3, .L128+16
 2441 001e 3D4A     		ldr	r2, .L128+4
 2442 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2443 0022 1A70     		strb	r2, [r3]
1719:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2444              		.loc 1 1719 0
 2445 0024 3F4B     		ldr	r3, .L128+20
 2446 0026 3B4A     		ldr	r2, .L128+4
 2447 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2448 002a 1A70     		strb	r2, [r3]
1720:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2449              		.loc 1 1720 0
 2450 002c 3E4B     		ldr	r3, .L128+24
 2451 002e 394A     		ldr	r2, .L128+4
 2452 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2453 0032 1A70     		strb	r2, [r3]
1721:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2454              		.loc 1 1721 0
 2455 0034 3D4B     		ldr	r3, .L128+28
 2456 0036 374A     		ldr	r2, .L128+4
 2457 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2458 003a 1A70     		strb	r2, [r3]
1722:Generated_Source\PSoC5/cyPm.c **** 
1723:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2459              		.loc 1 1723 0
 2460 003c 3C4B     		ldr	r3, .L128+32
 2461 003e 354A     		ldr	r2, .L128+4
 2462 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 75


 2463 0042 1A70     		strb	r2, [r3]
1724:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2464              		.loc 1 1724 0
 2465 0044 3B4B     		ldr	r3, .L128+36
 2466 0046 334A     		ldr	r2, .L128+4
 2467 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2468 004a 1A70     		strb	r2, [r3]
1725:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2469              		.loc 1 1725 0
 2470 004c 3A4B     		ldr	r3, .L128+40
 2471 004e 314A     		ldr	r2, .L128+4
 2472 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2473 0052 1A70     		strb	r2, [r3]
1726:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2474              		.loc 1 1726 0
 2475 0054 394B     		ldr	r3, .L128+44
 2476 0056 2F4A     		ldr	r2, .L128+4
 2477 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2478 005a 1A70     		strb	r2, [r3]
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2479              		.loc 1 1727 0
 2480 005c 384B     		ldr	r3, .L128+48
 2481 005e 2D4A     		ldr	r2, .L128+4
 2482 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2483 0062 1A70     		strb	r2, [r3]
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2484              		.loc 1 1728 0
 2485 0064 374B     		ldr	r3, .L128+52
 2486 0066 2B4A     		ldr	r2, .L128+4
 2487 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2488 006a 1A70     		strb	r2, [r3]
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2489              		.loc 1 1729 0
 2490 006c 364B     		ldr	r3, .L128+56
 2491 006e 294A     		ldr	r2, .L128+4
 2492 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2493 0072 1A70     		strb	r2, [r3]
1730:Generated_Source\PSoC5/cyPm.c **** 
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2494              		.loc 1 1731 0
 2495 0074 354B     		ldr	r3, .L128+60
 2496 0076 274A     		ldr	r2, .L128+4
 2497 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2498 007a 1A70     		strb	r2, [r3]
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2499              		.loc 1 1732 0
 2500 007c 344B     		ldr	r3, .L128+64
 2501 007e 254A     		ldr	r2, .L128+4
 2502 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2503 0082 1A70     		strb	r2, [r3]
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2504              		.loc 1 1733 0
 2505 0084 334B     		ldr	r3, .L128+68
 2506 0086 234A     		ldr	r2, .L128+4
 2507 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2508 008a 1A70     		strb	r2, [r3]
1734:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 76


 2509              		.loc 1 1734 0
 2510 008c 324B     		ldr	r3, .L128+72
 2511 008e 214A     		ldr	r2, .L128+4
 2512 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2513 0092 1A70     		strb	r2, [r3]
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2514              		.loc 1 1735 0
 2515 0094 314B     		ldr	r3, .L128+76
 2516 0096 1F4A     		ldr	r2, .L128+4
 2517 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2518 009a 1A70     		strb	r2, [r3]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2519              		.loc 1 1736 0
 2520 009c 304B     		ldr	r3, .L128+80
 2521 009e 1D4A     		ldr	r2, .L128+4
 2522 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2523 00a2 1A70     		strb	r2, [r3]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2524              		.loc 1 1737 0
 2525 00a4 2F4B     		ldr	r3, .L128+84
 2526 00a6 1B4A     		ldr	r2, .L128+4
 2527 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2528 00aa 1A70     		strb	r2, [r3]
1738:Generated_Source\PSoC5/cyPm.c **** 
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2529              		.loc 1 1739 0
 2530 00ac 2E4B     		ldr	r3, .L128+88
 2531 00ae 194A     		ldr	r2, .L128+4
 2532 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2533 00b2 1A70     		strb	r2, [r3]
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2534              		.loc 1 1740 0
 2535 00b4 2D4B     		ldr	r3, .L128+92
 2536 00b6 174A     		ldr	r2, .L128+4
 2537 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2538 00ba 1A70     		strb	r2, [r3]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2539              		.loc 1 1741 0
 2540 00bc 2C4B     		ldr	r3, .L128+96
 2541 00be 154A     		ldr	r2, .L128+4
 2542 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2543 00c4 1A70     		strb	r2, [r3]
1742:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2544              		.loc 1 1742 0
 2545 00c6 2B4B     		ldr	r3, .L128+100
 2546 00c8 124A     		ldr	r2, .L128+4
 2547 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2548 00ce 1A70     		strb	r2, [r3]
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2549              		.loc 1 1743 0
 2550 00d0 294B     		ldr	r3, .L128+104
 2551 00d2 104A     		ldr	r2, .L128+4
 2552 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2553 00d8 1A70     		strb	r2, [r3]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2554              		.loc 1 1744 0
 2555 00da 284B     		ldr	r3, .L128+108
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 77


 2556 00dc 0D4A     		ldr	r2, .L128+4
 2557 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2558 00e2 1A70     		strb	r2, [r3]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2559              		.loc 1 1745 0
 2560 00e4 264B     		ldr	r3, .L128+112
 2561 00e6 0B4A     		ldr	r2, .L128+4
 2562 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2563 00ec 1A70     		strb	r2, [r3]
1746:Generated_Source\PSoC5/cyPm.c **** 
1747:Generated_Source\PSoC5/cyPm.c **** 
1748:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1749:Generated_Source\PSoC5/cyPm.c **** 
1750:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1751:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1752:Generated_Source\PSoC5/cyPm.c ****         {
1753:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1754:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1755:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1756:Generated_Source\PSoC5/cyPm.c **** 
1757:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1758:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1759:Generated_Source\PSoC5/cyPm.c ****         }
1760:Generated_Source\PSoC5/cyPm.c **** 
1761:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1762:Generated_Source\PSoC5/cyPm.c **** 
1763:Generated_Source\PSoC5/cyPm.c **** 
1764:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1765:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2564              		.loc 1 1765 0
 2565 00ee 094B     		ldr	r3, .L128+4
 2566 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2567 00f4 012B     		cmp	r3, #1
 2568 00f6 07D1     		bne	.L126
1766:Generated_Source\PSoC5/cyPm.c ****     {
1767:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2569              		.loc 1 1767 0
 2570 00f8 224A     		ldr	r2, .L128+116
 2571 00fa 224B     		ldr	r3, .L128+116
 2572 00fc 1B78     		ldrb	r3, [r3]
 2573 00fe DBB2     		uxtb	r3, r3
 2574 0100 43F00803 		orr	r3, r3, #8
 2575 0104 DBB2     		uxtb	r3, r3
 2576 0106 1370     		strb	r3, [r2]
 2577              	.L126:
1768:Generated_Source\PSoC5/cyPm.c ****     }
1769:Generated_Source\PSoC5/cyPm.c **** }
 2578              		.loc 1 1769 0
 2579 0108 BD46     		mov	sp, r7
 2580              		.cfi_def_cfa_register 13
 2581              		@ sp needed
 2582 010a 5DF8047B 		ldr	r7, [sp], #4
 2583              		.cfi_restore 7
 2584              		.cfi_def_cfa_offset 0
 2585 010e 7047     		bx	lr
 2586              	.L129:
 2587              		.align	2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 78


 2588              	.L128:
 2589 0110 005A0040 		.word	1073764864
 2590 0114 00000000 		.word	cyPmBackup
 2591 0118 025A0040 		.word	1073764866
 2592 011c 035A0040 		.word	1073764867
 2593 0120 045A0040 		.word	1073764868
 2594 0124 065A0040 		.word	1073764870
 2595 0128 085A0040 		.word	1073764872
 2596 012c 0A5A0040 		.word	1073764874
 2597 0130 105A0040 		.word	1073764880
 2598 0134 125A0040 		.word	1073764882
 2599 0138 135A0040 		.word	1073764883
 2600 013c 145A0040 		.word	1073764884
 2601 0140 165A0040 		.word	1073764886
 2602 0144 185A0040 		.word	1073764888
 2603 0148 1A5A0040 		.word	1073764890
 2604 014c 205A0040 		.word	1073764896
 2605 0150 225A0040 		.word	1073764898
 2606 0154 235A0040 		.word	1073764899
 2607 0158 245A0040 		.word	1073764900
 2608 015c 265A0040 		.word	1073764902
 2609 0160 285A0040 		.word	1073764904
 2610 0164 2A5A0040 		.word	1073764906
 2611 0168 305A0040 		.word	1073764912
 2612 016c 325A0040 		.word	1073764914
 2613 0170 335A0040 		.word	1073764915
 2614 0174 345A0040 		.word	1073764916
 2615 0178 365A0040 		.word	1073764918
 2616 017c 385A0040 		.word	1073764920
 2617 0180 3A5A0040 		.word	1073764922
 2618 0184 22430040 		.word	1073759010
 2619              		.cfi_endproc
 2620              	.LFE13:
 2621              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2622              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2623              		.align	2
 2624              		.thumb
 2625              		.thumb_func
 2626              		.type	CyPmHviLviSaveDisable, %function
 2627              	CyPmHviLviSaveDisable:
 2628              	.LFB14:
1770:Generated_Source\PSoC5/cyPm.c **** 
1771:Generated_Source\PSoC5/cyPm.c **** 
1772:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1773:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1774:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1775:Generated_Source\PSoC5/cyPm.c **** *
1776:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1777:Generated_Source\PSoC5/cyPm.c **** *
1778:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1779:Generated_Source\PSoC5/cyPm.c **** *  No
1780:Generated_Source\PSoC5/cyPm.c **** *
1781:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1782:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1783:Generated_Source\PSoC5/cyPm.c **** {
 2629              		.loc 1 1783 0
 2630              		.cfi_startproc
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 79


 2631              		@ args = 0, pretend = 0, frame = 0
 2632              		@ frame_needed = 1, uses_anonymous_args = 0
 2633 0000 80B5     		push	{r7, lr}
 2634              		.cfi_def_cfa_offset 8
 2635              		.cfi_offset 7, -8
 2636              		.cfi_offset 14, -4
 2637 0002 00AF     		add	r7, sp, #0
 2638              		.cfi_def_cfa_register 7
1784:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2639              		.loc 1 1784 0
 2640 0004 2F4B     		ldr	r3, .L137
 2641 0006 1B78     		ldrb	r3, [r3]
 2642 0008 DBB2     		uxtb	r3, r3
 2643 000a 03F00103 		and	r3, r3, #1
 2644 000e 002B     		cmp	r3, #0
 2645 0010 1DD0     		beq	.L131
1785:Generated_Source\PSoC5/cyPm.c ****     {
1786:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2646              		.loc 1 1786 0
 2647 0012 2D4B     		ldr	r3, .L137+4
 2648 0014 0122     		movs	r2, #1
 2649 0016 83F82520 		strb	r2, [r3, #37]
1787:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2650              		.loc 1 1787 0
 2651 001a 2C4B     		ldr	r3, .L137+8
 2652 001c 1B78     		ldrb	r3, [r3]
 2653 001e DBB2     		uxtb	r3, r3
 2654 0020 03F00F03 		and	r3, r3, #15
 2655 0024 DAB2     		uxtb	r2, r3
 2656 0026 284B     		ldr	r3, .L137+4
 2657 0028 83F82620 		strb	r2, [r3, #38]
1788:Generated_Source\PSoC5/cyPm.c **** 
1789:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1790:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2658              		.loc 1 1790 0
 2659 002c 284B     		ldr	r3, .L137+12
 2660 002e 1B78     		ldrb	r3, [r3]
 2661 0030 DBB2     		uxtb	r3, r3
 2662 0032 03F04003 		and	r3, r3, #64
1791:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2663              		.loc 1 1791 0
 2664 0036 002B     		cmp	r3, #0
 2665 0038 14BF     		ite	ne
 2666 003a 0123     		movne	r3, #1
 2667 003c 0023     		moveq	r3, #0
 2668 003e DBB2     		uxtb	r3, r3
 2669 0040 1A46     		mov	r2, r3
1790:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2670              		.loc 1 1790 0
 2671 0042 214B     		ldr	r3, .L137+4
 2672 0044 83F82A20 		strb	r2, [r3, #42]
1792:Generated_Source\PSoC5/cyPm.c **** 
1793:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2673              		.loc 1 1793 0
 2674 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2675 004c 03E0     		b	.L132
 2676              	.L131:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 80


1794:Generated_Source\PSoC5/cyPm.c ****     }
1795:Generated_Source\PSoC5/cyPm.c ****     else
1796:Generated_Source\PSoC5/cyPm.c ****     {
1797:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2677              		.loc 1 1797 0
 2678 004e 1E4B     		ldr	r3, .L137+4
 2679 0050 0022     		movs	r2, #0
 2680 0052 83F82520 		strb	r2, [r3, #37]
 2681              	.L132:
1798:Generated_Source\PSoC5/cyPm.c ****     }
1799:Generated_Source\PSoC5/cyPm.c **** 
1800:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2682              		.loc 1 1800 0
 2683 0056 1B4B     		ldr	r3, .L137
 2684 0058 1B78     		ldrb	r3, [r3]
 2685 005a DBB2     		uxtb	r3, r3
 2686 005c 03F00203 		and	r3, r3, #2
 2687 0060 002B     		cmp	r3, #0
 2688 0062 18D0     		beq	.L133
1801:Generated_Source\PSoC5/cyPm.c ****     {
1802:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2689              		.loc 1 1802 0
 2690 0064 184B     		ldr	r3, .L137+4
 2691 0066 0122     		movs	r2, #1
 2692 0068 83F82720 		strb	r2, [r3, #39]
1803:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2693              		.loc 1 1803 0
 2694 006c 174B     		ldr	r3, .L137+8
 2695 006e 1B78     		ldrb	r3, [r3]
 2696 0070 DBB2     		uxtb	r3, r3
 2697 0072 1B09     		lsrs	r3, r3, #4
 2698 0074 DAB2     		uxtb	r2, r3
 2699 0076 144B     		ldr	r3, .L137+4
 2700 0078 83F82820 		strb	r2, [r3, #40]
1804:Generated_Source\PSoC5/cyPm.c **** 
1805:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1806:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2701              		.loc 1 1806 0
 2702 007c 144B     		ldr	r3, .L137+12
 2703 007e 1B78     		ldrb	r3, [r3]
 2704 0080 DBB2     		uxtb	r3, r3
 2705 0082 DBB2     		uxtb	r3, r3
1807:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2706              		.loc 1 1807 0
 2707 0084 DB09     		lsrs	r3, r3, #7
 2708 0086 DBB2     		uxtb	r3, r3
 2709 0088 1A46     		mov	r2, r3
1806:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2710              		.loc 1 1806 0
 2711 008a 0F4B     		ldr	r3, .L137+4
 2712 008c 83F82B20 		strb	r2, [r3, #43]
1808:Generated_Source\PSoC5/cyPm.c **** 
1809:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2713              		.loc 1 1809 0
 2714 0090 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2715 0094 03E0     		b	.L134
 2716              	.L133:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 81


1810:Generated_Source\PSoC5/cyPm.c ****     }
1811:Generated_Source\PSoC5/cyPm.c ****     else
1812:Generated_Source\PSoC5/cyPm.c ****     {
1813:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2717              		.loc 1 1813 0
 2718 0096 0C4B     		ldr	r3, .L137+4
 2719 0098 0022     		movs	r2, #0
 2720 009a 83F82720 		strb	r2, [r3, #39]
 2721              	.L134:
1814:Generated_Source\PSoC5/cyPm.c ****     }
1815:Generated_Source\PSoC5/cyPm.c **** 
1816:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2722              		.loc 1 1816 0
 2723 009e 094B     		ldr	r3, .L137
 2724 00a0 1B78     		ldrb	r3, [r3]
 2725 00a2 DBB2     		uxtb	r3, r3
 2726 00a4 03F00403 		and	r3, r3, #4
 2727 00a8 002B     		cmp	r3, #0
 2728 00aa 06D0     		beq	.L135
1817:Generated_Source\PSoC5/cyPm.c ****     {
1818:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2729              		.loc 1 1818 0
 2730 00ac 064B     		ldr	r3, .L137+4
 2731 00ae 0122     		movs	r2, #1
 2732 00b0 83F82920 		strb	r2, [r3, #41]
1819:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2733              		.loc 1 1819 0
 2734 00b4 FFF7FEFF 		bl	CyVdHvAnalogDisable
 2735 00b8 03E0     		b	.L130
 2736              	.L135:
1820:Generated_Source\PSoC5/cyPm.c ****     }
1821:Generated_Source\PSoC5/cyPm.c ****     else
1822:Generated_Source\PSoC5/cyPm.c ****     {
1823:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 2737              		.loc 1 1823 0
 2738 00ba 034B     		ldr	r3, .L137+4
 2739 00bc 0022     		movs	r2, #0
 2740 00be 83F82920 		strb	r2, [r3, #41]
 2741              	.L130:
1824:Generated_Source\PSoC5/cyPm.c ****     }
1825:Generated_Source\PSoC5/cyPm.c **** }
 2742              		.loc 1 1825 0
 2743 00c2 80BD     		pop	{r7, pc}
 2744              	.L138:
 2745              		.align	2
 2746              	.L137:
 2747 00c4 F5460040 		.word	1073759989
 2748 00c8 00000000 		.word	cyPmBackup
 2749 00cc F4460040 		.word	1073759988
 2750 00d0 F7460040 		.word	1073759991
 2751              		.cfi_endproc
 2752              	.LFE14:
 2753              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2754              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2755              		.align	2
 2756              		.thumb
 2757              		.thumb_func
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 82


 2758              		.type	CyPmHviLviRestore, %function
 2759              	CyPmHviLviRestore:
 2760              	.LFB15:
1826:Generated_Source\PSoC5/cyPm.c **** 
1827:Generated_Source\PSoC5/cyPm.c **** 
1828:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1829:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1830:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1831:Generated_Source\PSoC5/cyPm.c **** *
1832:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1833:Generated_Source\PSoC5/cyPm.c **** *
1834:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1835:Generated_Source\PSoC5/cyPm.c **** *  No
1836:Generated_Source\PSoC5/cyPm.c **** *
1837:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1838:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1839:Generated_Source\PSoC5/cyPm.c **** {
 2761              		.loc 1 1839 0
 2762              		.cfi_startproc
 2763              		@ args = 0, pretend = 0, frame = 0
 2764              		@ frame_needed = 1, uses_anonymous_args = 0
 2765 0000 80B5     		push	{r7, lr}
 2766              		.cfi_def_cfa_offset 8
 2767              		.cfi_offset 7, -8
 2768              		.cfi_offset 14, -4
 2769 0002 00AF     		add	r7, sp, #0
 2770              		.cfi_def_cfa_register 7
1840:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1841:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2771              		.loc 1 1841 0
 2772 0004 124B     		ldr	r3, .L143
 2773 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2774 000a 012B     		cmp	r3, #1
 2775 000c 09D1     		bne	.L140
1842:Generated_Source\PSoC5/cyPm.c ****     {
1843:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2776              		.loc 1 1843 0
 2777 000e 104B     		ldr	r3, .L143
 2778 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
 2779 0014 0E4B     		ldr	r3, .L143
 2780 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2781 001a 1046     		mov	r0, r2
 2782 001c 1946     		mov	r1, r3
 2783 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2784              	.L140:
1844:Generated_Source\PSoC5/cyPm.c ****     }
1845:Generated_Source\PSoC5/cyPm.c **** 
1846:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2785              		.loc 1 1846 0
 2786 0022 0B4B     		ldr	r3, .L143
 2787 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2788 0028 012B     		cmp	r3, #1
 2789 002a 09D1     		bne	.L141
1847:Generated_Source\PSoC5/cyPm.c ****     {
1848:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2790              		.loc 1 1848 0
 2791 002c 084B     		ldr	r3, .L143
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 83


 2792 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2793 0032 074B     		ldr	r3, .L143
 2794 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2795 0038 1046     		mov	r0, r2
 2796 003a 1946     		mov	r1, r3
 2797 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2798              	.L141:
1849:Generated_Source\PSoC5/cyPm.c ****     }
1850:Generated_Source\PSoC5/cyPm.c **** 
1851:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2799              		.loc 1 1851 0
 2800 0040 034B     		ldr	r3, .L143
 2801 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2802 0046 012B     		cmp	r3, #1
 2803 0048 01D1     		bne	.L139
1852:Generated_Source\PSoC5/cyPm.c ****     {
1853:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2804              		.loc 1 1853 0
 2805 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2806              	.L139:
1854:Generated_Source\PSoC5/cyPm.c ****     }
1855:Generated_Source\PSoC5/cyPm.c **** }
 2807              		.loc 1 1855 0
 2808 004e 80BD     		pop	{r7, pc}
 2809              	.L144:
 2810              		.align	2
 2811              	.L143:
 2812 0050 00000000 		.word	cyPmBackup
 2813              		.cfi_endproc
 2814              	.LFE15:
 2815              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2816              		.bss
 2817              	interruptStatus.4852:
 2818 0042 00       		.space	1
 2819 0043 00       		.text
 2820              	.Letext0:
 2821              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2822              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2823              		.section	.debug_info,"",%progbits
 2824              	.Ldebug_info0:
 2825 0000 5D050000 		.4byte	0x55d
 2826 0004 0400     		.2byte	0x4
 2827 0006 00000000 		.4byte	.Ldebug_abbrev0
 2828 000a 04       		.byte	0x4
 2829 000b 01       		.uleb128 0x1
 2830 000c D2020000 		.4byte	.LASF86
 2831 0010 01       		.byte	0x1
 2832 0011 0E020000 		.4byte	.LASF87
 2833 0015 F3030000 		.4byte	.LASF88
 2834 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2835 001d 00000000 		.4byte	0
 2836 0021 00000000 		.4byte	.Ldebug_line0
 2837 0025 02       		.uleb128 0x2
 2838 0026 01       		.byte	0x1
 2839 0027 06       		.byte	0x6
 2840 0028 EE000000 		.4byte	.LASF0
 2841 002c 02       		.uleb128 0x2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 84


 2842 002d 01       		.byte	0x1
 2843 002e 08       		.byte	0x8
 2844 002f 9E030000 		.4byte	.LASF1
 2845 0033 02       		.uleb128 0x2
 2846 0034 02       		.byte	0x2
 2847 0035 05       		.byte	0x5
 2848 0036 D7030000 		.4byte	.LASF2
 2849 003a 02       		.uleb128 0x2
 2850 003b 02       		.byte	0x2
 2851 003c 07       		.byte	0x7
 2852 003d EF010000 		.4byte	.LASF3
 2853 0041 02       		.uleb128 0x2
 2854 0042 04       		.byte	0x4
 2855 0043 05       		.byte	0x5
 2856 0044 19010000 		.4byte	.LASF4
 2857 0048 02       		.uleb128 0x2
 2858 0049 04       		.byte	0x4
 2859 004a 07       		.byte	0x7
 2860 004b 95010000 		.4byte	.LASF5
 2861 004f 02       		.uleb128 0x2
 2862 0050 08       		.byte	0x8
 2863 0051 05       		.byte	0x5
 2864 0052 E0000000 		.4byte	.LASF6
 2865 0056 02       		.uleb128 0x2
 2866 0057 08       		.byte	0x8
 2867 0058 07       		.byte	0x7
 2868 0059 6F000000 		.4byte	.LASF7
 2869 005d 03       		.uleb128 0x3
 2870 005e 04       		.byte	0x4
 2871 005f 05       		.byte	0x5
 2872 0060 696E7400 		.ascii	"int\000"
 2873 0064 02       		.uleb128 0x2
 2874 0065 04       		.byte	0x4
 2875 0066 07       		.byte	0x7
 2876 0067 77010000 		.4byte	.LASF8
 2877 006b 04       		.uleb128 0x4
 2878 006c 34010000 		.4byte	.LASF9
 2879 0070 02       		.byte	0x2
 2880 0071 9201     		.2byte	0x192
 2881 0073 2C000000 		.4byte	0x2c
 2882 0077 04       		.uleb128 0x4
 2883 0078 00000000 		.4byte	.LASF10
 2884 007c 02       		.byte	0x2
 2885 007d 9301     		.2byte	0x193
 2886 007f 3A000000 		.4byte	0x3a
 2887 0083 04       		.uleb128 0x4
 2888 0084 41010000 		.4byte	.LASF11
 2889 0088 02       		.byte	0x2
 2890 0089 9401     		.2byte	0x194
 2891 008b 48000000 		.4byte	0x48
 2892 008f 02       		.uleb128 0x2
 2893 0090 04       		.byte	0x4
 2894 0091 04       		.byte	0x4
 2895 0092 6A030000 		.4byte	.LASF12
 2896 0096 02       		.uleb128 0x2
 2897 0097 08       		.byte	0x8
 2898 0098 04       		.byte	0x4
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 85


 2899 0099 3A010000 		.4byte	.LASF13
 2900 009d 02       		.uleb128 0x2
 2901 009e 01       		.byte	0x1
 2902 009f 08       		.byte	0x8
 2903 00a0 55040000 		.4byte	.LASF14
 2904 00a4 04       		.uleb128 0x4
 2905 00a5 EE040000 		.4byte	.LASF15
 2906 00a9 02       		.byte	0x2
 2907 00aa 3402     		.2byte	0x234
 2908 00ac 48000000 		.4byte	0x48
 2909 00b0 04       		.uleb128 0x4
 2910 00b1 8D030000 		.4byte	.LASF16
 2911 00b5 02       		.byte	0x2
 2912 00b6 3C02     		.2byte	0x23c
 2913 00b8 BC000000 		.4byte	0xbc
 2914 00bc 05       		.uleb128 0x5
 2915 00bd 6B000000 		.4byte	0x6b
 2916 00c1 02       		.uleb128 0x2
 2917 00c2 04       		.byte	0x4
 2918 00c3 07       		.byte	0x7
 2919 00c4 8B020000 		.4byte	.LASF17
 2920 00c8 06       		.uleb128 0x6
 2921 00c9 AE010000 		.4byte	.LASF34
 2922 00cd 12       		.byte	0x12
 2923 00ce 03       		.byte	0x3
 2924 00cf F8       		.byte	0xf8
 2925 00d0 93010000 		.4byte	0x193
 2926 00d4 07       		.uleb128 0x7
 2927 00d5 B7020000 		.4byte	.LASF18
 2928 00d9 03       		.byte	0x3
 2929 00da FB       		.byte	0xfb
 2930 00db 6B000000 		.4byte	0x6b
 2931 00df 00       		.byte	0
 2932 00e0 07       		.uleb128 0x7
 2933 00e1 BE020000 		.4byte	.LASF19
 2934 00e5 03       		.byte	0x3
 2935 00e6 FC       		.byte	0xfc
 2936 00e7 6B000000 		.4byte	0x6b
 2937 00eb 01       		.byte	0x1
 2938 00ec 07       		.uleb128 0x7
 2939 00ed 31000000 		.4byte	.LASF20
 2940 00f1 03       		.byte	0x3
 2941 00f2 FD       		.byte	0xfd
 2942 00f3 6B000000 		.4byte	0x6b
 2943 00f7 02       		.byte	0x2
 2944 00f8 07       		.uleb128 0x7
 2945 00f9 8D010000 		.4byte	.LASF21
 2946 00fd 03       		.byte	0x3
 2947 00fe FE       		.byte	0xfe
 2948 00ff 6B000000 		.4byte	0x6b
 2949 0103 03       		.byte	0x3
 2950 0104 07       		.uleb128 0x7
 2951 0105 AF000000 		.4byte	.LASF22
 2952 0109 03       		.byte	0x3
 2953 010a FF       		.byte	0xff
 2954 010b 6B000000 		.4byte	0x6b
 2955 010f 04       		.byte	0x4
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 86


 2956 0110 08       		.uleb128 0x8
 2957 0111 F7040000 		.4byte	.LASF23
 2958 0115 03       		.byte	0x3
 2959 0116 0001     		.2byte	0x100
 2960 0118 6B000000 		.4byte	0x6b
 2961 011c 05       		.byte	0x5
 2962 011d 08       		.uleb128 0x8
 2963 011e 23050000 		.4byte	.LASF24
 2964 0122 03       		.byte	0x3
 2965 0123 0101     		.2byte	0x101
 2966 0125 6B000000 		.4byte	0x6b
 2967 0129 06       		.byte	0x6
 2968 012a 08       		.uleb128 0x8
 2969 012b 60030000 		.4byte	.LASF25
 2970 012f 03       		.byte	0x3
 2971 0130 0201     		.2byte	0x102
 2972 0132 6B000000 		.4byte	0x6b
 2973 0136 07       		.byte	0x7
 2974 0137 08       		.uleb128 0x8
 2975 0138 66020000 		.4byte	.LASF26
 2976 013c 03       		.byte	0x3
 2977 013d 0301     		.2byte	0x103
 2978 013f 6B000000 		.4byte	0x6b
 2979 0143 08       		.byte	0x8
 2980 0144 08       		.uleb128 0x8
 2981 0145 13010000 		.4byte	.LASF27
 2982 0149 03       		.byte	0x3
 2983 014a 0401     		.2byte	0x104
 2984 014c 6B000000 		.4byte	0x6b
 2985 0150 09       		.byte	0x9
 2986 0151 08       		.uleb128 0x8
 2987 0152 52000000 		.4byte	.LASF28
 2988 0156 03       		.byte	0x3
 2989 0157 0501     		.2byte	0x105
 2990 0159 6B000000 		.4byte	0x6b
 2991 015d 0A       		.byte	0xa
 2992 015e 08       		.uleb128 0x8
 2993 015f FA000000 		.4byte	.LASF29
 2994 0163 03       		.byte	0x3
 2995 0164 0601     		.2byte	0x106
 2996 0166 77000000 		.4byte	0x77
 2997 016a 0C       		.byte	0xc
 2998 016b 08       		.uleb128 0x8
 2999 016c BC030000 		.4byte	.LASF30
 3000 0170 03       		.byte	0x3
 3001 0171 0701     		.2byte	0x107
 3002 0173 6B000000 		.4byte	0x6b
 3003 0177 0E       		.byte	0xe
 3004 0178 08       		.uleb128 0x8
 3005 0179 48010000 		.4byte	.LASF31
 3006 017d 03       		.byte	0x3
 3007 017e 0801     		.2byte	0x108
 3008 0180 6B000000 		.4byte	0x6b
 3009 0184 0F       		.byte	0xf
 3010 0185 08       		.uleb128 0x8
 3011 0186 A6040000 		.4byte	.LASF32
 3012 018a 03       		.byte	0x3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 87


 3013 018b 0901     		.2byte	0x109
 3014 018d 6B000000 		.4byte	0x6b
 3015 0191 10       		.byte	0x10
 3016 0192 00       		.byte	0
 3017 0193 04       		.uleb128 0x4
 3018 0194 D5010000 		.4byte	.LASF33
 3019 0198 03       		.byte	0x3
 3020 0199 0B01     		.2byte	0x10b
 3021 019b C8000000 		.4byte	0xc8
 3022 019f 09       		.uleb128 0x9
 3023 01a0 C4010000 		.4byte	.LASF35
 3024 01a4 2F       		.byte	0x2f
 3025 01a5 03       		.byte	0x3
 3026 01a6 0E01     		.2byte	0x10e
 3027 01a8 B1020000 		.4byte	0x2b1
 3028 01ac 08       		.uleb128 0x8
 3029 01ad D3000000 		.4byte	.LASF36
 3030 01b1 03       		.byte	0x3
 3031 01b2 1001     		.2byte	0x110
 3032 01b4 6B000000 		.4byte	0x6b
 3033 01b8 00       		.byte	0
 3034 01b9 08       		.uleb128 0x8
 3035 01ba CB030000 		.4byte	.LASF37
 3036 01be 03       		.byte	0x3
 3037 01bf 1101     		.2byte	0x111
 3038 01c1 6B000000 		.4byte	0x6b
 3039 01c5 01       		.byte	0x1
 3040 01c6 08       		.uleb128 0x8
 3041 01c7 47040000 		.4byte	.LASF38
 3042 01cb 03       		.byte	0x3
 3043 01cc 1201     		.2byte	0x112
 3044 01ce 6B000000 		.4byte	0x6b
 3045 01d2 02       		.byte	0x2
 3046 01d3 08       		.uleb128 0x8
 3047 01d4 7F020000 		.4byte	.LASF39
 3048 01d8 03       		.byte	0x3
 3049 01d9 1401     		.2byte	0x114
 3050 01db 6B000000 		.4byte	0x6b
 3051 01df 03       		.byte	0x3
 3052 01e0 08       		.uleb128 0x8
 3053 01e1 2C020000 		.4byte	.LASF40
 3054 01e5 03       		.byte	0x3
 3055 01e6 1E01     		.2byte	0x11e
 3056 01e8 6B000000 		.4byte	0x6b
 3057 01ec 04       		.byte	0x4
 3058 01ed 08       		.uleb128 0x8
 3059 01ee 37020000 		.4byte	.LASF41
 3060 01f2 03       		.byte	0x3
 3061 01f3 1F01     		.2byte	0x11f
 3062 01f5 6B000000 		.4byte	0x6b
 3063 01f9 05       		.byte	0x5
 3064 01fa 08       		.uleb128 0x8
 3065 01fb 42020000 		.4byte	.LASF42
 3066 01ff 03       		.byte	0x3
 3067 0200 2001     		.2byte	0x120
 3068 0202 6B000000 		.4byte	0x6b
 3069 0206 06       		.byte	0x6
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 88


 3070 0207 08       		.uleb128 0x8
 3071 0208 19000000 		.4byte	.LASF43
 3072 020c 03       		.byte	0x3
 3073 020d 2201     		.2byte	0x122
 3074 020f 6B000000 		.4byte	0x6b
 3075 0213 07       		.byte	0x7
 3076 0214 08       		.uleb128 0x8
 3077 0215 25000000 		.4byte	.LASF44
 3078 0219 03       		.byte	0x3
 3079 021a 2301     		.2byte	0x123
 3080 021c 6B000000 		.4byte	0x6b
 3081 0220 08       		.byte	0x8
 3082 0221 08       		.uleb128 0x8
 3083 0222 84010000 		.4byte	.LASF45
 3084 0226 03       		.byte	0x3
 3085 0227 2501     		.2byte	0x125
 3086 0229 B1020000 		.4byte	0x2b1
 3087 022d 09       		.byte	0x9
 3088 022e 08       		.uleb128 0x8
 3089 022f A7010000 		.4byte	.LASF46
 3090 0233 03       		.byte	0x3
 3091 0234 2801     		.2byte	0x128
 3092 0236 6B000000 		.4byte	0x6b
 3093 023a 25       		.byte	0x25
 3094 023b 08       		.uleb128 0x8
 3095 023c 1A050000 		.4byte	.LASF47
 3096 0240 03       		.byte	0x3
 3097 0241 2901     		.2byte	0x129
 3098 0243 6B000000 		.4byte	0x6b
 3099 0247 26       		.byte	0x26
 3100 0248 08       		.uleb128 0x8
 3101 0249 CD040000 		.4byte	.LASF48
 3102 024d 03       		.byte	0x3
 3103 024e 2A01     		.2byte	0x12a
 3104 0250 6B000000 		.4byte	0x6b
 3105 0254 27       		.byte	0x27
 3106 0255 08       		.uleb128 0x8
 3107 0256 A6000000 		.4byte	.LASF49
 3108 025a 03       		.byte	0x3
 3109 025b 2B01     		.2byte	0x12b
 3110 025d 6B000000 		.4byte	0x6b
 3111 0261 28       		.byte	0x28
 3112 0262 08       		.uleb128 0x8
 3113 0263 CC000000 		.4byte	.LASF50
 3114 0267 03       		.byte	0x3
 3115 0268 2C01     		.2byte	0x12c
 3116 026a 6B000000 		.4byte	0x6b
 3117 026e 29       		.byte	0x29
 3118 026f 08       		.uleb128 0x8
 3119 0270 7A030000 		.4byte	.LASF51
 3120 0274 03       		.byte	0x3
 3121 0275 2D01     		.2byte	0x12d
 3122 0277 6B000000 		.4byte	0x6b
 3123 027b 2A       		.byte	0x2a
 3124 027c 08       		.uleb128 0x8
 3125 027d 07050000 		.4byte	.LASF52
 3126 0281 03       		.byte	0x3
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 89


 3127 0282 2E01     		.2byte	0x12e
 3128 0284 6B000000 		.4byte	0x6b
 3129 0288 2B       		.byte	0x2b
 3130 0289 08       		.uleb128 0x8
 3131 028a 6C010000 		.4byte	.LASF53
 3132 028e 03       		.byte	0x3
 3133 028f 3001     		.2byte	0x130
 3134 0291 6B000000 		.4byte	0x6b
 3135 0295 2C       		.byte	0x2c
 3136 0296 08       		.uleb128 0x8
 3137 0297 5A040000 		.4byte	.LASF54
 3138 029b 03       		.byte	0x3
 3139 029c 3101     		.2byte	0x131
 3140 029e 6B000000 		.4byte	0x6b
 3141 02a2 2D       		.byte	0x2d
 3142 02a3 08       		.uleb128 0x8
 3143 02a4 5A020000 		.4byte	.LASF55
 3144 02a8 03       		.byte	0x3
 3145 02a9 3301     		.2byte	0x133
 3146 02ab 6B000000 		.4byte	0x6b
 3147 02af 2E       		.byte	0x2e
 3148 02b0 00       		.byte	0
 3149 02b1 0A       		.uleb128 0xa
 3150 02b2 6B000000 		.4byte	0x6b
 3151 02b6 C1020000 		.4byte	0x2c1
 3152 02ba 0B       		.uleb128 0xb
 3153 02bb C1000000 		.4byte	0xc1
 3154 02bf 1B       		.byte	0x1b
 3155 02c0 00       		.byte	0
 3156 02c1 04       		.uleb128 0x4
 3157 02c2 3E000000 		.4byte	.LASF56
 3158 02c6 03       		.byte	0x3
 3159 02c7 3501     		.2byte	0x135
 3160 02c9 9F010000 		.4byte	0x19f
 3161 02cd 0C       		.uleb128 0xc
 3162 02ce 70020000 		.4byte	.LASF66
 3163 02d2 01       		.byte	0x1
 3164 02d3 49       		.byte	0x49
 3165 02d4 00000000 		.4byte	.LFB0
 3166 02d8 84020000 		.4byte	.LFE0-.LFB0
 3167 02dc 01       		.uleb128 0x1
 3168 02dd 9C       		.byte	0x9c
 3169 02de 0D       		.uleb128 0xd
 3170 02df 5D000000 		.4byte	.LASF60
 3171 02e3 01       		.byte	0x1
 3172 02e4 0C01     		.2byte	0x10c
 3173 02e6 00000000 		.4byte	.LFB1
 3174 02ea 00030000 		.4byte	.LFE1-.LFB1
 3175 02ee 01       		.uleb128 0x1
 3176 02ef 9C       		.byte	0x9c
 3177 02f0 2F030000 		.4byte	0x32f
 3178 02f4 0E       		.uleb128 0xe
 3179 02f5 C6040000 		.4byte	.LASF57
 3180 02f9 01       		.byte	0x1
 3181 02fa 0E01     		.2byte	0x10e
 3182 02fc A4000000 		.4byte	0xa4
 3183 0300 02       		.uleb128 0x2
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 90


 3184 0301 91       		.byte	0x91
 3185 0302 70       		.sleb128 -16
 3186 0303 0F       		.uleb128 0xf
 3187 0304 6900     		.ascii	"i\000"
 3188 0306 01       		.byte	0x1
 3189 0307 0F01     		.2byte	0x10f
 3190 0309 77000000 		.4byte	0x77
 3191 030d 02       		.uleb128 0x2
 3192 030e 91       		.byte	0x91
 3193 030f 76       		.sleb128 -10
 3194 0310 0E       		.uleb128 0xe
 3195 0311 4D020000 		.4byte	.LASF58
 3196 0315 01       		.byte	0x1
 3197 0316 1001     		.2byte	0x110
 3198 0318 77000000 		.4byte	0x77
 3199 031c 02       		.uleb128 0x2
 3200 031d 91       		.byte	0x91
 3201 031e 6E       		.sleb128 -18
 3202 031f 0E       		.uleb128 0xe
 3203 0320 A4020000 		.4byte	.LASF59
 3204 0324 01       		.byte	0x1
 3205 0325 1401     		.2byte	0x114
 3206 0327 3F030000 		.4byte	0x33f
 3207 032b 02       		.uleb128 0x2
 3208 032c 91       		.byte	0x91
 3209 032d 64       		.sleb128 -28
 3210 032e 00       		.byte	0
 3211 032f 0A       		.uleb128 0xa
 3212 0330 6B000000 		.4byte	0x6b
 3213 0334 3F030000 		.4byte	0x33f
 3214 0338 0B       		.uleb128 0xb
 3215 0339 C1000000 		.4byte	0xc1
 3216 033d 06       		.byte	0x6
 3217 033e 00       		.byte	0
 3218 033f 10       		.uleb128 0x10
 3219 0340 2F030000 		.4byte	0x32f
 3220 0344 0D       		.uleb128 0xd
 3221 0345 82030000 		.4byte	.LASF61
 3222 0349 01       		.byte	0x1
 3223 034a 7102     		.2byte	0x271
 3224 034c 00000000 		.4byte	.LFB2
 3225 0350 B8000000 		.4byte	.LFE2-.LFB2
 3226 0354 01       		.uleb128 0x1
 3227 0355 9C       		.byte	0x9c
 3228 0356 79030000 		.4byte	0x379
 3229 035a 11       		.uleb128 0x11
 3230 035b E3040000 		.4byte	.LASF62
 3231 035f 01       		.byte	0x1
 3232 0360 7102     		.2byte	0x271
 3233 0362 77000000 		.4byte	0x77
 3234 0366 02       		.uleb128 0x2
 3235 0367 91       		.byte	0x91
 3236 0368 76       		.sleb128 -10
 3237 0369 11       		.uleb128 0x11
 3238 036a C5020000 		.4byte	.LASF63
 3239 036e 01       		.byte	0x1
 3240 036f 7102     		.2byte	0x271
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 91


 3241 0371 77000000 		.4byte	0x77
 3242 0375 02       		.uleb128 0x2
 3243 0376 91       		.byte	0x91
 3244 0377 74       		.sleb128 -12
 3245 0378 00       		.byte	0
 3246 0379 0D       		.uleb128 0xd
 3247 037a 70030000 		.4byte	.LASF64
 3248 037e 01       		.byte	0x1
 3249 037f 3803     		.2byte	0x338
 3250 0381 00000000 		.4byte	.LFB3
 3251 0385 70010000 		.4byte	.LFE3-.LFB3
 3252 0389 01       		.uleb128 0x1
 3253 038a 9C       		.byte	0x9c
 3254 038b BD030000 		.4byte	0x3bd
 3255 038f 11       		.uleb128 0x11
 3256 0390 E3040000 		.4byte	.LASF62
 3257 0394 01       		.byte	0x1
 3258 0395 3803     		.2byte	0x338
 3259 0397 6B000000 		.4byte	0x6b
 3260 039b 02       		.uleb128 0x2
 3261 039c 91       		.byte	0x91
 3262 039d 6F       		.sleb128 -17
 3263 039e 11       		.uleb128 0x11
 3264 039f C5020000 		.4byte	.LASF63
 3265 03a3 01       		.byte	0x1
 3266 03a4 3803     		.2byte	0x338
 3267 03a6 77000000 		.4byte	0x77
 3268 03aa 02       		.uleb128 0x2
 3269 03ab 91       		.byte	0x91
 3270 03ac 6C       		.sleb128 -20
 3271 03ad 0E       		.uleb128 0xe
 3272 03ae 04010000 		.4byte	.LASF65
 3273 03b2 01       		.byte	0x1
 3274 03b3 3A03     		.2byte	0x33a
 3275 03b5 6B000000 		.4byte	0x6b
 3276 03b9 02       		.uleb128 0x2
 3277 03ba 91       		.byte	0x91
 3278 03bb 77       		.sleb128 -9
 3279 03bc 00       		.byte	0
 3280 03bd 12       		.uleb128 0x12
 3281 03be 6A040000 		.4byte	.LASF67
 3282 03c2 01       		.byte	0x1
 3283 03c3 4704     		.2byte	0x447
 3284 03c5 00000000 		.4byte	.LFB4
 3285 03c9 0C000000 		.4byte	.LFE4-.LFB4
 3286 03cd 01       		.uleb128 0x1
 3287 03ce 9C       		.byte	0x9c
 3288 03cf 0D       		.uleb128 0xd
 3289 03d0 94020000 		.4byte	.LASF68
 3290 03d4 01       		.byte	0x1
 3291 03d5 8404     		.2byte	0x484
 3292 03d7 00000000 		.4byte	.LFB5
 3293 03db 58010000 		.4byte	.LFE5-.LFB5
 3294 03df 01       		.uleb128 0x1
 3295 03e0 9C       		.byte	0x9c
 3296 03e1 04040000 		.4byte	0x404
 3297 03e5 11       		.uleb128 0x11
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 92


 3298 03e6 C5020000 		.4byte	.LASF63
 3299 03ea 01       		.byte	0x1
 3300 03eb 8404     		.2byte	0x484
 3301 03ed 77000000 		.4byte	0x77
 3302 03f1 02       		.uleb128 0x2
 3303 03f2 91       		.byte	0x91
 3304 03f3 6E       		.sleb128 -18
 3305 03f4 0E       		.uleb128 0xe
 3306 03f5 04010000 		.4byte	.LASF65
 3307 03f9 01       		.byte	0x1
 3308 03fa 8604     		.2byte	0x486
 3309 03fc 6B000000 		.4byte	0x6b
 3310 0400 02       		.uleb128 0x2
 3311 0401 91       		.byte	0x91
 3312 0402 77       		.sleb128 -9
 3313 0403 00       		.byte	0
 3314 0404 13       		.uleb128 0x13
 3315 0405 97040000 		.4byte	.LASF89
 3316 0409 01       		.byte	0x1
 3317 040a 0505     		.2byte	0x505
 3318 040c 6B000000 		.4byte	0x6b
 3319 0410 00000000 		.4byte	.LFB6
 3320 0414 5C000000 		.4byte	.LFE6-.LFB6
 3321 0418 01       		.uleb128 0x1
 3322 0419 9C       		.byte	0x9c
 3323 041a 5E040000 		.4byte	0x45e
 3324 041e 11       		.uleb128 0x11
 3325 041f 67010000 		.4byte	.LASF69
 3326 0423 01       		.byte	0x1
 3327 0424 0505     		.2byte	0x505
 3328 0426 6B000000 		.4byte	0x6b
 3329 042a 02       		.uleb128 0x2
 3330 042b 91       		.byte	0x91
 3331 042c 6F       		.sleb128 -17
 3332 042d 0E       		.uleb128 0xe
 3333 042e 2D050000 		.4byte	.LASF70
 3334 0432 01       		.byte	0x1
 3335 0433 0705     		.2byte	0x507
 3336 0435 6B000000 		.4byte	0x6b
 3337 0439 05       		.uleb128 0x5
 3338 043a 03       		.byte	0x3
 3339 043b 42000000 		.4byte	interruptStatus.4852
 3340 043f 0E       		.uleb128 0xe
 3341 0440 04010000 		.4byte	.LASF65
 3342 0444 01       		.byte	0x1
 3343 0445 0805     		.2byte	0x508
 3344 0447 6B000000 		.4byte	0x6b
 3345 044b 02       		.uleb128 0x2
 3346 044c 91       		.byte	0x91
 3347 044d 77       		.sleb128 -9
 3348 044e 0E       		.uleb128 0xe
 3349 044f 9C000000 		.4byte	.LASF71
 3350 0453 01       		.byte	0x1
 3351 0454 0905     		.2byte	0x509
 3352 0456 6B000000 		.4byte	0x6b
 3353 045a 02       		.uleb128 0x2
 3354 045b 91       		.byte	0x91
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 93


 3355 045c 76       		.sleb128 -10
 3356 045d 00       		.byte	0
 3357 045e 14       		.uleb128 0x14
 3358 045f D4040000 		.4byte	.LASF72
 3359 0463 01       		.byte	0x1
 3360 0464 2A05     		.2byte	0x52a
 3361 0466 00000000 		.4byte	.LFB7
 3362 046a D4000000 		.4byte	.LFE7-.LFB7
 3363 046e 01       		.uleb128 0x1
 3364 046f 9C       		.byte	0x9c
 3365 0470 14       		.uleb128 0x14
 3366 0471 58010000 		.4byte	.LASF73
 3367 0475 01       		.byte	0x1
 3368 0476 7D05     		.2byte	0x57d
 3369 0478 00000000 		.4byte	.LFB8
 3370 047c 68000000 		.4byte	.LFE8-.LFB8
 3371 0480 01       		.uleb128 0x1
 3372 0481 9C       		.byte	0x9c
 3373 0482 0D       		.uleb128 0xd
 3374 0483 B3040000 		.4byte	.LASF74
 3375 0487 01       		.byte	0x1
 3376 0488 B505     		.2byte	0x5b5
 3377 048a 00000000 		.4byte	.LFB9
 3378 048e 90000000 		.4byte	.LFE9-.LFB9
 3379 0492 01       		.uleb128 0x1
 3380 0493 9C       		.byte	0x9c
 3381 0494 A8040000 		.4byte	0x4a8
 3382 0498 11       		.uleb128 0x11
 3383 0499 02020000 		.4byte	.LASF75
 3384 049d 01       		.byte	0x1
 3385 049e B505     		.2byte	0x5b5
 3386 04a0 6B000000 		.4byte	0x6b
 3387 04a4 02       		.uleb128 0x2
 3388 04a5 91       		.byte	0x91
 3389 04a6 77       		.sleb128 -9
 3390 04a7 00       		.byte	0
 3391 04a8 12       		.uleb128 0x12
 3392 04a9 92030000 		.4byte	.LASF76
 3393 04ad 01       		.byte	0x1
 3394 04ae E205     		.2byte	0x5e2
 3395 04b0 00000000 		.4byte	.LFB10
 3396 04b4 40000000 		.4byte	.LFE10-.LFB10
 3397 04b8 01       		.uleb128 0x1
 3398 04b9 9C       		.byte	0x9c
 3399 04ba 0D       		.uleb128 0xd
 3400 04bb B9000000 		.4byte	.LASF77
 3401 04bf 01       		.byte	0x1
 3402 04c0 0206     		.2byte	0x602
 3403 04c2 00000000 		.4byte	.LFB11
 3404 04c6 90000000 		.4byte	.LFE11-.LFB11
 3405 04ca 01       		.uleb128 0x1
 3406 04cb 9C       		.byte	0x9c
 3407 04cc E0040000 		.4byte	0x4e0
 3408 04d0 11       		.uleb128 0x11
 3409 04d1 78040000 		.4byte	.LASF78
 3410 04d5 01       		.byte	0x1
 3411 04d6 0206     		.2byte	0x602
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 94


 3412 04d8 6B000000 		.4byte	0x6b
 3413 04dc 02       		.uleb128 0x2
 3414 04dd 91       		.byte	0x91
 3415 04de 77       		.sleb128 -9
 3416 04df 00       		.byte	0
 3417 04e0 15       		.uleb128 0x15
 3418 04e1 E1030000 		.4byte	.LASF79
 3419 04e5 01       		.byte	0x1
 3420 04e6 3406     		.2byte	0x634
 3421 04e8 00000000 		.4byte	.LFB12
 3422 04ec 80020000 		.4byte	.LFE12-.LFB12
 3423 04f0 01       		.uleb128 0x1
 3424 04f1 9C       		.byte	0x9c
 3425 04f2 15       		.uleb128 0x15
 3426 04f3 07000000 		.4byte	.LASF80
 3427 04f7 01       		.byte	0x1
 3428 04f8 B006     		.2byte	0x6b0
 3429 04fa 00000000 		.4byte	.LFB13
 3430 04fe 88010000 		.4byte	.LFE13-.LFB13
 3431 0502 01       		.uleb128 0x1
 3432 0503 9C       		.byte	0x9c
 3433 0504 14       		.uleb128 0x14
 3434 0505 86000000 		.4byte	.LASF81
 3435 0509 01       		.byte	0x1
 3436 050a F606     		.2byte	0x6f6
 3437 050c 00000000 		.4byte	.LFB14
 3438 0510 D4000000 		.4byte	.LFE14-.LFB14
 3439 0514 01       		.uleb128 0x1
 3440 0515 9C       		.byte	0x9c
 3441 0516 14       		.uleb128 0x14
 3442 0517 22010000 		.4byte	.LASF82
 3443 051b 01       		.byte	0x1
 3444 051c 2E07     		.2byte	0x72e
 3445 051e 00000000 		.4byte	.LFB15
 3446 0522 54000000 		.4byte	.LFE15-.LFB15
 3447 0526 01       		.uleb128 0x1
 3448 0527 9C       		.byte	0x9c
 3449 0528 16       		.uleb128 0x16
 3450 0529 0F050000 		.4byte	.LASF83
 3451 052d 01       		.byte	0x1
 3452 052e 1F       		.byte	0x1f
 3453 052f C1020000 		.4byte	0x2c1
 3454 0533 05       		.uleb128 0x5
 3455 0534 03       		.byte	0x3
 3456 0535 00000000 		.4byte	cyPmBackup
 3457 0539 16       		.uleb128 0x16
 3458 053a AC030000 		.4byte	.LASF84
 3459 053e 01       		.byte	0x1
 3460 053f 20       		.byte	0x20
 3461 0540 93010000 		.4byte	0x193
 3462 0544 05       		.uleb128 0x5
 3463 0545 03       		.byte	0x3
 3464 0546 30000000 		.4byte	cyPmClockBackup
 3465 054a 16       		.uleb128 0x16
 3466 054b 84040000 		.4byte	.LASF85
 3467 054f 01       		.byte	0x1
 3468 0550 23       		.byte	0x23
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 95


 3469 0551 5B050000 		.4byte	0x55b
 3470 0555 05       		.uleb128 0x5
 3471 0556 03       		.byte	0x3
 3472 0557 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3473 055b 10       		.uleb128 0x10
 3474 055c 2F030000 		.4byte	0x32f
 3475 0560 00       		.byte	0
 3476              		.section	.debug_abbrev,"",%progbits
 3477              	.Ldebug_abbrev0:
 3478 0000 01       		.uleb128 0x1
 3479 0001 11       		.uleb128 0x11
 3480 0002 01       		.byte	0x1
 3481 0003 25       		.uleb128 0x25
 3482 0004 0E       		.uleb128 0xe
 3483 0005 13       		.uleb128 0x13
 3484 0006 0B       		.uleb128 0xb
 3485 0007 03       		.uleb128 0x3
 3486 0008 0E       		.uleb128 0xe
 3487 0009 1B       		.uleb128 0x1b
 3488 000a 0E       		.uleb128 0xe
 3489 000b 55       		.uleb128 0x55
 3490 000c 17       		.uleb128 0x17
 3491 000d 11       		.uleb128 0x11
 3492 000e 01       		.uleb128 0x1
 3493 000f 10       		.uleb128 0x10
 3494 0010 17       		.uleb128 0x17
 3495 0011 00       		.byte	0
 3496 0012 00       		.byte	0
 3497 0013 02       		.uleb128 0x2
 3498 0014 24       		.uleb128 0x24
 3499 0015 00       		.byte	0
 3500 0016 0B       		.uleb128 0xb
 3501 0017 0B       		.uleb128 0xb
 3502 0018 3E       		.uleb128 0x3e
 3503 0019 0B       		.uleb128 0xb
 3504 001a 03       		.uleb128 0x3
 3505 001b 0E       		.uleb128 0xe
 3506 001c 00       		.byte	0
 3507 001d 00       		.byte	0
 3508 001e 03       		.uleb128 0x3
 3509 001f 24       		.uleb128 0x24
 3510 0020 00       		.byte	0
 3511 0021 0B       		.uleb128 0xb
 3512 0022 0B       		.uleb128 0xb
 3513 0023 3E       		.uleb128 0x3e
 3514 0024 0B       		.uleb128 0xb
 3515 0025 03       		.uleb128 0x3
 3516 0026 08       		.uleb128 0x8
 3517 0027 00       		.byte	0
 3518 0028 00       		.byte	0
 3519 0029 04       		.uleb128 0x4
 3520 002a 16       		.uleb128 0x16
 3521 002b 00       		.byte	0
 3522 002c 03       		.uleb128 0x3
 3523 002d 0E       		.uleb128 0xe
 3524 002e 3A       		.uleb128 0x3a
 3525 002f 0B       		.uleb128 0xb
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 96


 3526 0030 3B       		.uleb128 0x3b
 3527 0031 05       		.uleb128 0x5
 3528 0032 49       		.uleb128 0x49
 3529 0033 13       		.uleb128 0x13
 3530 0034 00       		.byte	0
 3531 0035 00       		.byte	0
 3532 0036 05       		.uleb128 0x5
 3533 0037 35       		.uleb128 0x35
 3534 0038 00       		.byte	0
 3535 0039 49       		.uleb128 0x49
 3536 003a 13       		.uleb128 0x13
 3537 003b 00       		.byte	0
 3538 003c 00       		.byte	0
 3539 003d 06       		.uleb128 0x6
 3540 003e 13       		.uleb128 0x13
 3541 003f 01       		.byte	0x1
 3542 0040 03       		.uleb128 0x3
 3543 0041 0E       		.uleb128 0xe
 3544 0042 0B       		.uleb128 0xb
 3545 0043 0B       		.uleb128 0xb
 3546 0044 3A       		.uleb128 0x3a
 3547 0045 0B       		.uleb128 0xb
 3548 0046 3B       		.uleb128 0x3b
 3549 0047 0B       		.uleb128 0xb
 3550 0048 01       		.uleb128 0x1
 3551 0049 13       		.uleb128 0x13
 3552 004a 00       		.byte	0
 3553 004b 00       		.byte	0
 3554 004c 07       		.uleb128 0x7
 3555 004d 0D       		.uleb128 0xd
 3556 004e 00       		.byte	0
 3557 004f 03       		.uleb128 0x3
 3558 0050 0E       		.uleb128 0xe
 3559 0051 3A       		.uleb128 0x3a
 3560 0052 0B       		.uleb128 0xb
 3561 0053 3B       		.uleb128 0x3b
 3562 0054 0B       		.uleb128 0xb
 3563 0055 49       		.uleb128 0x49
 3564 0056 13       		.uleb128 0x13
 3565 0057 38       		.uleb128 0x38
 3566 0058 0B       		.uleb128 0xb
 3567 0059 00       		.byte	0
 3568 005a 00       		.byte	0
 3569 005b 08       		.uleb128 0x8
 3570 005c 0D       		.uleb128 0xd
 3571 005d 00       		.byte	0
 3572 005e 03       		.uleb128 0x3
 3573 005f 0E       		.uleb128 0xe
 3574 0060 3A       		.uleb128 0x3a
 3575 0061 0B       		.uleb128 0xb
 3576 0062 3B       		.uleb128 0x3b
 3577 0063 05       		.uleb128 0x5
 3578 0064 49       		.uleb128 0x49
 3579 0065 13       		.uleb128 0x13
 3580 0066 38       		.uleb128 0x38
 3581 0067 0B       		.uleb128 0xb
 3582 0068 00       		.byte	0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 97


 3583 0069 00       		.byte	0
 3584 006a 09       		.uleb128 0x9
 3585 006b 13       		.uleb128 0x13
 3586 006c 01       		.byte	0x1
 3587 006d 03       		.uleb128 0x3
 3588 006e 0E       		.uleb128 0xe
 3589 006f 0B       		.uleb128 0xb
 3590 0070 0B       		.uleb128 0xb
 3591 0071 3A       		.uleb128 0x3a
 3592 0072 0B       		.uleb128 0xb
 3593 0073 3B       		.uleb128 0x3b
 3594 0074 05       		.uleb128 0x5
 3595 0075 01       		.uleb128 0x1
 3596 0076 13       		.uleb128 0x13
 3597 0077 00       		.byte	0
 3598 0078 00       		.byte	0
 3599 0079 0A       		.uleb128 0xa
 3600 007a 01       		.uleb128 0x1
 3601 007b 01       		.byte	0x1
 3602 007c 49       		.uleb128 0x49
 3603 007d 13       		.uleb128 0x13
 3604 007e 01       		.uleb128 0x1
 3605 007f 13       		.uleb128 0x13
 3606 0080 00       		.byte	0
 3607 0081 00       		.byte	0
 3608 0082 0B       		.uleb128 0xb
 3609 0083 21       		.uleb128 0x21
 3610 0084 00       		.byte	0
 3611 0085 49       		.uleb128 0x49
 3612 0086 13       		.uleb128 0x13
 3613 0087 2F       		.uleb128 0x2f
 3614 0088 0B       		.uleb128 0xb
 3615 0089 00       		.byte	0
 3616 008a 00       		.byte	0
 3617 008b 0C       		.uleb128 0xc
 3618 008c 2E       		.uleb128 0x2e
 3619 008d 00       		.byte	0
 3620 008e 3F       		.uleb128 0x3f
 3621 008f 19       		.uleb128 0x19
 3622 0090 03       		.uleb128 0x3
 3623 0091 0E       		.uleb128 0xe
 3624 0092 3A       		.uleb128 0x3a
 3625 0093 0B       		.uleb128 0xb
 3626 0094 3B       		.uleb128 0x3b
 3627 0095 0B       		.uleb128 0xb
 3628 0096 27       		.uleb128 0x27
 3629 0097 19       		.uleb128 0x19
 3630 0098 11       		.uleb128 0x11
 3631 0099 01       		.uleb128 0x1
 3632 009a 12       		.uleb128 0x12
 3633 009b 06       		.uleb128 0x6
 3634 009c 40       		.uleb128 0x40
 3635 009d 18       		.uleb128 0x18
 3636 009e 9642     		.uleb128 0x2116
 3637 00a0 19       		.uleb128 0x19
 3638 00a1 00       		.byte	0
 3639 00a2 00       		.byte	0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 98


 3640 00a3 0D       		.uleb128 0xd
 3641 00a4 2E       		.uleb128 0x2e
 3642 00a5 01       		.byte	0x1
 3643 00a6 3F       		.uleb128 0x3f
 3644 00a7 19       		.uleb128 0x19
 3645 00a8 03       		.uleb128 0x3
 3646 00a9 0E       		.uleb128 0xe
 3647 00aa 3A       		.uleb128 0x3a
 3648 00ab 0B       		.uleb128 0xb
 3649 00ac 3B       		.uleb128 0x3b
 3650 00ad 05       		.uleb128 0x5
 3651 00ae 27       		.uleb128 0x27
 3652 00af 19       		.uleb128 0x19
 3653 00b0 11       		.uleb128 0x11
 3654 00b1 01       		.uleb128 0x1
 3655 00b2 12       		.uleb128 0x12
 3656 00b3 06       		.uleb128 0x6
 3657 00b4 40       		.uleb128 0x40
 3658 00b5 18       		.uleb128 0x18
 3659 00b6 9642     		.uleb128 0x2116
 3660 00b8 19       		.uleb128 0x19
 3661 00b9 01       		.uleb128 0x1
 3662 00ba 13       		.uleb128 0x13
 3663 00bb 00       		.byte	0
 3664 00bc 00       		.byte	0
 3665 00bd 0E       		.uleb128 0xe
 3666 00be 34       		.uleb128 0x34
 3667 00bf 00       		.byte	0
 3668 00c0 03       		.uleb128 0x3
 3669 00c1 0E       		.uleb128 0xe
 3670 00c2 3A       		.uleb128 0x3a
 3671 00c3 0B       		.uleb128 0xb
 3672 00c4 3B       		.uleb128 0x3b
 3673 00c5 05       		.uleb128 0x5
 3674 00c6 49       		.uleb128 0x49
 3675 00c7 13       		.uleb128 0x13
 3676 00c8 02       		.uleb128 0x2
 3677 00c9 18       		.uleb128 0x18
 3678 00ca 00       		.byte	0
 3679 00cb 00       		.byte	0
 3680 00cc 0F       		.uleb128 0xf
 3681 00cd 34       		.uleb128 0x34
 3682 00ce 00       		.byte	0
 3683 00cf 03       		.uleb128 0x3
 3684 00d0 08       		.uleb128 0x8
 3685 00d1 3A       		.uleb128 0x3a
 3686 00d2 0B       		.uleb128 0xb
 3687 00d3 3B       		.uleb128 0x3b
 3688 00d4 05       		.uleb128 0x5
 3689 00d5 49       		.uleb128 0x49
 3690 00d6 13       		.uleb128 0x13
 3691 00d7 02       		.uleb128 0x2
 3692 00d8 18       		.uleb128 0x18
 3693 00d9 00       		.byte	0
 3694 00da 00       		.byte	0
 3695 00db 10       		.uleb128 0x10
 3696 00dc 26       		.uleb128 0x26
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 99


 3697 00dd 00       		.byte	0
 3698 00de 49       		.uleb128 0x49
 3699 00df 13       		.uleb128 0x13
 3700 00e0 00       		.byte	0
 3701 00e1 00       		.byte	0
 3702 00e2 11       		.uleb128 0x11
 3703 00e3 05       		.uleb128 0x5
 3704 00e4 00       		.byte	0
 3705 00e5 03       		.uleb128 0x3
 3706 00e6 0E       		.uleb128 0xe
 3707 00e7 3A       		.uleb128 0x3a
 3708 00e8 0B       		.uleb128 0xb
 3709 00e9 3B       		.uleb128 0x3b
 3710 00ea 05       		.uleb128 0x5
 3711 00eb 49       		.uleb128 0x49
 3712 00ec 13       		.uleb128 0x13
 3713 00ed 02       		.uleb128 0x2
 3714 00ee 18       		.uleb128 0x18
 3715 00ef 00       		.byte	0
 3716 00f0 00       		.byte	0
 3717 00f1 12       		.uleb128 0x12
 3718 00f2 2E       		.uleb128 0x2e
 3719 00f3 00       		.byte	0
 3720 00f4 3F       		.uleb128 0x3f
 3721 00f5 19       		.uleb128 0x19
 3722 00f6 03       		.uleb128 0x3
 3723 00f7 0E       		.uleb128 0xe
 3724 00f8 3A       		.uleb128 0x3a
 3725 00f9 0B       		.uleb128 0xb
 3726 00fa 3B       		.uleb128 0x3b
 3727 00fb 05       		.uleb128 0x5
 3728 00fc 27       		.uleb128 0x27
 3729 00fd 19       		.uleb128 0x19
 3730 00fe 11       		.uleb128 0x11
 3731 00ff 01       		.uleb128 0x1
 3732 0100 12       		.uleb128 0x12
 3733 0101 06       		.uleb128 0x6
 3734 0102 40       		.uleb128 0x40
 3735 0103 18       		.uleb128 0x18
 3736 0104 9642     		.uleb128 0x2116
 3737 0106 19       		.uleb128 0x19
 3738 0107 00       		.byte	0
 3739 0108 00       		.byte	0
 3740 0109 13       		.uleb128 0x13
 3741 010a 2E       		.uleb128 0x2e
 3742 010b 01       		.byte	0x1
 3743 010c 3F       		.uleb128 0x3f
 3744 010d 19       		.uleb128 0x19
 3745 010e 03       		.uleb128 0x3
 3746 010f 0E       		.uleb128 0xe
 3747 0110 3A       		.uleb128 0x3a
 3748 0111 0B       		.uleb128 0xb
 3749 0112 3B       		.uleb128 0x3b
 3750 0113 05       		.uleb128 0x5
 3751 0114 27       		.uleb128 0x27
 3752 0115 19       		.uleb128 0x19
 3753 0116 49       		.uleb128 0x49
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 100


 3754 0117 13       		.uleb128 0x13
 3755 0118 11       		.uleb128 0x11
 3756 0119 01       		.uleb128 0x1
 3757 011a 12       		.uleb128 0x12
 3758 011b 06       		.uleb128 0x6
 3759 011c 40       		.uleb128 0x40
 3760 011d 18       		.uleb128 0x18
 3761 011e 9642     		.uleb128 0x2116
 3762 0120 19       		.uleb128 0x19
 3763 0121 01       		.uleb128 0x1
 3764 0122 13       		.uleb128 0x13
 3765 0123 00       		.byte	0
 3766 0124 00       		.byte	0
 3767 0125 14       		.uleb128 0x14
 3768 0126 2E       		.uleb128 0x2e
 3769 0127 00       		.byte	0
 3770 0128 03       		.uleb128 0x3
 3771 0129 0E       		.uleb128 0xe
 3772 012a 3A       		.uleb128 0x3a
 3773 012b 0B       		.uleb128 0xb
 3774 012c 3B       		.uleb128 0x3b
 3775 012d 05       		.uleb128 0x5
 3776 012e 27       		.uleb128 0x27
 3777 012f 19       		.uleb128 0x19
 3778 0130 11       		.uleb128 0x11
 3779 0131 01       		.uleb128 0x1
 3780 0132 12       		.uleb128 0x12
 3781 0133 06       		.uleb128 0x6
 3782 0134 40       		.uleb128 0x40
 3783 0135 18       		.uleb128 0x18
 3784 0136 9642     		.uleb128 0x2116
 3785 0138 19       		.uleb128 0x19
 3786 0139 00       		.byte	0
 3787 013a 00       		.byte	0
 3788 013b 15       		.uleb128 0x15
 3789 013c 2E       		.uleb128 0x2e
 3790 013d 00       		.byte	0
 3791 013e 03       		.uleb128 0x3
 3792 013f 0E       		.uleb128 0xe
 3793 0140 3A       		.uleb128 0x3a
 3794 0141 0B       		.uleb128 0xb
 3795 0142 3B       		.uleb128 0x3b
 3796 0143 05       		.uleb128 0x5
 3797 0144 27       		.uleb128 0x27
 3798 0145 19       		.uleb128 0x19
 3799 0146 11       		.uleb128 0x11
 3800 0147 01       		.uleb128 0x1
 3801 0148 12       		.uleb128 0x12
 3802 0149 06       		.uleb128 0x6
 3803 014a 40       		.uleb128 0x40
 3804 014b 18       		.uleb128 0x18
 3805 014c 9742     		.uleb128 0x2117
 3806 014e 19       		.uleb128 0x19
 3807 014f 00       		.byte	0
 3808 0150 00       		.byte	0
 3809 0151 16       		.uleb128 0x16
 3810 0152 34       		.uleb128 0x34
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 101


 3811 0153 00       		.byte	0
 3812 0154 03       		.uleb128 0x3
 3813 0155 0E       		.uleb128 0xe
 3814 0156 3A       		.uleb128 0x3a
 3815 0157 0B       		.uleb128 0xb
 3816 0158 3B       		.uleb128 0x3b
 3817 0159 0B       		.uleb128 0xb
 3818 015a 49       		.uleb128 0x49
 3819 015b 13       		.uleb128 0x13
 3820 015c 02       		.uleb128 0x2
 3821 015d 18       		.uleb128 0x18
 3822 015e 00       		.byte	0
 3823 015f 00       		.byte	0
 3824 0160 00       		.byte	0
 3825              		.section	.debug_aranges,"",%progbits
 3826 0000 94000000 		.4byte	0x94
 3827 0004 0200     		.2byte	0x2
 3828 0006 00000000 		.4byte	.Ldebug_info0
 3829 000a 04       		.byte	0x4
 3830 000b 00       		.byte	0
 3831 000c 0000     		.2byte	0
 3832 000e 0000     		.2byte	0
 3833 0010 00000000 		.4byte	.LFB0
 3834 0014 84020000 		.4byte	.LFE0-.LFB0
 3835 0018 00000000 		.4byte	.LFB1
 3836 001c 00030000 		.4byte	.LFE1-.LFB1
 3837 0020 00000000 		.4byte	.LFB2
 3838 0024 B8000000 		.4byte	.LFE2-.LFB2
 3839 0028 00000000 		.4byte	.LFB3
 3840 002c 70010000 		.4byte	.LFE3-.LFB3
 3841 0030 00000000 		.4byte	.LFB4
 3842 0034 0C000000 		.4byte	.LFE4-.LFB4
 3843 0038 00000000 		.4byte	.LFB5
 3844 003c 58010000 		.4byte	.LFE5-.LFB5
 3845 0040 00000000 		.4byte	.LFB6
 3846 0044 5C000000 		.4byte	.LFE6-.LFB6
 3847 0048 00000000 		.4byte	.LFB7
 3848 004c D4000000 		.4byte	.LFE7-.LFB7
 3849 0050 00000000 		.4byte	.LFB8
 3850 0054 68000000 		.4byte	.LFE8-.LFB8
 3851 0058 00000000 		.4byte	.LFB9
 3852 005c 90000000 		.4byte	.LFE9-.LFB9
 3853 0060 00000000 		.4byte	.LFB10
 3854 0064 40000000 		.4byte	.LFE10-.LFB10
 3855 0068 00000000 		.4byte	.LFB11
 3856 006c 90000000 		.4byte	.LFE11-.LFB11
 3857 0070 00000000 		.4byte	.LFB12
 3858 0074 80020000 		.4byte	.LFE12-.LFB12
 3859 0078 00000000 		.4byte	.LFB13
 3860 007c 88010000 		.4byte	.LFE13-.LFB13
 3861 0080 00000000 		.4byte	.LFB14
 3862 0084 D4000000 		.4byte	.LFE14-.LFB14
 3863 0088 00000000 		.4byte	.LFB15
 3864 008c 54000000 		.4byte	.LFE15-.LFB15
 3865 0090 00000000 		.4byte	0
 3866 0094 00000000 		.4byte	0
 3867              		.section	.debug_ranges,"",%progbits
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 102


 3868              	.Ldebug_ranges0:
 3869 0000 00000000 		.4byte	.LFB0
 3870 0004 84020000 		.4byte	.LFE0
 3871 0008 00000000 		.4byte	.LFB1
 3872 000c 00030000 		.4byte	.LFE1
 3873 0010 00000000 		.4byte	.LFB2
 3874 0014 B8000000 		.4byte	.LFE2
 3875 0018 00000000 		.4byte	.LFB3
 3876 001c 70010000 		.4byte	.LFE3
 3877 0020 00000000 		.4byte	.LFB4
 3878 0024 0C000000 		.4byte	.LFE4
 3879 0028 00000000 		.4byte	.LFB5
 3880 002c 58010000 		.4byte	.LFE5
 3881 0030 00000000 		.4byte	.LFB6
 3882 0034 5C000000 		.4byte	.LFE6
 3883 0038 00000000 		.4byte	.LFB7
 3884 003c D4000000 		.4byte	.LFE7
 3885 0040 00000000 		.4byte	.LFB8
 3886 0044 68000000 		.4byte	.LFE8
 3887 0048 00000000 		.4byte	.LFB9
 3888 004c 90000000 		.4byte	.LFE9
 3889 0050 00000000 		.4byte	.LFB10
 3890 0054 40000000 		.4byte	.LFE10
 3891 0058 00000000 		.4byte	.LFB11
 3892 005c 90000000 		.4byte	.LFE11
 3893 0060 00000000 		.4byte	.LFB12
 3894 0064 80020000 		.4byte	.LFE12
 3895 0068 00000000 		.4byte	.LFB13
 3896 006c 88010000 		.4byte	.LFE13
 3897 0070 00000000 		.4byte	.LFB14
 3898 0074 D4000000 		.4byte	.LFE14
 3899 0078 00000000 		.4byte	.LFB15
 3900 007c 54000000 		.4byte	.LFE15
 3901 0080 00000000 		.4byte	0
 3902 0084 00000000 		.4byte	0
 3903              		.section	.debug_line,"",%progbits
 3904              	.Ldebug_line0:
 3905 0000 7B030000 		.section	.debug_str,"MS",%progbits,1
 3905      02004B00 
 3905      00000201 
 3905      FB0E0D00 
 3905      01010101 
 3906              	.LASF10:
 3907 0000 75696E74 		.ascii	"uint16\000"
 3907      313600
 3908              	.LASF80:
 3909 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3909      48696253 
 3909      6C705265 
 3909      73746F72 
 3909      6500
 3910              	.LASF43:
 3911 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3911      75705472 
 3911      696D3000 
 3912              	.LASF44:
 3913 0025 77616B65 		.ascii	"wakeupTrim1\000"
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 103


 3913      75705472 
 3913      696D3100 
 3914              	.LASF20:
 3915 0031 6D617374 		.ascii	"masterClkSrc\000"
 3915      6572436C 
 3915      6B537263 
 3915      00
 3916              	.LASF56:
 3917 003e 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3917      4D5F4241 
 3917      434B5550 
 3917      5F535452 
 3917      55435400 
 3918              	.LASF28:
 3919 0052 636C6B53 		.ascii	"clkSyncDiv\000"
 3919      796E6344 
 3919      697600
 3920              	.LASF60:
 3921 005d 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3921      52657374 
 3921      6F726543 
 3921      6C6F636B 
 3921      7300
 3922              	.LASF7:
 3923 006f 6C6F6E67 		.ascii	"long long unsigned int\000"
 3923      206C6F6E 
 3923      6720756E 
 3923      7369676E 
 3923      65642069 
 3924              	.LASF81:
 3925 0086 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3925      4876694C 
 3925      76695361 
 3925      76654469 
 3925      7361626C 
 3926              	.LASF71:
 3927 009c 746D7053 		.ascii	"tmpStatus\000"
 3927      74617475 
 3927      7300
 3928              	.LASF49:
 3929 00a6 6C766961 		.ascii	"lviaTrip\000"
 3929      54726970 
 3929      00
 3930              	.LASF22:
 3931 00af 696D6F55 		.ascii	"imoUsbClk\000"
 3931      7362436C 
 3931      6B00
 3932              	.LASF77:
 3933 00b9 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3933      46747753 
 3933      6574496E 
 3933      74657276 
 3933      616C00
 3934              	.LASF50:
 3935 00cc 68766961 		.ascii	"hviaEn\000"
 3935      456E00
 3936              	.LASF36:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 104


 3937 00d3 696C6F50 		.ascii	"iloPowerMode\000"
 3937      6F776572 
 3937      4D6F6465 
 3937      00
 3938              	.LASF6:
 3939 00e0 6C6F6E67 		.ascii	"long long int\000"
 3939      206C6F6E 
 3939      6720696E 
 3939      7400
 3940              	.LASF0:
 3941 00ee 7369676E 		.ascii	"signed char\000"
 3941      65642063 
 3941      68617200 
 3942              	.LASF29:
 3943 00fa 636C6B42 		.ascii	"clkBusDiv\000"
 3943      75734469 
 3943      7600
 3944              	.LASF65:
 3945 0104 696E7465 		.ascii	"interruptState\000"
 3945      72727570 
 3945      74537461 
 3945      746500
 3946              	.LASF27:
 3947 0113 696D6F32 		.ascii	"imo2x\000"
 3947      7800
 3948              	.LASF4:
 3949 0119 6C6F6E67 		.ascii	"long int\000"
 3949      20696E74 
 3949      00
 3950              	.LASF82:
 3951 0122 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3951      4876694C 
 3951      76695265 
 3951      73746F72 
 3951      6500
 3952              	.LASF9:
 3953 0134 75696E74 		.ascii	"uint8\000"
 3953      3800
 3954              	.LASF13:
 3955 013a 646F7562 		.ascii	"double\000"
 3955      6C6500
 3956              	.LASF11:
 3957 0141 75696E74 		.ascii	"uint32\000"
 3957      333200
 3958              	.LASF31:
 3959 0148 786D687A 		.ascii	"xmhzEnableState\000"
 3959      456E6162 
 3959      6C655374 
 3959      61746500 
 3960              	.LASF73:
 3961 0158 4379506D 		.ascii	"CyPmHibRestore\000"
 3961      48696252 
 3961      6573746F 
 3961      726500
 3962              	.LASF69:
 3963 0167 6D61736B 		.ascii	"mask\000"
 3963      00
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 105


 3964              	.LASF53:
 3965 016c 696D6F41 		.ascii	"imoActFreq\000"
 3965      63744672 
 3965      657100
 3966              	.LASF8:
 3967 0177 756E7369 		.ascii	"unsigned int\000"
 3967      676E6564 
 3967      20696E74 
 3967      00
 3968              	.LASF45:
 3969 0184 73636374 		.ascii	"scctData\000"
 3969      44617461 
 3969      00
 3970              	.LASF21:
 3971 018d 696D6F46 		.ascii	"imoFreq\000"
 3971      72657100 
 3972              	.LASF5:
 3973 0195 6C6F6E67 		.ascii	"long unsigned int\000"
 3973      20756E73 
 3973      69676E65 
 3973      6420696E 
 3973      7400
 3974              	.LASF46:
 3975 01a7 6C766964 		.ascii	"lvidEn\000"
 3975      456E00
 3976              	.LASF34:
 3977 01ae 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3977      436C6F63 
 3977      6B426163 
 3977      6B757053 
 3977      74727563 
 3978              	.LASF35:
 3979 01c4 6379506D 		.ascii	"cyPmBackupStruct\000"
 3979      4261636B 
 3979      75705374 
 3979      72756374 
 3979      00
 3980              	.LASF33:
 3981 01d5 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 3981      4D5F434C 
 3981      4F434B5F 
 3981      4241434B 
 3981      55505F53 
 3982              	.LASF3:
 3983 01ef 73686F72 		.ascii	"short unsigned int\000"
 3983      7420756E 
 3983      7369676E 
 3983      65642069 
 3983      6E7400
 3984              	.LASF75:
 3985 0202 63747749 		.ascii	"ctwInterval\000"
 3985      6E746572 
 3985      76616C00 
 3986              	.LASF87:
 3987 020e 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 3987      72617465 
 3987      645F536F 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 106


 3987      75726365 
 3987      5C50536F 
 3988              	.LASF40:
 3989 022c 77616B65 		.ascii	"wakeupCfg0\000"
 3989      75704366 
 3989      673000
 3990              	.LASF41:
 3991 0237 77616B65 		.ascii	"wakeupCfg1\000"
 3991      75704366 
 3991      673100
 3992              	.LASF42:
 3993 0242 77616B65 		.ascii	"wakeupCfg2\000"
 3993      75704366 
 3993      673200
 3994              	.LASF58:
 3995 024d 636C6B42 		.ascii	"clkBusDivTmp\000"
 3995      75734469 
 3995      76546D70 
 3995      00
 3996              	.LASF55:
 3997 025a 626F6F73 		.ascii	"boostRefExt\000"
 3997      74526566 
 3997      45787400 
 3998              	.LASF26:
 3999 0266 636C6B49 		.ascii	"clkImoSrc\000"
 3999      6D6F5372 
 3999      6300
 4000              	.LASF66:
 4001 0270 4379506D 		.ascii	"CyPmSaveClocks\000"
 4001      53617665 
 4001      436C6F63 
 4001      6B7300
 4002              	.LASF39:
 4003 027f 736C7054 		.ascii	"slpTrBypass\000"
 4003      72427970 
 4003      61737300 
 4004              	.LASF17:
 4005 028b 73697A65 		.ascii	"sizetype\000"
 4005      74797065 
 4005      00
 4006              	.LASF68:
 4007 0294 4379506D 		.ascii	"CyPmHibernateEx\000"
 4007      48696265 
 4007      726E6174 
 4007      65457800 
 4008              	.LASF59:
 4009 02a4 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4009      496D6F46 
 4009      7265714D 
 4009      687A3252 
 4009      656700
 4010              	.LASF18:
 4011 02b7 656E436C 		.ascii	"enClkA\000"
 4011      6B4100
 4012              	.LASF19:
 4013 02be 656E436C 		.ascii	"enClkD\000"
 4013      6B4400
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 107


 4014              	.LASF63:
 4015 02c5 77616B65 		.ascii	"wakeupSource\000"
 4015      7570536F 
 4015      75726365 
 4015      00
 4016              	.LASF86:
 4017 02d2 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 4017      4320342E 
 4017      392E3320 
 4017      32303135 
 4017      30333033 
 4018 0305 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 4018      20726576 
 4018      6973696F 
 4018      6E203232 
 4018      31323230 
 4019 0338 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 4019      66756E63 
 4019      74696F6E 
 4019      2D736563 
 4019      74696F6E 
 4020              	.LASF25:
 4021 0360 696D6F43 		.ascii	"imoClkSrc\000"
 4021      6C6B5372 
 4021      6300
 4022              	.LASF12:
 4023 036a 666C6F61 		.ascii	"float\000"
 4023      7400
 4024              	.LASF64:
 4025 0370 4379506D 		.ascii	"CyPmSleep\000"
 4025      536C6565 
 4025      7000
 4026              	.LASF51:
 4027 037a 6C766964 		.ascii	"lvidRst\000"
 4027      52737400 
 4028              	.LASF61:
 4029 0382 4379506D 		.ascii	"CyPmAltAct\000"
 4029      416C7441 
 4029      637400
 4030              	.LASF16:
 4031 038d 72656738 		.ascii	"reg8\000"
 4031      00
 4032              	.LASF76:
 4033 0392 4379506D 		.ascii	"CyPmOppsSet\000"
 4033      4F707073 
 4033      53657400 
 4034              	.LASF1:
 4035 039e 756E7369 		.ascii	"unsigned char\000"
 4035      676E6564 
 4035      20636861 
 4035      7200
 4036              	.LASF84:
 4037 03ac 6379506D 		.ascii	"cyPmClockBackup\000"
 4037      436C6F63 
 4037      6B426163 
 4037      6B757000 
 4038              	.LASF30:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 108


 4039 03bc 706C6C45 		.ascii	"pllEnableState\000"
 4039      6E61626C 
 4039      65537461 
 4039      746500
 4040              	.LASF37:
 4041 03cb 696C6F31 		.ascii	"ilo1kEnable\000"
 4041      6B456E61 
 4041      626C6500 
 4042              	.LASF2:
 4043 03d7 73686F72 		.ascii	"short int\000"
 4043      7420696E 
 4043      7400
 4044              	.LASF79:
 4045 03e1 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4045      48696253 
 4045      6C705361 
 4045      76655365 
 4045      7400
 4046              	.LASF88:
 4047 03f3 433A5C53 		.ascii	"C:\\SVN\\apps\\trunk\\Cypress Academy\\PSoC-121-Ana"
 4047      564E5C61 
 4047      7070735C 
 4047      7472756E 
 4047      6B5C4379 
 4048 0421 6C6F675C 		.ascii	"log\\Scope\\KEES_Scope\\PSoC\\Scope.cydsn\000"
 4048      53636F70 
 4048      655C4B45 
 4048      45535F53 
 4048      636F7065 
 4049              	.LASF38:
 4050 0447 696C6F31 		.ascii	"ilo100kEnable\000"
 4050      30306B45 
 4050      6E61626C 
 4050      6500
 4051              	.LASF14:
 4052 0455 63686172 		.ascii	"char\000"
 4052      00
 4053              	.LASF54:
 4054 045a 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4054      63744672 
 4054      65713132 
 4054      4D687A00 
 4055              	.LASF67:
 4056 046a 4379506D 		.ascii	"CyPmHibernate\000"
 4056      48696265 
 4056      726E6174 
 4056      6500
 4057              	.LASF78:
 4058 0478 66747749 		.ascii	"ftwInterval\000"
 4058      6E746572 
 4058      76616C00 
 4059              	.LASF85:
 4060 0484 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4060      496D6F46 
 4060      72657152 
 4060      6567324D 
 4060      687A00
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 109


 4061              	.LASF89:
 4062 0497 4379506D 		.ascii	"CyPmReadStatus\000"
 4062      52656164 
 4062      53746174 
 4062      757300
 4063              	.LASF32:
 4064 04a6 636C6B44 		.ascii	"clkDistDelay\000"
 4064      69737444 
 4064      656C6179 
 4064      00
 4065              	.LASF74:
 4066 04b3 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4066      43747753 
 4066      6574496E 
 4066      74657276 
 4066      616C00
 4067              	.LASF57:
 4068 04c6 73746174 		.ascii	"status\000"
 4068      757300
 4069              	.LASF48:
 4070 04cd 6C766961 		.ascii	"lviaEn\000"
 4070      456E00
 4071              	.LASF72:
 4072 04d4 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4072      48696253 
 4072      61766553 
 4072      657400
 4073              	.LASF62:
 4074 04e3 77616B65 		.ascii	"wakeupTime\000"
 4074      75705469 
 4074      6D6500
 4075              	.LASF15:
 4076 04ee 63797374 		.ascii	"cystatus\000"
 4076      61747573 
 4076      00
 4077              	.LASF23:
 4078 04f7 666C6173 		.ascii	"flashWaitCycles\000"
 4078      68576169 
 4078      74437963 
 4078      6C657300 
 4079              	.LASF52:
 4080 0507 6C766961 		.ascii	"lviaRst\000"
 4080      52737400 
 4081              	.LASF83:
 4082 050f 6379506D 		.ascii	"cyPmBackup\000"
 4082      4261636B 
 4082      757000
 4083              	.LASF47:
 4084 051a 6C766964 		.ascii	"lvidTrip\000"
 4084      54726970 
 4084      00
 4085              	.LASF24:
 4086 0523 696D6F45 		.ascii	"imoEnable\000"
 4086      6E61626C 
 4086      6500
 4087              	.LASF70:
 4088 052d 696E7465 		.ascii	"interruptStatus\000"
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccndmBIQ.s 			page 110


 4088      72727570 
 4088      74537461 
 4088      74757300 
 4089              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
