 1 
 
行政院國家科學委員會補助專題研究計畫 
■ 成 果 報 告   
□期中進度報告 
 
具延遲單調性之數位控制振盪器與 
全數位展頻時脈產生器之設計與研究 
 
計畫類別：■個別型計畫   □整合型計畫 
計畫編號：NSC 100  － 2218   － E － 030   － 001  － 
執行期間：  100 年  1 月 1  日至 100  年 10 月 31  日 
 
執行機構及系所：輔仁大學電機工程學系 
 
計畫主持人：盛鐸 
共同主持人： 
計畫參與人員：藍志錡、陳柏欣、詹佳龍、吳佳霖 
 
 
 
成果報告類型(依經費核定清單規定繳交)：■精簡報告  □完整報告 
 
本計畫除繳交成果報告外，另須繳交以下出國心得報告： 
□赴國外出差或研習心得報告 
□赴大陸地區出差或研習心得報告 
■出席國際學術會議心得報告 
□國際合作研究計畫國外研究報告 
 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            ■涉及專利或其他智慧財產權，□一年■二年後可公開查詢 
 
中   華   民   國  100  年  10  月  12 日 
附件一 
 3 
generator [2], and the delay resolution and operating range affect jitter performance and output frequency 
range of all-digital clock generator, respectively. According to these design requirements, the all-digital 
clock generators require a high-performance and low-jitter DCO to achieve such design target. 
Furthermore, in some frequency modulation applications such as spread spectrum clock generator 
(SSCG), the control code of DCO is required to span evenly to reduce the electromagnetic interference 
(EMI) effect, thus the non-monotonic DCO is not suitable for SSCG application [6]. 
 
IV. The Purpose of This Study (研究目的) 
 In this project, a monotonic, low-power, high-resolution, and wide-range DCO with high portability 
is proposed for ADSSCG applications. In addition, all design of the proposed DCO can be described by 
HDL language and implemented with standard cells, making it easily portable to different processes and 
very suitable for SoC applications. 
 
V. Literature Review (文獻探討) 
Recently, different architectural solutions have been proposed to implement the DCO. The 
current-starved type DCO [4] controls the supply current of delay cell to obtain different delay values. 
Although it has high resolution, it needs a static current source that will consume more static power 
dissipation. In addition, such approach demands high complexity at circuit level, resulting in long design 
phase cycle and low portability.  
In order to reduce design cycle when process or specification is changed, many DCOs which 
implemented with standard cells haves been proposed to enhance portability [2], [3], [5]. Driving 
capability modulation (DCM) changes the driving current of each delay cell by controlling number of 
enabled tri-state buffers/inverters [2]. The design concept of this approach is straightforward, but itDCM 
has a poor performance in linearity and power consumption, and the resolution is insufficient. The 
or-and-inverter (OAI) cells are proposed to enhance resolution by different input pattern combinations; 
however linearity remains to be solved [3]. Although digitally controlled varactor (DCV) has a good 
performance in resolution and linearity [5], it is hard to take a few cells to provide wider operation range. 
As a result, largemore power consumption is demanded due to many DCV cells to maintain an 
acceptable operation range. 
To improve the control code resolution and extend the operation range at the same time, the 
cascading structure DCO has been proposed [2], [3], [5]. However, this structure requires that the 
controllable range of each stage must be larger than the finest delay step of the previous stage to ensure 
i
t
 
d
o
e
s
 
2
2.02
2.04
2.06
2.08
2.1
1 2 3 4 5 6
DCO Control Code
D
el
ay
 
(ns
) Monotonic Gain Curve
Non-Monotonic Gain Curve
 
Fig. 1.  Non-monotonic phenomenon in DCO 
 5 
B. EquationsSingle-Delay Extraction Scheme Fine-Tuning Stage 
Because the resolution of the coarse-tuning stage is not sufficient for typical DCO applications, two 
fine-tuning stages are added to further improve overall delay resolution of DCO. The design challenge 
of the fine-tuning stage is how to improve delay resolution while keeping delay monotonic characteristic. 
The single-stage interpolation structure uses two driving groups that are controlled by two 
complementary codes to perform a delay interpolation [8]. Although this structure is very simple, it 
takes large hardware cost to achieve high delay resolution. When the single-stage interpolation 
fine-tuning stage is requested to generate N times resolution improvement, it needs 2N tri-state buffers. 
As N increases, the power consumption and output capacitance will increase significantly. The 
multi-stage interpolation structure is another solution for the fine-tuning stage as shown in Fig. 4 [9].  
The multi-stage interpolation structure employs the interpolation cell that consists of two buffers to 
improve the delay resolution. When the multi-stage interpolation fine-tuning stage is requested to 
generate 2N times resolution improvement, it needs N delay stages and 2N+1 + N – 2 interpolation cells. 
Thus, when this approach obtains the finer delay resolution, it not only consumes large power, but also 
has long intrinsic delay. 
Fig. 5 illustrates the architecture of the proposed 1st fine-tuning stage, b, which consists of four 
driving groups, namely Group A ~ D (GA, GB, GC, and GD). The proposed 1st fine- tuning stage uses 
  
Fig. 3.  Proposed coarse-tuning stage. 
  
  
Fig. 4.  Single-stage interpolation structure DCO [9]. 
  
Fig. 5.  Proposed 1st fine-tuning stage.  
 7 
The proposed DCO is implemented in 90nm 1P9M CMOS process, where the DCO HSPICE 
simulation results of controllable delay range and the finest delay step of different tuning stages are 
shown in Table II. Because the finest step of 2nd fine-tuning stage determines the DCO resolution, the 
proposed DCO can achieve high resolution with 1.1ps. From the code-to-delay simulation results of 1st 
and 2nd fine-tuning stages as shown in Fig. 6 and Fig. 7, the proposed DCO can achieve monotonic delay 
in each fine-tuning stage. Fig. 8 shows the code-to-delay simulation results that proposed DCO keeps 
monotonic gain curve when DCO code switches cross over different tuning stages. Because the 
proposed DCO employs the interpolation delay stage, it will not occur the non-monotonic problem in the 
proposed cascading structure. In addition to resolution, operation range, and monotonicity, due to the 
single delay extraction scheme, the power consumption can be reduced to 0.79mW at 1529GHz with 1V 
supply voltage.  
Table III lists comparison results with the state-of-the-art DCOs. The proposed DCO has the finest 
resolution and wider operation frequency range. Based on the power index comparison, it is clear that 
the proposed DCO can provide better power-to-frequency ratio, implying the proposed DCO is more 
effective in power saving for a given operating frequency. Furthermore, the proposed low-power 
solution does not induce any performance loss. Additionally, since the proposed DCO can be 
implemented with standard cells, it has a good portability and very suitable for SoC integration as 
 
Fig. 6.  Simulation results of the proposed 1st fine-tuning stage. 
 
Fig. 7.  Simulation results of the proposed 2nd fine-tuning stage. 
 
Fig. 8.  Simulation results of DCO code switches cross over different tuning stages. 
 9 
[7] C. -T. Wu, W. Wang, I. -C. Wey, and A. -Y Wu, “A scalable DCO design for portable ADPLL 
designs,” IEEE International Symposium on Circuits and Systems, pp. 5449–5452, May 2005. 
[8] M. Combes, K. Dioury, and A. Greiner, “A portable clock multiplier generator using digital CMOS 
standard cells,” IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 958–965, Jul. 1996. 
[9] B. W. Garlepp, K. S. Donnelly, J. Kim, P. S. Chau, J. L. Zerbe, C. Huang, C. V. Tran, C. L. 
Portmann, D. Stark, Y. -F. Chan, T. H. Lee, and M. A. Horowitz, “A portable digital DLL for 
high-speed CMOS interface circuits,” IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 632–644, May 
1999. 
[10] B. -M. Moon, Y. -J. Park and D. -K. Jeong, “Monotonic wide-range digitally controlled oscillator 
compensated for supply voltage variation,” IEEE Trans. Circuits and Syst. II, Exp. Briefs, vol. 55, no. 
10, pp. 1036-1040, Oct. 2008.  
[11] K. -H. Choi, J. -B. Shin, J. -Y. Sim, and H. -J. Park, “An interpolating digitally controlled oscillator 
for a wide-range all-digital PLL,” IEEE Trans. Circuits and Syst. I, Reg. Papers, vol. 56, no. 9, pp. 
2055-2063, Sep.2009. 
 2 
 System Architectures 
 MEMS/NEMS 
 Digital Signal Processing 
在眾多會議論文中，越來越多的論文強調的是一個完整的系統，從演算法，架構，電路設計、晶
片實做，到驗證，並且強調於實際應用上做出最佳化並降低功率的消耗。 
二、與會心得 
  此次參加本會議發表一篇論文(於Digital Techniques Section)，在口頭報告的過程中，除了詳盡的
向與會者說明分享我們的研究成果，並進行熱烈的討論。從與會者所提及的問題中可發現一些我們研
究上易發生的迷思或說明不夠清楚的地方，提供我們之後改進以及需要注意的地方。除此之外，我們
藉由這次研討會的參與，除了可以觀摩了解世界各國最新的研究成果外，並可掌握世界相關領域的研
究趨勢，更可觸發我們的研究方向與靈感，使我們獲益良多。 
三、考察參觀活動(無是項活動者略) 
 略 
四、建議 
    因為會議舉辦的地點為韓國，因此與會者有很大的比例來自韓國或鄰近的日本。而藉由此學
術交流相信對與會者無論在日後的學術研究或國際視野皆有很大的助益。因此建議台灣也能多舉
辦此類學術水準與規模皆俱的國際研討會，能讓更多台灣的研究人員與產業界人士參與，進而提
升我國的學術能量與研究水平。 
五、攜回資料名稱及內容 
1. 會議議程表。 
2. 會議論文全文電子檔。 
3. 相關國際會議的 Call for Paper 相關資料。 
六、其他 
   由於大會主辦單位為韓國延世大學，因此也藉此機會參觀此韓國的一流學府，也由其中發現
主辦單位除了在主要議程之外也會顧及許多細微的地方，盡其所能將會議辦的完美，這樣的工作
態度是值得我們學習的。 
 
 
 
 
100 年度專題研究計畫研究成果彙整表 
計畫主持人：盛鐸 計畫編號：100-2218-E-030-001- 
計畫名稱：具延遲單調性之數位控制振盪器與全數位展頻時脈產生器之設計與研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
發表具延遲單調
性與低功率特性
之數位控制震盪
器。此研究成果可
用於全數位時脈
產生器中，並有效
提升其效能與降
低整體功率消耗。
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
