// Seed: 714671106
macromodule module_0 ();
  wire id_1;
  assign module_1.type_1 = 0;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    output wand  id_2,
    output uwire id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_23, id_24;
endmodule
module module_3 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    output uwire id_12,
    output uwire id_13,
    input supply1 id_14,
    input wand id_15,
    output supply0 id_16,
    id_19,
    input wor id_17
);
  assign id_13 = 1;
  wire id_20, id_21;
  assign id_12 = -id_10;
  module_2 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19,
      id_21,
      id_19,
      id_19,
      id_20,
      id_19,
      id_21,
      id_19,
      id_20,
      id_20,
      id_20,
      id_21,
      id_21,
      id_20,
      id_21,
      id_20,
      id_19
  );
  id_22(
      .id_0(1'h0), .id_1(1 & -1), .id_2(-1), .id_3(), .id_4(id_17)
  );
endmodule
