sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../../../../TransmitRAM2021summer.srcs/sources_1/ip/ClockGenerator50MHz/ClockGenerator50MHz_clk_wiz.v" --include "../../../ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../../../../TransmitRAM2021summer.srcs/sources_1/ip/ClockGenerator50MHz/ClockGenerator50MHz.v" --include "../../../ipstatic/clk_wiz_v5_3_1"

verilog xil_defaultlib "glbl.v"

nosort
