INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/decoder/decoder.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/decoder/decoder.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/decoder/decoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
