Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Mar 31 21:05:16 2017
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -rpx FPGA_TOP_timing_summary_routed.rpx
| Design       : FPGA_TOP
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.349        0.000                      0                 8777        0.059        0.000                      0                 8761        7.500        0.000                       0                  4555  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
Clk_40M                                                                  {0.000 12.500}       25.000          40.000          
  feedback                                                               {0.000 12.500}       25.000          40.000          
  pll_40                                                                 {0.000 12.500}       25.000          40.000          
  pll_5                                                                  {0.000 100.000}      200.000         5.000           
VIRTUAL_pll_5                                                            {0.000 100.000}      200.000         5.000           
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
usb_clkout                                                               {0.000 10.417}       20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_40M                                                                                                                                                                                                                    7.500        0.000                       0                     1  
  feedback                                                                                                                                                                                                                23.751        0.000                       0                     2  
  pll_40                                                                       3.661        0.000                      0                 4147        0.074        0.000                      0                 4147       12.000        0.000                       0                  2172  
  pll_5                                                                      196.577        0.000                      0                  127        0.121        0.000                      0                  127       13.360        0.000                       0                    97  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.186        0.000                      0                  653        0.093        0.000                      0                  653       15.370        0.000                       0                   343  
usb_clkout                                                                     0.349        0.000                      0                 3453        0.059        0.000                      0                 3453        9.286        0.000                       0                  1940  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_40         Clk_40M              0.528        0.000                      0                   19        5.757        0.000                      0                   19  
Clk_40M        pll_40               6.427        0.000                      0                    9        7.996        0.000                      0                    9  
pll_5          pll_40              20.909        0.000                      0                   45        0.653        0.000                      0                   37  
pll_40         pll_5               23.005        0.000                      0                    9        0.185        0.000                      0                    1  
pll_5          VIRTUAL_pll_5       88.040        0.000                      0                    2        9.832        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.450        0.000                      0                  118        0.226        0.000                      0                  118  
**async_default**                                                        pll_40                                                                   pll_40                                                                        22.083        0.000                      0                  135        0.140        0.000                      0                  135  
**async_default**                                                        pll_5                                                                    pll_5                                                                        197.714        0.000                      0                    4        0.398        0.000                      0                    4  
**async_default**                                                        usb_clkout                                                               usb_clkout                                                                    18.033        0.000                      0                  101        0.213        0.000                      0                  101  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  Clk_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        3.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[47][2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.618ns  (logic 2.125ns (24.657%)  route 6.493ns (75.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.441 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=216, routed)         6.493    26.935    usb_control/USB_COMMAND[2]
    SLICE_X13Y94         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[47][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.278    30.477    usb_control/rst_n_0
    SLICE_X13Y94         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[47][2]/C
                         clock pessimism              0.223    30.699    
                         clock uncertainty           -0.057    30.643    
    SLICE_X13Y94         FDCE (Setup_fdce_C_D)       -0.047    30.596    usb_control/Microroc_4Bit_DAC_chn_reg[47][2]
  -------------------------------------------------------------------
                         required time                         30.596    
                         arrival time                         -26.935    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[51][2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.607ns  (logic 2.125ns (24.689%)  route 6.482ns (75.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.441 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=216, routed)         6.482    26.923    usb_control/USB_COMMAND[2]
    SLICE_X15Y92         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[51][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.278    30.477    usb_control/rst_n_0
    SLICE_X15Y92         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[51][2]/C
                         clock pessimism              0.223    30.699    
                         clock uncertainty           -0.057    30.643    
    SLICE_X15Y92         FDCE (Setup_fdce_C_D)       -0.047    30.596    usb_control/Microroc_4Bit_DAC_chn_reg[51][2]
  -------------------------------------------------------------------
                         required time                         30.596    
                         arrival time                         -26.923    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[38][2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.618ns  (logic 2.125ns (24.657%)  route 6.493ns (75.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.441 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=216, routed)         6.493    26.935    usb_control/USB_COMMAND[2]
    SLICE_X12Y94         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[38][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.278    30.477    usb_control/rst_n_0
    SLICE_X12Y94         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[38][2]/C
                         clock pessimism              0.223    30.699    
                         clock uncertainty           -0.057    30.643    
    SLICE_X12Y94         FDCE (Setup_fdce_C_D)       -0.015    30.628    usb_control/Microroc_4Bit_DAC_chn_reg[38][2]
  -------------------------------------------------------------------
                         required time                         30.628    
                         arrival time                         -26.935    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[43][2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.500ns  (logic 2.125ns (25.001%)  route 6.375ns (74.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 30.477 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.441 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=216, routed)         6.375    26.816    usb_control/USB_COMMAND[2]
    SLICE_X13Y93         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.278    30.477    usb_control/rst_n_0
    SLICE_X13Y93         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[43][2]/C
                         clock pessimism              0.223    30.699    
                         clock uncertainty           -0.057    30.643    
    SLICE_X13Y93         FDCE (Setup_fdce_C_D)       -0.047    30.596    usb_control/Microroc_4Bit_DAC_chn_reg[43][2]
  -------------------------------------------------------------------
                         required time                         30.596    
                         arrival time                         -26.816    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.493ns  (logic 2.230ns (26.257%)  route 6.263ns (73.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 30.473 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.441 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=232, routed)         6.263    26.704    usb_control/USB_COMMAND[0]
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.105    26.809 r  usb_control/Microroc_param_Read_reg[45]_i_1/O
                         net (fo=1, routed)           0.000    26.809    usb_control/Microroc_param_Read_reg[45]_i_1_n_0
    SLICE_X15Y63         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.274    30.473    usb_control/rst_n_0
    SLICE_X15Y63         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[45]/C
                         clock pessimism              0.223    30.695    
                         clock uncertainty           -0.057    30.639    
    SLICE_X15Y63         FDCE (Setup_fdce_C_D)        0.030    30.669    usb_control/Microroc_param_Read_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         30.669    
                         arrival time                         -26.809    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.514ns  (logic 2.251ns (26.439%)  route 6.263ns (73.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 30.473 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.441 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=232, routed)         6.263    26.704    usb_control/USB_COMMAND[0]
    SLICE_X15Y63         LUT5 (Prop_lut5_I1_O)        0.126    26.830 r  usb_control/Microroc_param_Read_reg[46]_i_1/O
                         net (fo=1, routed)           0.000    26.830    usb_control/Microroc_param_Read_reg[46]_i_1_n_0
    SLICE_X15Y63         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.274    30.473    usb_control/rst_n_0
    SLICE_X15Y63         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[46]/C
                         clock pessimism              0.223    30.695    
                         clock uncertainty           -0.057    30.639    
    SLICE_X15Y63         FDCE (Setup_fdce_C_D)        0.069    30.708    usb_control/Microroc_param_Read_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         30.708    
                         arrival time                         -26.830    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.405ns  (logic 2.230ns (26.533%)  route 6.175ns (73.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 30.473 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.441 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=232, routed)         6.175    26.616    usb_control/USB_COMMAND[0]
    SLICE_X9Y63          LUT5 (Prop_lut5_I2_O)        0.105    26.721 r  usb_control/Microroc_param_Read_reg[55]_i_1/O
                         net (fo=1, routed)           0.000    26.721    usb_control/Microroc_param_Read_reg[55]_i_1_n_0
    SLICE_X9Y63          FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.274    30.473    usb_control/rst_n_0
    SLICE_X9Y63          FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[55]/C
                         clock pessimism              0.223    30.695    
                         clock uncertainty           -0.057    30.639    
    SLICE_X9Y63          FDCE (Setup_fdce_C_D)        0.033    30.672    usb_control/Microroc_param_Read_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         30.672    
                         arrival time                         -26.721    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.414ns  (logic 2.239ns (26.612%)  route 6.175ns (73.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 30.473 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.441 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=232, routed)         6.175    26.616    usb_control/USB_COMMAND[0]
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.114    26.730 r  usb_control/Microroc_param_Read_reg[58]_i_1/O
                         net (fo=1, routed)           0.000    26.730    usb_control/Microroc_param_Read_reg[58]_i_1_n_0
    SLICE_X9Y63          FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.274    30.473    usb_control/rst_n_0
    SLICE_X9Y63          FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[58]/C
                         clock pessimism              0.223    30.695    
                         clock uncertainty           -0.057    30.639    
    SLICE_X9Y63          FDCE (Setup_fdce_C_D)        0.069    30.708    usb_control/Microroc_param_Read_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         30.708    
                         arrival time                         -26.730    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[41][2]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.251ns  (logic 2.125ns (25.755%)  route 6.126ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 30.476 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.441 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=216, routed)         6.126    26.567    usb_control/USB_COMMAND[2]
    SLICE_X13Y90         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.277    30.476    usb_control/rst_n_0
    SLICE_X13Y90         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[41][2]/C
                         clock pessimism              0.223    30.698    
                         clock uncertainty           -0.057    30.642    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)       -0.047    30.595    usb_control/Microroc_4Bit_DAC_chn_reg[41][2]
  -------------------------------------------------------------------
                         required time                         30.595    
                         arrival time                         -26.567    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_param_Read_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.300ns  (logic 2.230ns (26.866%)  route 6.070ns (73.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 30.473 - 25.000 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 18.316 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.400    18.316    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.441 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=232, routed)         6.070    26.512    usb_control/USB_COMMAND[0]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.105    26.617 r  usb_control/Microroc_param_Read_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    26.617    usb_control/Microroc_param_Read_reg[22]_i_1_n_0
    SLICE_X11Y63         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.274    30.473    usb_control/rst_n_0
    SLICE_X11Y63         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[22]/C
                         clock pessimism              0.223    30.695    
                         clock uncertainty           -0.057    30.639    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)        0.030    30.669    usb_control/Microroc_param_Read_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         30.669    
                         arrival time                         -26.617    
  -------------------------------------------------------------------
                         slack                                  4.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB36E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.918%)  route 0.165ns (53.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 15.136 - 12.500 ) 
    Source Clock Delay      (SCD):    2.041ns = ( 14.541 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.562    14.541    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y63         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.146    14.687 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=5, routed)           0.165    14.852    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X1Y12         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.870    15.136    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y12         RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.542    14.594    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    14.777    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.777    
                         arrival time                          14.852    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.431ns  (logic 0.236ns (16.490%)  route 1.195ns (83.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 16.092 - 12.500 ) 
    Source Clock Delay      (SCD):    2.049ns = ( 14.549 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.570    14.549    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y55         FDCE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDCE (Prop_fdce_C_Q)         0.146    14.695 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.544    15.239    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X29Y55         LUT5 (Prop_lut5_I3_O)        0.045    15.284 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2/O
                         net (fo=2, routed)           0.651    15.935    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwss.wsts/comp0
    SLICE_X29Y56         LUT6 (Prop_lut6_I0_O)        0.045    15.980 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.000    15.980    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X29Y56         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.766    16.092    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/lopt
    SLICE_X29Y56         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.287    15.805    
    SLICE_X29Y56         FDPE (Hold_fdpe_C_D)         0.092    15.897    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        -15.897    
                         arrival time                          15.980    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[401]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[417]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.696%)  route 0.271ns (59.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.554     2.033    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X49Y77         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[401]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.141     2.174 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[401]/Q
                         net (fo=1, routed)           0.271     2.445    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[401]
    SLICE_X52Y77         LUT3 (Prop_lut3_I0_O)        0.045     2.490 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[417]_i_1/O
                         net (fo=1, routed)           0.000     2.490    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[417]_i_1_n_0
    SLICE_X52Y77         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[417]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.819     2.585    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X52Y77         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[417]/C
                         clock pessimism             -0.292     2.293    
    SLICE_X52Y77         FDCE (Hold_fdce_C_D)         0.092     2.385    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[417]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_control/Microroc_param_Read_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.571     2.050    usb_control/rst_n_0
    SLICE_X15Y60         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDCE (Prop_fdce_C_Q)         0.141     2.191 r  usb_control/Microroc_param_Read_reg_reg[27]/Q
                         net (fo=1, routed)           0.053     2.244    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_param_Read_reg_reg[63][27]
    SLICE_X14Y60         LUT4 (Prop_lut4_I2_O)        0.045     2.289 r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg[27]_i_1/O
                         net (fo=1, routed)           0.000     2.289    Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg[27]_i_1_n_0
    SLICE_X14Y60         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.842     2.608    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X14Y60         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[27]/C
                         clock pessimism             -0.545     2.063    
    SLICE_X14Y60         FDCE (Hold_fdce_C_D)         0.121     2.184    Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[449]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[465]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.978%)  route 0.279ns (60.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.552     2.031    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X52Y77         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[449]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDCE (Prop_fdce_C_Q)         0.141     2.172 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[449]/Q
                         net (fo=1, routed)           0.279     2.451    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[449]
    SLICE_X49Y77         LUT3 (Prop_lut3_I0_O)        0.045     2.496 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[465]_i_1/O
                         net (fo=1, routed)           0.000     2.496    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[465]_i_1_n_0
    SLICE_X49Y77         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[465]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.822     2.588    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X49Y77         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[465]/C
                         clock pessimism             -0.292     2.296    
    SLICE_X49Y77         FDCE (Hold_fdce_C_D)         0.092     2.388    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[465]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.558     2.037    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X35Y71         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     2.178 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.233    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[2]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.045     2.278 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.278    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[18]_i_1_n_0
    SLICE_X34Y71         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.827     2.593    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X34Y71         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[18]/C
                         clock pessimism             -0.543     2.050    
    SLICE_X34Y71         FDCE (Hold_fdce_C_D)         0.120     2.170    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_control/Microroc_NOR64_or_Disc_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[575]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.841%)  route 0.066ns (26.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.567     2.046    usb_control/rst_n_0
    SLICE_X15Y67         FDPE                                         r  usb_control/Microroc_NOR64_or_Disc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.187 r  usb_control/Microroc_NOR64_or_Disc_reg/Q
                         net (fo=2, routed)           0.066     2.253    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_NOR64_or_Disc
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.045     2.298 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[575]_i_1/O
                         net (fo=1, routed)           0.000     2.298    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[575]_i_1_n_0
    SLICE_X14Y67         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[575]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.836     2.602    Microroc_u1/SC_Readreg/Microroc_Param/CLK
    SLICE_X14Y67         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[575]/C
                         clock pessimism             -0.543     2.059    
    SLICE_X14Y67         FDCE (Hold_fdce_C_D)         0.120     2.179    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[575]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 15.099 - 12.500 ) 
    Source Clock Delay      (SCD):    2.041ns = ( 14.541 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.562    14.541    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X65Y64         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.146    14.687 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055    14.742    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X65Y64         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.833    15.099    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y64         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.558    14.541    
    SLICE_X65Y64         FDCE (Hold_fdce_C_D)         0.082    14.623    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.623    
                         arrival time                          14.742    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 15.098 - 12.500 ) 
    Source Clock Delay      (SCD):    2.041ns = ( 14.541 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.562    14.541    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y64         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.146    14.687 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055    14.742    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X63Y64         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.832    15.098    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y64         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.557    14.541    
    SLICE_X63Y64         FDCE (Hold_fdce_C_D)         0.082    14.623    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.623    
                         arrival time                          14.742    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 15.099 - 12.500 ) 
    Source Clock Delay      (SCD):    2.041ns = ( 14.541 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.562    14.541    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X65Y63         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.146    14.687 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055    14.742    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X65Y63         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.833    15.099    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y63         FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.558    14.541    
    SLICE_X65Y63         FDCE (Hold_fdce_C_D)         0.082    14.623    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.623    
                         arrival time                          14.742    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y22     Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y22     Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y13     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y12     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y13     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y12     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y30     usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y26     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y0    Clk_Gen/BUFG_gclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X60Y64     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X60Y64     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X61Y65     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X59Y63     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X59Y65     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X59Y65     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X59Y66     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X59Y63     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X59Y63     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X59Y63     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X48Y81     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[86]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X47Y81     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[87]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X47Y79     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[88]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X47Y79     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[89]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X41Y78     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[8]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X49Y76     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[90]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X47Y76     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[91]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X46Y70     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[94]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X46Y70     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[95]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X50Y80     Microroc_SCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[98]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      196.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.577ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.798ns (24.382%)  route 2.475ns (75.618%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 205.539 - 200.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.451     5.866    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.348     6.214 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/Q
                         net (fo=2, routed)           0.779     6.994    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_22_out[4]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.240     7.234 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_8/O
                         net (fo=1, routed)           0.516     7.750    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_8_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.105     7.855 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.593     8.448    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I4_O)        0.105     8.553 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.586     9.139    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X4Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.340   205.539    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.299   205.837    
                         clock uncertainty           -0.074   205.764    
    SLICE_X4Y64          FDPE (Setup_fdpe_C_D)       -0.047   205.717    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        205.717    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                196.577    

Slack (MET) :             196.713ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.798ns (25.535%)  route 2.327ns (74.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 205.539 - 200.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.451     5.866    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.348     6.214 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/Q
                         net (fo=2, routed)           0.779     6.994    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_22_out[4]
    SLICE_X7Y62          LUT4 (Prop_lut4_I2_O)        0.240     7.234 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_8/O
                         net (fo=1, routed)           0.516     7.750    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_8_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.105     7.855 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.593     8.448    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I4_O)        0.105     8.553 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.438     8.992    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X4Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.340   205.539    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.299   205.837    
                         clock uncertainty           -0.074   205.764    
    SLICE_X4Y64          FDPE (Setup_fdpe_C_D)       -0.059   205.705    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                        205.705    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                196.713    

Slack (MET) :             196.735ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 2.230ns (69.654%)  route 0.972ns (30.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 205.471 - 200.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.415     5.831    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y26         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125     7.956 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.972     8.928    Microroc_u1/SC_Readreg/BitShift/dout[5]
    SLICE_X8Y65          LUT4 (Prop_lut4_I0_O)        0.105     9.033 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[5]_i_1/O
                         net (fo=1, routed)           0.000     9.033    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[5]_i_1_n_0
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.272   205.471    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/C
                         clock pessimism              0.299   205.769    
                         clock uncertainty           -0.074   205.696    
    SLICE_X8Y65          FDCE (Setup_fdce_C_D)        0.072   205.768    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]
  -------------------------------------------------------------------
                         required time                        205.768    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                196.735    

Slack (MET) :             196.737ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 2.230ns (68.522%)  route 1.024ns (31.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 205.538 - 200.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.415     5.831    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y26         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.956 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.024     8.981    Microroc_u1/SC_Readreg/BitShift/dout[3]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.105     9.086 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[3]_i_1/O
                         net (fo=1, routed)           0.000     9.086    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[3]_i_1_n_0
    SLICE_X6Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.339   205.538    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X6Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/C
                         clock pessimism              0.283   205.820    
                         clock uncertainty           -0.074   205.747    
    SLICE_X6Y65          FDCE (Setup_fdce_C_D)        0.076   205.823    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]
  -------------------------------------------------------------------
                         required time                        205.823    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                196.737    

Slack (MET) :             196.794ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 2.230ns (70.696%)  route 0.924ns (29.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 205.538 - 200.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.415     5.831    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y26         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     7.956 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.924     8.881    Microroc_u1/SC_Readreg/BitShift/dout[4]
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.105     8.986 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[4]_i_1/O
                         net (fo=1, routed)           0.000     8.986    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[4]_i_1_n_0
    SLICE_X7Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.339   205.538    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X7Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/C
                         clock pessimism              0.283   205.820    
                         clock uncertainty           -0.074   205.747    
    SLICE_X7Y65          FDCE (Setup_fdce_C_D)        0.033   205.780    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]
  -------------------------------------------------------------------
                         required time                        205.780    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                196.794    

Slack (MET) :             196.807ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 2.230ns (71.018%)  route 0.910ns (28.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 205.538 - 200.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.415     5.831    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y26         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.125     7.956 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.910     8.866    Microroc_u1/SC_Readreg/BitShift/dout[14]
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.105     8.971 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[14]_i_1/O
                         net (fo=1, routed)           0.000     8.971    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[14]_i_1_n_0
    SLICE_X7Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.339   205.538    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X7Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/C
                         clock pessimism              0.283   205.820    
                         clock uncertainty           -0.074   205.747    
    SLICE_X7Y65          FDCE (Setup_fdce_C_D)        0.032   205.779    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]
  -------------------------------------------------------------------
                         required time                        205.779    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                196.807    

Slack (MET) :             196.814ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.773ns (26.945%)  route 2.096ns (73.055%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 205.471 - 200.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.445     5.860    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X4Y67          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.379     6.239 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.713     6.953    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.119     7.072 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.671     7.742    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.275     8.017 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.712     8.729    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.272   205.471    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/C
                         clock pessimism              0.283   205.753    
                         clock uncertainty           -0.074   205.680    
    SLICE_X8Y65          FDCE (Setup_fdce_C_CE)      -0.136   205.544    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]
  -------------------------------------------------------------------
                         required time                        205.544    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                196.814    

Slack (MET) :             196.814ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.773ns (26.945%)  route 2.096ns (73.055%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 205.471 - 200.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.445     5.860    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X4Y67          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.379     6.239 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.713     6.953    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.119     7.072 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.671     7.742    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.275     8.017 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.712     8.729    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.272   205.471    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]/C
                         clock pessimism              0.283   205.753    
                         clock uncertainty           -0.074   205.680    
    SLICE_X8Y65          FDCE (Setup_fdce_C_CE)      -0.136   205.544    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]
  -------------------------------------------------------------------
                         required time                        205.544    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                196.814    

Slack (MET) :             196.814ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.773ns (26.945%)  route 2.096ns (73.055%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 205.471 - 200.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.445     5.860    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X4Y67          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.379     6.239 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.713     6.953    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.119     7.072 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.671     7.742    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.275     8.017 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.712     8.729    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.272   205.471    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/C
                         clock pessimism              0.283   205.753    
                         clock uncertainty           -0.074   205.680    
    SLICE_X8Y65          FDCE (Setup_fdce_C_CE)      -0.136   205.544    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]
  -------------------------------------------------------------------
                         required time                        205.544    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                196.814    

Slack (MET) :             196.814ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.773ns (26.945%)  route 2.096ns (73.055%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 205.471 - 200.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.445     5.860    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X4Y67          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.379     6.239 f  Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.713     6.953    Microroc_u1/SC_Readreg/BitShift/data_cnt_reg__0[0]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.119     7.072 r  Microroc_u1/SC_Readreg/BitShift/i__i_1/O
                         net (fo=2, routed)           0.671     7.742    Microroc_u1/SC_Readreg/BitShift/i__i_1_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.275     8.017 r  Microroc_u1/SC_Readreg/BitShift/__0/i_/O
                         net (fo=16, routed)          0.712     8.729    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.272   205.471    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X8Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/C
                         clock pessimism              0.283   205.753    
                         clock uncertainty           -0.074   205.680    
    SLICE_X8Y65          FDCE (Setup_fdce_C_CE)      -0.136   205.544    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]
  -------------------------------------------------------------------
                         required time                        205.544    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                196.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.599     2.078    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y61          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.141     2.219 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.274    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X5Y61          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.870     2.636    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y61          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.558     2.078    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.075     2.153    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.597     2.076    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y63          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     2.217 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.272    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X5Y63          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.867     2.633    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y63          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.557     2.076    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.075     2.151    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.597     2.076    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y63          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     2.217 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     2.272    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X5Y63          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.867     2.633    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y63          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.557     2.076    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.071     2.147    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.057     2.275    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.868     2.634    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.557     2.077    
    SLICE_X4Y62          FDCE (Hold_fdce_C_D)         0.071     2.148    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.599     2.078    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y61          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     2.219 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.064     2.282    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X4Y61          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.870     2.636    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y61          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.558     2.078    
    SLICE_X4Y61          FDCE (Hold_fdce_C_D)         0.075     2.153    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.064     2.281    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.868     2.634    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.557     2.077    
    SLICE_X4Y62          FDCE (Hold_fdce_C_D)         0.075     2.152    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.064     2.281    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X0Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.869     2.635    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.558     2.077    
    SLICE_X0Y65          FDPE (Hold_fdpe_C_D)         0.075     2.152    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.158%)  route 0.075ns (34.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.597     2.076    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141     2.217 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.075     2.292    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.866     2.632    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.556     2.076    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.075     2.151    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.597     2.076    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X6Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164     2.240 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/Q
                         net (fo=1, routed)           0.051     2.291    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg_n_0_[3]
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.045     2.336 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[4]_i_1/O
                         net (fo=1, routed)           0.000     2.336    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[4]_i_1_n_0
    SLICE_X7Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.866     2.632    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X7Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/C
                         clock pessimism             -0.543     2.089    
    SLICE_X7Y65          FDCE (Hold_fdce_C_D)         0.092     2.181    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164     2.241 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.296    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X6Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.868     2.634    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.557     2.077    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.060     2.137    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_5
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y26     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y1    Clk_Gen/BUFG_Clk_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y66      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y65      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y65      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y65      Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      Microroc_u1/SC_Readreg/BitShift/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y67      Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y67      Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y64      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y64      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y65      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y65      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y65      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y65      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y64      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y64      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y64      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y64      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y64      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y64      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y64      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y64      Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y66      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y65      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y65      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y65      Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      Microroc_u1/SC_Readreg/BitShift/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y67      Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 1.617ns (23.866%)  route 5.158ns (76.134%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.635     6.770    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT3 (Prop_lut3_I1_O)        0.105     6.875 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next_i_2/O
                         net (fo=1, routed)           0.511     7.386    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next_i_2_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.510 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next_i_1/O
                         net (fo=11, routed)          0.795     8.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8][0]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.281     8.586 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__0/O
                         net (fo=1, routed)           0.655     9.241    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__0_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I1_O)        0.267     9.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3/O
                         net (fo=1, routed)           0.317     9.825    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[10]
    SLICE_X35Y52         LUT6 (Prop_lut6_I0_O)        0.105     9.930 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000     9.930    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__4
    SLICE_X35Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.271    35.805    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/CLK
    SLICE_X35Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.315    36.120    
                         clock uncertainty           -0.035    36.084    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)        0.032    36.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         36.116    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                 26.186    

Slack (MET) :             26.755ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.155ns (18.517%)  route 5.082ns (81.483%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 35.932 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.827     7.925    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.105     8.030 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.971     9.001    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.105     9.106 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.286     9.392    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X58Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.398    35.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CLK
    SLICE_X58Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.255    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X58Y49         FDPE (Setup_fdpe_C_D)       -0.004    36.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.148    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 26.755    

Slack (MET) :             26.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 1.155ns (19.107%)  route 4.890ns (80.893%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 35.932 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.827     7.925    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.105     8.030 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.553     8.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.105     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.512     9.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.398    35.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.255    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X59Y47         FDCE (Setup_fdce_C_CE)      -0.168    35.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 26.784    

Slack (MET) :             26.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 1.155ns (19.107%)  route 4.890ns (80.893%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 35.932 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.827     7.925    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.105     8.030 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.553     8.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.105     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.512     9.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.398    35.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.255    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X59Y47         FDCE (Setup_fdce_C_CE)      -0.168    35.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 26.784    

Slack (MET) :             26.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 1.155ns (19.107%)  route 4.890ns (80.893%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 35.932 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.827     7.925    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.105     8.030 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.553     8.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.105     8.688 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.512     9.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.398    35.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.255    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X59Y47         FDCE (Setup_fdce_C_CE)      -0.168    35.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 26.784    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.050ns (18.798%)  route 4.536ns (81.202%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 35.796 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.001     8.100    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.105     8.205 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.536     8.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.262    35.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.315    36.111    
                         clock uncertainty           -0.035    36.075    
    SLICE_X50Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    35.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         35.640    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 26.900    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.050ns (18.798%)  route 4.536ns (81.202%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 35.796 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.001     8.100    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.105     8.205 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.536     8.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.262    35.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.315    36.111    
                         clock uncertainty           -0.035    36.075    
    SLICE_X50Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    35.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         35.640    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 26.900    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.050ns (18.798%)  route 4.536ns (81.202%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 35.796 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.001     8.100    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.105     8.205 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.536     8.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.262    35.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.315    36.111    
                         clock uncertainty           -0.035    36.075    
    SLICE_X50Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    35.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         35.640    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 26.900    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.050ns (18.798%)  route 4.536ns (81.202%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 35.796 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.001     8.100    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.105     8.205 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.536     8.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.262    35.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.315    36.111    
                         clock uncertainty           -0.035    36.075    
    SLICE_X50Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    35.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         35.640    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 26.900    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.050ns (18.798%)  route 4.536ns (81.202%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 35.796 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.460     6.994    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.105     7.099 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.001     8.100    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.105     8.205 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.536     8.740    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.262    35.796    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.315    36.111    
                         clock uncertainty           -0.035    36.075    
    SLICE_X50Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    35.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         35.640    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 26.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.564     1.400    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X51Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.128     1.528 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     1.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X50Y52         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y52         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.391     1.413    
    SLICE_X50Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.506    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.950%)  route 0.120ns (46.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X51Y53         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.141     1.540 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.120     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X50Y53         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y53         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.391     1.412    
    SLICE_X50Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.559    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.564     1.400    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X51Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     1.541 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y51         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.388     1.416    
    SLICE_X50Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.629     1.465    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X55Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.053     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_1
    SLICE_X54Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.903     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X54Y48         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.394     1.478    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.076     1.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.429%)  route 0.071ns (35.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.564     1.400    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X51Y52         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.128     1.528 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     1.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X50Y52         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y52         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.391     1.413    
    SLICE_X50Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.629     1.465    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.903     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.407     1.465    
    SLICE_X57Y46         FDCE (Hold_fdce_C_D)         0.076     1.541    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.629     1.465    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.903     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.407     1.465    
    SLICE_X57Y46         FDCE (Hold_fdce_C_D)         0.075     1.540    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y52         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.540 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X55Y52         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.833     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y52         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.404     1.399    
    SLICE_X55Y52         FDPE (Hold_fdpe_C_D)         0.075     1.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.562     1.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X52Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X52Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.832     1.802    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X52Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.404     1.398    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.076     1.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.629     1.465    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.903     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X57Y46         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.407     1.465    
    SLICE_X57Y46         FDCE (Hold_fdce_C_D)         0.071     1.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X45Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X45Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y46   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y46   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y46   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X54Y46   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y46   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y46   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X57Y46   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y52   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y52   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y53   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y51   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_pktend
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 3.842ns (66.210%)  route 1.961ns (33.790%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.431     4.646    usb_cy7c68013A/CLK
    SLICE_X88Y128        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.433     5.079 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=11, routed)          0.365     5.444    usb_cy7c68013A/State[1]
    SLICE_X89Y128        LUT3 (Prop_lut3_I0_O)        0.105     5.549 r  usb_cy7c68013A/usb_pktend_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.595     7.144    usb_pktend_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.304    10.448 r  usb_pktend_OBUF_inst/O
                         net (fo=0)                   0.000    10.448    usb_pktend
    G1                                                                r  usb_pktend (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slwr
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 3.832ns (66.810%)  route 1.903ns (33.190%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.431     4.646    usb_cy7c68013A/CLK
    SLICE_X88Y128        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.433     5.079 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=10, routed)          0.385     5.464    usb_cy7c68013A/State[2]
    SLICE_X89Y128        LUT3 (Prop_lut3_I0_O)        0.105     5.569 r  usb_cy7c68013A/usb_slwr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.518     7.087    usb_slwr_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.294    10.381 r  usb_slwr_OBUF_inst/O
                         net (fo=0)                   0.000    10.381    usb_slwr
    H2                                                                r  usb_slwr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_sloe
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 3.785ns (66.246%)  route 1.929ns (33.754%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.430     4.645    usb_cy7c68013A/CLK
    SLICE_X87Y127        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.379     5.024 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=10, routed)          0.511     5.535    usb_cy7c68013A/State[0]
    SLICE_X88Y127        LUT3 (Prop_lut3_I0_O)        0.105     5.640 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.418     7.058    usb_slrd_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.301    10.359 r  usb_sloe_OBUF_inst/O
                         net (fo=0)                   0.000    10.359    usb_sloe
    K2                                                                r  usb_sloe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slrd
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 3.779ns (66.724%)  route 1.884ns (33.276%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.430     4.645    usb_cy7c68013A/CLK
    SLICE_X87Y127        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.379     5.024 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=10, routed)          0.511     5.535    usb_cy7c68013A/State[0]
    SLICE_X88Y127        LUT3 (Prop_lut3_I0_O)        0.105     5.640 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.373     7.013    usb_slrd_OBUF
    H3                   OBUF (Prop_obuf_I_O)         3.295    10.308 r  usb_slrd_OBUF_inst/O
                         net (fo=0)                   0.000    10.308    usb_slrd
    H3                                                                r  usb_slrd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (falling edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.643ns (12.028%)  route 4.703ns (87.972%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 14.763 - 10.417 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.431     4.646    usb_cy7c68013A/CLK
    SLICE_X88Y128        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.433     5.079 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=11, routed)          3.153     8.232    usb_cy7c68013A/State[1]
    SLICE_X64Y82         LUT3 (Prop_lut3_I0_O)        0.105     8.337 r  usb_cy7c68013A/usbcmdfifo_16depth_i_4/O
                         net (fo=2, routed)           0.716     9.053    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.158 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.833     9.992    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.290    14.763    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.922    
                         clock uncertainty           -0.035    14.887    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476    14.411    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (falling edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.643ns (12.028%)  route 4.703ns (87.972%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 14.763 - 10.417 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.431     4.646    usb_cy7c68013A/CLK
    SLICE_X88Y128        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.433     5.079 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=11, routed)          3.153     8.232    usb_cy7c68013A/State[1]
    SLICE_X64Y82         LUT3 (Prop_lut3_I0_O)        0.105     8.337 r  usb_cy7c68013A/usbcmdfifo_16depth_i_4/O
                         net (fo=2, routed)           0.716     9.053    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.158 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.833     9.992    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.290    14.763    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.922    
                         clock uncertainty           -0.035    14.887    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476    14.411    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (falling edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.643ns (12.212%)  route 4.622ns (87.788%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 14.763 - 10.417 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.431     4.646    usb_cy7c68013A/CLK
    SLICE_X88Y128        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.433     5.079 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=11, routed)          3.153     8.232    usb_cy7c68013A/State[1]
    SLICE_X64Y82         LUT3 (Prop_lut3_I0_O)        0.105     8.337 r  usb_cy7c68013A/usbcmdfifo_16depth_i_4/O
                         net (fo=2, routed)           0.716     9.053    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.158 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.753     9.911    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.290    14.763    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.922    
                         clock uncertainty           -0.035    14.887    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    14.411    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (falling edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.643ns (12.272%)  route 4.597ns (87.728%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 14.763 - 10.417 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.431     4.646    usb_cy7c68013A/CLK
    SLICE_X88Y128        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.433     5.079 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=11, routed)          3.153     8.232    usb_cy7c68013A/State[1]
    SLICE_X64Y82         LUT3 (Prop_lut3_I0_O)        0.105     8.337 r  usb_cy7c68013A/usbcmdfifo_16depth_i_4/O
                         net (fo=2, routed)           0.716     9.053    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.158 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.727     9.886    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.290    14.763    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.922    
                         clock uncertainty           -0.035    14.887    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    14.411    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (falling edge-triggered cell RAMB18E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.643ns (12.419%)  route 4.534ns (87.581%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 14.763 - 10.417 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.431     4.646    usb_cy7c68013A/CLK
    SLICE_X88Y128        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.433     5.079 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=11, routed)          3.153     8.232    usb_cy7c68013A/State[1]
    SLICE_X64Y82         LUT3 (Prop_lut3_I0_O)        0.105     8.337 r  usb_cy7c68013A/usbcmdfifo_16depth_i_4/O
                         net (fo=2, routed)           0.716     9.053    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y74         LUT2 (Prop_lut2_I0_O)        0.105     9.158 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.665     9.823    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.290    14.763    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y30         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    14.922    
                         clock uncertainty           -0.035    14.887    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.500    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.517ns (21.622%)  route 1.873ns (78.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 22.318 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         0.461    15.461 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           1.269    16.730    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X72Y82         LUT4 (Prop_lut4_I0_O)        0.056    16.786 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.604    17.390    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X62Y67         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    21.086 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    21.731    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.757 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.562    22.318    usb_cy7c68013A/CLK
    SLICE_X62Y67         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[10]/C
                         clock pessimism              0.000    22.318    
                         clock uncertainty           -0.035    22.283    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.039    22.244    usb_cy7c68013A/FD_BUS_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                         -17.390    
  -------------------------------------------------------------------
                         slack                                  4.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.126ns  (logic 0.236ns (20.959%)  route 0.890ns (79.041%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 13.085 - 10.417 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 11.892 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.552    11.892    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X55Y73         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDCE (Prop_fdce_C_Q)         0.146    12.038 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/Q
                         net (fo=2, routed)           0.402    12.440    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gnxpm_cdc.rd_pntr_bin_reg[3][2]
    SLICE_X55Y74         LUT4 (Prop_lut4_I1_O)        0.045    12.485 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.488    12.973    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I1_O)        0.045    13.018 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000    13.018    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X56Y74         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.994    12.580    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.056    12.636 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.449    13.085    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/lopt
    SLICE_X56Y74         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.246    12.839    
    SLICE_X56Y74         FDCE (Hold_fdce_C_D)         0.120    12.959    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        -12.959    
                         arrival time                          13.018    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.280ns (60.950%)  route 0.179ns (39.050%))
  Logic Levels:           2  (CARRY4=1 SRL16E=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.572     1.495    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/Q
                         net (fo=3, routed)           0.179     1.816    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/I2
    SLICE_X30Y49         SRL16E (Prop_srl16e_A2_Q)    0.048     1.864 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.000     1.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[3]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.955 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.955    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X30Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.913     2.082    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/clk
    SLICE_X30Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.251     1.831    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.055     1.886    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.444%)  route 0.223ns (63.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.632     1.556    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y45         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.128     1.684 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/Q
                         net (fo=1, routed)           0.223     1.907    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[8]
    SLICE_X52Y45         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.904     2.073    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X52Y45         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.019     1.838    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.313ns (59.472%)  route 0.213ns (40.528%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.567     1.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X46Y51         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.148     1.638 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/Q
                         net (fo=1, routed)           0.213     1.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/ctl_reg_reg[16][6]
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.099     1.950 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3/O
                         net (fo=1, routed)           0.000     1.950    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.016 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_5
    SLICE_X44Y49         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.910     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X44Y49         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
                         clock pessimism             -0.251     1.828    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105     1.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.866%)  route 0.214ns (59.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.632     1.556    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X46Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/Q
                         net (fo=1, routed)           0.214     1.918    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[5]
    SLICE_X52Y45         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.904     2.073    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X52Y45         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.013     1.832    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/D
                            (rising edge-triggered cell SRLC32E clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.552%)  route 0.259ns (53.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.639     1.563    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X33Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.128     1.691 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/Q
                         net (fo=1, routed)           0.083     1.774    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.872 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_srlD_i_1__3/O
                         net (fo=2, routed)           0.176     2.048    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X34Y50         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.842     2.011    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X34Y50         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism             -0.251     1.760    
    SLICE_X34Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.943    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.552%)  route 0.259ns (53.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.639     1.563    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X33Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.128     1.691 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/Q
                         net (fo=1, routed)           0.083     1.774    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.872 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_srlD_i_1__3/O
                         net (fo=2, routed)           0.176     2.048    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X34Y50         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.842     2.011    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X34Y50         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.251     1.760    
    SLICE_X34Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.943    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.633     1.557    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]/Q
                         net (fo=1, routed)           0.053     1.751    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[4]
    SLICE_X46Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]
    SLICE_X46Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.908     2.077    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X46Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]/C
                         clock pessimism             -0.507     1.570    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.121     1.691    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.051%)  route 0.177ns (51.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.622     1.546    u_ila_0/inst/ila_core_inst/out
    SLICE_X66Y26         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=2, routed)           0.177     1.887    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[3]
    RAMB36_X1Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.935     2.104    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X1Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.621    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.776    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][50]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.895%)  route 0.178ns (52.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.642     1.566    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.730 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][50]/Q
                         net (fo=2, routed)           0.178     1.908    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[5]
    RAMB36_X0Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.955     2.124    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X0Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.641    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.796    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clkout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { usb_clkout }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y5   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y5   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y5   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y5   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X0Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X0Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.416      9.286      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.417      9.287      SLICE_X56Y47  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_40M

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 usb_control/Microroc_sc_or_read_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SELECT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 3.862ns (59.119%)  route 2.671ns (40.881%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.389     5.804    usb_control/rst_n_0
    SLICE_X10Y52         FDCE                                         r  usb_control/Microroc_sc_or_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.433     6.237 f  usb_control/Microroc_sc_or_read_reg/Q
                         net (fo=2, routed)           0.869     7.107    ACQ_or_SCTest_Switcher/USB_Microroc_SC_or_Read
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.105     7.212 r  ACQ_or_SCTest_Switcher/Microroc_SC_or_Read_INST_0/O
                         net (fo=5, routed)           1.801     9.013    SELECT_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.324    12.337 r  SELECT_OBUF_inst/O
                         net (fo=0)                   0.000    12.337    SELECT
    V15                                                               r  SELECT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 usb_control/Microroc_sel_readout_chn_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT2
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 3.972ns (62.358%)  route 2.397ns (37.642%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.446     5.861    usb_control/rst_n_0
    SLICE_X2Y69          FDCE                                         r  usb_control/Microroc_sel_readout_chn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.398     6.259 f  usb_control/Microroc_sel_readout_chn_reg/Q
                         net (fo=8, routed)           0.562     6.822    Microroc_u1/AutoDAQ/Microroc_sel_readout_chn
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.232     7.054 r  Microroc_u1/AutoDAQ/START_READOUT2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.835     8.889    START_READOUT2_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.342    12.230 r  START_READOUT2_OBUF_inst/O
                         net (fo=0)                   0.000    12.230    START_READOUT2
    W14                                                               r  START_READOUT2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_A
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 3.883ns (61.372%)  route 2.444ns (38.628%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.439     5.854    Microroc_u1/AutoDAQ/CLK
    SLICE_X2Y74          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.433     6.287 r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/Q
                         net (fo=46, routed)          0.851     7.138    Microroc_u1/AutoDAQ/State[1]
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.105     7.243 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.593     8.837    PWR_ON_DAC_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.345    12.182 r  PWR_ON_A_OBUF_inst/O
                         net (fo=0)                   0.000    12.182    PWR_ON_A
    W22                                                               r  PWR_ON_A (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_ADC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 3.826ns (60.204%)  route 2.529ns (39.796%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.377     5.792    usb_control/rst_n_0
    SLICE_X11Y69         FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.379     6.171 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=4, routed)           0.957     7.129    usb_control/Microroc_powerpulsing_en
    SLICE_X0Y82          LUT1 (Prop_lut1_I0_O)        0.105     7.234 r  usb_control/PWR_ON_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.571     8.805    PWR_ON_ADC_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.342    12.147 r  PWR_ON_ADC_OBUF_inst/O
                         net (fo=0)                   0.000    12.147    PWR_ON_ADC
    U21                                                               r  PWR_ON_ADC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 3.877ns (63.005%)  route 2.277ns (36.995%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.439     5.854    Microroc_u1/AutoDAQ/CLK
    SLICE_X2Y74          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.433     6.287 r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/Q
                         net (fo=46, routed)          0.851     7.138    Microroc_u1/AutoDAQ/State[1]
    SLICE_X1Y75          LUT5 (Prop_lut5_I0_O)        0.105     7.243 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.426     8.669    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.339    12.008 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    12.008    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_D
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 3.835ns (63.205%)  route 2.233ns (36.795%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.439     5.854    Microroc_u1/AutoDAQ/CLK
    SLICE_X3Y74          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.379     6.233 r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/Q
                         net (fo=62, routed)          0.660     6.893    Microroc_u1/AutoDAQ/State[2]
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.105     6.998 r  Microroc_u1/AutoDAQ/PWR_ON_D_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.573     8.571    PWR_ON_D_OBUF
    W21                  OBUF (Prop_obuf_I_O)         3.351    11.922 r  PWR_ON_D_OBUF_inst/O
                         net (fo=0)                   0.000    11.922    PWR_ON_D
    W21                                                               r  PWR_ON_D (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_control/SCurve_Test_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 3.178ns (52.126%)  route 2.919ns (47.874%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.372     5.787    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X43Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SCurve_Test_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.379     6.166 f  Microroc_SCurveTest/SC_test_control/SCurve_Test_Done_reg/Q
                         net (fo=4, routed)           0.535     6.701    usb_control/SCurve_Test_Done
    SLICE_X48Y58         LUT2 (Prop_lut2_I1_O)        0.105     6.806 r  usb_control/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.384     9.190    LED_OBUF[5]
    Y9                   OBUF (Prop_obuf_I_O)         2.694    11.884 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.884    LED[5]
    Y9                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TRIG_EXT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 3.783ns (63.257%)  route 2.197ns (36.743%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.458     5.873    Microroc_u1/Trig_Gen/CLK
    SLICE_X3Y51          FDCE                                         r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.348     6.221 r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/Q
                         net (fo=1, routed)           2.197     8.419    TRIG_EXT_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.435    11.853 r  TRIG_EXT_OBUF_inst/O
                         net (fo=0)                   0.000    11.853    TRIG_EXT
    W15                                                               r  TRIG_EXT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 usb_control/Microroc_sel_readout_chn_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 3.982ns (66.938%)  route 1.967ns (33.062%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.446     5.861    usb_control/rst_n_0
    SLICE_X2Y69          FDCE                                         r  usb_control/Microroc_sel_readout_chn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.398     6.259 r  usb_control/Microroc_sel_readout_chn_reg/Q
                         net (fo=8, routed)           0.388     6.647    usb_control/Microroc_sel_readout_chn
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.232     6.879 r  usb_control/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.579     8.458    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.352    11.811 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000    11.811    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/hold_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HOLD
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 3.742ns (68.311%)  route 1.736ns (31.689%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.445     5.860    Microroc_u1/Hold_Gen/CLK
    SLICE_X1Y70          FDCE                                         r  Microroc_u1/Hold_Gen/hold_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.379     6.239 r  Microroc_u1/Hold_Gen/hold_sig_reg/Q
                         net (fo=1, routed)           1.736     7.975    HOLD_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         3.363    11.338 r  HOLD_OBUF_inst/O
                         net (fo=0)                   0.000    11.338    HOLD
    AA21                                                              r  HOLD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.757ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Reset_b_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RESET_B
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.438ns (78.814%)  route 0.386ns (21.186%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.589     2.068    Microroc_u1/AutoDAQ/CLK
    SLICE_X1Y74          FDPE                                         r  Microroc_u1/AutoDAQ/Reset_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDPE (Prop_fdpe_C_Q)         0.141     2.209 r  Microroc_u1/AutoDAQ/Reset_b_reg/Q
                         net (fo=1, routed)           0.386     2.595    RESET_B_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.297     3.892 r  RESET_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.892    RESET_B
    V20                                                               r  RESET_B (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.766ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RST_COUNTERB
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 1.445ns (79.091%)  route 0.382ns (20.909%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.595     2.074    Microroc_u1/Trig_Gen/CLK
    SLICE_X1Y68          FDPE                                         r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDPE (Prop_fdpe_C_Q)         0.141     2.215 r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/Q
                         net (fo=1, routed)           0.382     2.597    RST_COUNTERB_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.304     3.901 r  RST_COUNTERB_OBUF_inst/O
                         net (fo=0)                   0.000     3.901    RST_COUNTERB
    Y19                                                               r  RST_COUNTERB (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.784ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNP
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.853ns (45.568%)  route 1.019ns (54.432%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.569     2.048    Microroc_u1/Trig_Gen/CLK
    SLICE_X13Y85         FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDCE (Prop_fdce_C_Q)         0.141     2.189 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           1.019     3.207    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_O)     0.712     3.919 r  Microroc_u1/OBUFDS_Raz/O
                         net (fo=0)                   0.000     3.919    RAZ_CHNP
    H17                                                               r  RAZ_CHNP (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.785ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNN
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.854ns (45.597%)  route 1.019ns (54.403%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.569     2.048    Microroc_u1/Trig_Gen/CLK
    SLICE_X13Y85         FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDCE (Prop_fdce_C_Q)         0.141     2.189 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           1.019     3.207    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_OB)    0.713     3.920 r  Microroc_u1/OBUFDS_Raz/OB
                         net (fo=0)                   0.000     3.920    RAZ_CHNN
    H18                                                               r  RAZ_CHNN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.853ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Start_Acq_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_ACQ
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.451ns (75.588%)  route 0.469ns (24.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.590     2.069    Microroc_u1/AutoDAQ/CLK
    SLICE_X1Y73          FDCE                                         r  Microroc_u1/AutoDAQ/Start_Acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     2.210 r  Microroc_u1/AutoDAQ/Start_Acq_reg/Q
                         net (fo=4, routed)           0.469     2.678    TP_OBUF[3]
    Y22                  OBUF (Prop_obuf_I_O)         1.310     3.988 r  START_ACQ_OBUF_inst/O
                         net (fo=0)                   0.000     3.988    START_ACQ
    Y22                                                               r  START_ACQ (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.898ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/hold_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HOLD
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 1.458ns (74.325%)  route 0.504ns (25.675%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.593     2.072    Microroc_u1/Hold_Gen/CLK
    SLICE_X1Y70          FDCE                                         r  Microroc_u1/Hold_Gen/hold_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     2.213 r  Microroc_u1/Hold_Gen/hold_sig_reg/Q
                         net (fo=1, routed)           0.504     2.716    HOLD_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         1.317     4.033 r  HOLD_OBUF_inst/O
                         net (fo=0)                   0.000     4.033    HOLD
    AA21                                                              r  HOLD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.931ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 1.374ns (67.897%)  route 0.650ns (32.103%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.564     2.043    usb_control/rst_n_0
    SLICE_X62Y61         FDPE                                         r  usb_control/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.164     2.207 r  usb_control/LED_reg[0]/Q
                         net (fo=1, routed)           0.650     2.856    LED_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.210     4.066 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.066    LED[0]
    W7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.988ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Start_Readout_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.493ns (72.796%)  route 0.558ns (27.204%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.594     2.073    Microroc_u1/AutoDAQ/CLK
    SLICE_X3Y69          FDCE                                         r  Microroc_u1/AutoDAQ/Start_Readout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.141     2.214 r  Microroc_u1/AutoDAQ/Start_Readout_reg/Q
                         net (fo=3, routed)           0.111     2.324    usb_control/Start_Readout_reg
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.045     2.369 r  usb_control/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.447     2.817    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.307     4.123 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000     4.123    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.008ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 1.360ns (64.610%)  route 0.745ns (35.390%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.560     2.039    usb_control/rst_n_0
    SLICE_X63Y67         FDPE                                         r  usb_control/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.180 r  usb_control/LED_reg[1]/Q
                         net (fo=1, routed)           0.745     2.924    LED_OBUF[1]
    U6                   OBUF (Prop_obuf_I_O)         1.219     4.143 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.143    LED[1]
    U6                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.143    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.037ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 1.480ns (70.311%)  route 0.625ns (29.689%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.589     2.068    Microroc_u1/AutoDAQ/CLK
    SLICE_X3Y74          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     2.209 f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/Q
                         net (fo=11, routed)          0.256     2.465    Microroc_u1/AutoDAQ/State[3]
    SLICE_X1Y75          LUT5 (Prop_lut5_I1_O)        0.045     2.510 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.369     2.879    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.294     4.172 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000     4.172    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  6.037    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        6.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.507ns (20.317%)  route 1.990ns (79.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 27.045 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W16                                               0.000    18.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    18.451 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           1.990    20.441    Microroc_SCurveTest/SC_test_single/Trigger2/out_trigger2b
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.056    20.497 r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg10/O
                         net (fo=1, routed)           0.000    20.497    Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg10_n_0
    SLICE_X39Y56         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.566    27.045    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X39Y56         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism              0.000    27.045    
                         clock uncertainty           -0.135    26.910    
    SLICE_X39Y56         FDPE (Setup_fdpe_C_D)        0.014    26.924    Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.924    
                         arrival time                         -20.497    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.527ns (23.617%)  route 1.704ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 27.045 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    T20                                               0.000    18.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         0.471    18.471 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           1.704    20.174    Microroc_SCurveTest/SC_test_single/Trigger1/out_trigger1b
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.056    20.230 r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg10/O
                         net (fo=1, routed)           0.000    20.230    Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg10_n_0
    SLICE_X38Y55         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.566    27.045    Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X38Y55         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism              0.000    27.045    
                         clock uncertainty           -0.135    26.910    
    SLICE_X38Y55         FDPE (Setup_fdpe_C_D)        0.034    26.944    Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.944    
                         arrival time                         -20.230    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trigger_and_1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.507ns (25.532%)  route 1.480ns (74.468%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 27.049 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W16                                               0.000    18.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    18.451 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           1.480    19.931    usb_control/out_trigger2b
    SLICE_X8Y62          LUT4 (Prop_lut4_I1_O)        0.056    19.987 r  usb_control/trigger_and_1_i_1/O
                         net (fo=1, routed)           0.000    19.987    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X8Y62          FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.570    27.049    Microroc_u1/Hold_Gen/CLK
    SLICE_X8Y62          FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/C
                         clock pessimism              0.000    27.049    
                         clock uncertainty           -0.135    26.914    
    SLICE_X8Y62          FDPE (Setup_fdpe_C_D)        0.034    26.948    Microroc_u1/Hold_Gen/trigger_and_1_reg
  -------------------------------------------------------------------
                         required time                         26.948    
                         arrival time                         -19.987    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.497ns (29.153%)  route 1.207ns (70.847%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 27.045 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    T18                                               0.000    18.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         0.441    18.441 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           1.207    19.648    Microroc_SCurveTest/SC_test_single/Trigger0/out_trigger0b
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.056    19.704 r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg10/O
                         net (fo=1, routed)           0.000    19.704    Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg10_n_0
    SLICE_X39Y55         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.566    27.045    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X39Y55         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism              0.000    27.045    
                         clock uncertainty           -0.135    26.910    
    SLICE_X39Y55         FDPE (Setup_fdpe_C_D)        0.013    26.923    Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -19.704    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 DOUT1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.534ns (35.194%)  route 0.983ns (64.807%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 27.045 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    U18                                               0.000    18.000 r  DOUT1B (IN)
                         net (fo=0)                   0.000    18.000    DOUT1B
    U18                  IBUF (Prop_ibuf_I_O)         0.479    18.479 r  DOUT1B_IBUF_inst/O
                         net (fo=2, routed)           0.641    19.120    usb_control/DOUT1B_IBUF
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.055    19.175 r  usb_control/Dout_reg_i_1/O
                         net (fo=1, routed)           0.342    19.517    Microroc_u1/RAM_Read/Dout
    SLICE_X8Y68          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.566    27.045    Microroc_u1/RAM_Read/CLK
    SLICE_X8Y68          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000    27.045    
                         clock uncertainty           -0.135    26.910    
    SLICE_X8Y68          FDPE (Setup_fdpe_C_D)       -0.113    26.797    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         26.797    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.560ns (34.989%)  route 1.040ns (65.011%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 27.075 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=1, routed)           1.040    19.544    usb_control/END_READOUT2_IBUF
    SLICE_X1Y67          LUT3 (Prop_lut3_I2_O)        0.056    19.600 r  usb_control/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    19.600    Microroc_u1/AutoDAQ/End_Readout
    SLICE_X1Y67          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.596    27.075    Microroc_u1/AutoDAQ/CLK
    SLICE_X1Y67          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.000    27.075    
                         clock uncertainty           -0.135    26.940    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.013    26.953    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.953    
                         arrival time                         -19.600    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trig_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.507ns (33.596%)  route 1.003ns (66.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 27.077 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W16                                               0.000    18.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    18.451 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           1.003    19.454    usb_control/out_trigger2b
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.056    19.510 r  usb_control/trig_i_1/O
                         net (fo=1, routed)           0.000    19.510    Microroc_u1/Hold_Gen/Microroc_Trig_Coincid_reg[1]
    SLICE_X2Y63          FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.598    27.077    Microroc_u1/Hold_Gen/CLK
    SLICE_X2Y63          FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/C
                         clock pessimism              0.000    27.077    
                         clock uncertainty           -0.135    26.942    
    SLICE_X2Y63          FDPE (Setup_fdpe_C_D)        0.034    26.976    Microroc_u1/Hold_Gen/trig_reg
  -------------------------------------------------------------------
                         required time                         26.976    
                         arrival time                         -19.510    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 TRANSMITON2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.561ns (41.306%)  route 0.798ns (58.694%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 27.045 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W20                                               0.000    18.000 r  TRANSMITON2B (IN)
                         net (fo=0)                   0.000    18.000    TRANSMITON2B
    W20                  IBUF (Prop_ibuf_I_O)         0.505    18.505 r  TRANSMITON2B_IBUF_inst/O
                         net (fo=1, routed)           0.798    19.303    usb_control/TRANSMITON2B_IBUF
    SLICE_X8Y68          LUT3 (Prop_lut3_I2_O)        0.056    19.359 r  usb_control/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.000    19.359    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X8Y68          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.566    27.045    Microroc_u1/RAM_Read/CLK
    SLICE_X8Y68          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000    27.045    
                         clock uncertainty           -0.135    26.910    
    SLICE_X8Y68          FDPE (Setup_fdpe_C_D)        0.034    26.944    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         26.944    
                         arrival time                         -19.359    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.506ns (48.357%)  route 0.540ns (51.643%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 27.068 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    Y21                                               0.000    18.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    18.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         0.506    18.506 r  CHIPSATB_IBUF_inst/O
                         net (fo=1, routed)           0.540    19.046    Microroc_u1/AutoDAQ/CHIPSATB_IBUF
    SLICE_X0Y74          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.589    27.068    Microroc_u1/AutoDAQ/CLK
    SLICE_X0Y74          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.000    27.068    
                         clock uncertainty           -0.135    26.933    
    SLICE_X0Y74          FDPE (Setup_fdpe_C_D)       -0.014    26.919    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.919    
                         arrival time                         -19.046    
  -------------------------------------------------------------------
                         slack                                  7.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.996ns  (arrival time - required time)
  Source:                 EXT_TRIGB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trig_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 1.442ns (63.523%)  route 0.828ns (36.477%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    P14                                               0.000    12.000 r  EXT_TRIGB (IN)
                         net (fo=0)                   0.000    12.000    EXT_TRIGB
    P14                  IBUF (Prop_ibuf_I_O)         1.358    13.358 r  EXT_TRIGB_IBUF_inst/O
                         net (fo=1, routed)           0.828    14.187    usb_control/EXT_TRIGB_IBUF
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.084    14.271 r  usb_control/trig_i_1/O
                         net (fo=1, routed)           0.000    14.271    Microroc_u1/Hold_Gen/Microroc_Trig_Coincid_reg[1]
    SLICE_X2Y63          FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.453     5.868    Microroc_u1/Hold_Gen/CLK
    SLICE_X2Y63          FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/C
                         clock pessimism              0.000     5.868    
                         clock uncertainty            0.135     6.004    
    SLICE_X2Y63          FDPE (Hold_fdpe_C_D)         0.271     6.275    Microroc_u1/Hold_Gen/trig_reg
  -------------------------------------------------------------------
                         required time                         -6.275    
                         arrival time                          14.271    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.055ns  (arrival time - required time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 1.415ns (64.244%)  route 0.787ns (35.756%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y21                                               0.000    12.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    12.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         1.415    13.415 r  CHIPSATB_IBUF_inst/O
                         net (fo=1, routed)           0.787    14.202    Microroc_u1/AutoDAQ/CHIPSATB_IBUF
    SLICE_X0Y74          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.439     5.854    Microroc_u1/AutoDAQ/CLK
    SLICE_X0Y74          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.000     5.854    
                         clock uncertainty            0.135     5.990    
    SLICE_X0Y74          FDPE (Hold_fdpe_C_D)         0.158     6.148    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         -6.148    
                         arrival time                          14.202    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.305ns  (arrival time - required time)
  Source:                 TRANSMITON1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 1.489ns (59.470%)  route 1.015ns (40.530%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    V18                                               0.000    12.000 r  TRANSMITON1B (IN)
                         net (fo=0)                   0.000    12.000    TRANSMITON1B
    V18                  IBUF (Prop_ibuf_I_O)         1.405    13.405 r  TRANSMITON1B_IBUF_inst/O
                         net (fo=1, routed)           1.015    14.420    usb_control/TRANSMITON1B_IBUF
    SLICE_X8Y68          LUT3 (Prop_lut3_I0_O)        0.084    14.504 r  usb_control/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.000    14.504    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X8Y68          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.377     5.792    Microroc_u1/RAM_Read/CLK
    SLICE_X8Y68          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000     5.792    
                         clock uncertainty            0.135     5.928    
    SLICE_X8Y68          FDPE (Hold_fdpe_C_D)         0.271     6.199    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.199    
                         arrival time                          14.504    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.383ns  (arrival time - required time)
  Source:                 END_READOUT1
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 1.514ns (58.174%)  route 1.088ns (41.826%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB21                                              0.000    12.000 r  END_READOUT1 (IN)
                         net (fo=0)                   0.000    12.000    END_READOUT1
    AB21                 IBUF (Prop_ibuf_I_O)         1.430    13.430 r  END_READOUT1_IBUF_inst/O
                         net (fo=1, routed)           1.088    14.518    usb_control/END_READOUT1_IBUF
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.084    14.602 r  usb_control/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    14.602    Microroc_u1/AutoDAQ/End_Readout
    SLICE_X1Y67          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.448     5.863    Microroc_u1/AutoDAQ/CLK
    SLICE_X1Y67          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.000     5.863    
                         clock uncertainty            0.135     5.999    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.220     6.219    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         -6.219    
                         arrival time                          14.602    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.495ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trigger_and_1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.434ns (53.105%)  route 1.266ns (46.895%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T18                                               0.000    12.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.350    13.350 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           1.266    14.616    usb_control/out_trigger0b
    SLICE_X8Y62          LUT4 (Prop_lut4_I2_O)        0.084    14.700 r  usb_control/trigger_and_1_i_1/O
                         net (fo=1, routed)           0.000    14.700    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X8Y62          FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.384     5.799    Microroc_u1/Hold_Gen/CLK
    SLICE_X8Y62          FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/C
                         clock pessimism              0.000     5.799    
                         clock uncertainty            0.135     5.935    
    SLICE_X8Y62          FDPE (Hold_fdpe_C_D)         0.271     6.206    Microroc_u1/Hold_Gen/trigger_and_1_reg
  -------------------------------------------------------------------
                         required time                         -6.206    
                         arrival time                          14.700    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.733ns  (arrival time - required time)
  Source:                 DOUT2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.499ns (55.017%)  route 1.226ns (44.983%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    W17                                               0.000    12.000 r  DOUT2B (IN)
                         net (fo=0)                   0.000    12.000    DOUT2B
    W17                  IBUF (Prop_ibuf_I_O)         1.400    13.400 r  DOUT2B_IBUF_inst/O
                         net (fo=2, routed)           0.723    14.124    usb_control/DOUT2B_IBUF
    SLICE_X1Y67          LUT3 (Prop_lut3_I2_O)        0.099    14.223 r  usb_control/Dout_reg_i_1/O
                         net (fo=1, routed)           0.502    14.725    Microroc_u1/RAM_Read/Dout
    SLICE_X8Y68          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.377     5.792    Microroc_u1/RAM_Read/CLK
    SLICE_X8Y68          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000     5.792    
                         clock uncertainty            0.135     5.928    
    SLICE_X8Y68          FDPE (Hold_fdpe_C_D)         0.064     5.992    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.992    
                         arrival time                          14.725    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             9.029ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.434ns (45.096%)  route 1.746ns (54.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T18                                               0.000    12.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.350    13.350 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           1.746    15.096    Microroc_SCurveTest/SC_test_single/Trigger0/out_trigger0b
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.084    15.180 r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg10/O
                         net (fo=1, routed)           0.000    15.180    Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg10_n_0
    SLICE_X39Y55         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.380     5.795    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X39Y55         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism              0.000     5.795    
                         clock uncertainty            0.135     5.931    
    SLICE_X39Y55         FDPE (Hold_fdpe_C_D)         0.220     6.151    Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.151    
                         arrival time                          15.180    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.705ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.464ns (37.472%)  route 2.443ns (62.528%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T20                                               0.000    12.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.380    13.380 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           2.443    15.823    Microroc_SCurveTest/SC_test_single/Trigger1/out_trigger1b
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.084    15.907 r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg10/O
                         net (fo=1, routed)           0.000    15.907    Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg10_n_0
    SLICE_X38Y55         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.380     5.795    Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X38Y55         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism              0.000     5.795    
                         clock uncertainty            0.135     5.931    
    SLICE_X38Y55         FDPE (Hold_fdpe_C_D)         0.271     6.202    Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.202    
                         arrival time                          15.907    
  -------------------------------------------------------------------
                         slack                                  9.705    

Slack (MET) :             10.173ns  (arrival time - required time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.445ns (33.407%)  route 2.880ns (66.593%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    W16                                               0.000    12.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.361    13.361 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           2.880    16.240    Microroc_SCurveTest/SC_test_single/Trigger2/out_trigger2b
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.084    16.324 r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg10/O
                         net (fo=1, routed)           0.000    16.324    Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg10_n_0
    SLICE_X39Y56         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X39Y56         FDPE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism              0.000     5.794    
                         clock uncertainty            0.135     5.930    
    SLICE_X39Y56         FDPE (Hold_fdpe_C_D)         0.222     6.152    Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.152    
                         arrival time                          16.324    
  -------------------------------------------------------------------
                         slack                                 10.173    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       20.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.909ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.694ns (18.979%)  route 2.963ns (81.021%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 30.463 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.363     8.255    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.105     8.360 f  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3/O
                         net (fo=4, routed)           1.057     9.417    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.105     9.522 r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[0]_i_1/O
                         net (fo=1, routed)           0.000     9.522    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[0]_i_1_n_0
    SLICE_X40Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.264    30.463    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X40Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.132    30.595    
                         clock uncertainty           -0.194    30.401    
    SLICE_X40Y64         FDCE (Setup_fdce_C_D)        0.030    30.431    Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         30.431    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                 20.909    

Slack (MET) :             21.162ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.694ns (20.383%)  route 2.711ns (79.617%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 30.462 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 f  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 f  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.363     8.255    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.105     8.360 r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3/O
                         net (fo=4, routed)           0.805     9.165    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.105     9.270 r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_1/O
                         net (fo=1, routed)           0.000     9.270    Microroc_SCurveTest/SC_test_control/FSM_sequential_State[3]_i_1_n_0
    SLICE_X40Y65         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.263    30.462    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X40Y65         FDCE                                         r  Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[3]/C
                         clock pessimism              0.132    30.594    
                         clock uncertainty           -0.194    30.400    
    SLICE_X40Y65         FDCE (Setup_fdce_C_D)        0.032    30.432    Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[3]
  -------------------------------------------------------------------
                         required time                         30.432    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 21.162    

Slack (MET) :             21.227ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.589ns (18.720%)  route 2.557ns (81.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.581     8.473    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.578 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.434     9.012    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]/C
                         clock pessimism              0.132    30.601    
                         clock uncertainty           -0.194    30.407    
    SLICE_X28Y61         FDCE (Setup_fdce_C_CE)      -0.168    30.239    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         30.239    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                 21.227    

Slack (MET) :             21.227ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.589ns (18.720%)  route 2.557ns (81.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.581     8.473    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.578 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.434     9.012    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[2]/C
                         clock pessimism              0.132    30.601    
                         clock uncertainty           -0.194    30.407    
    SLICE_X28Y61         FDCE (Setup_fdce_C_CE)      -0.168    30.239    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.239    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                 21.227    

Slack (MET) :             21.227ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.589ns (18.720%)  route 2.557ns (81.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.581     8.473    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.578 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.434     9.012    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/C
                         clock pessimism              0.132    30.601    
                         clock uncertainty           -0.194    30.407    
    SLICE_X28Y61         FDCE (Setup_fdce_C_CE)      -0.168    30.239    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         30.239    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                 21.227    

Slack (MET) :             21.227ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.589ns (18.720%)  route 2.557ns (81.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.581     8.473    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.578 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.434     9.012    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]/C
                         clock pessimism              0.132    30.601    
                         clock uncertainty           -0.194    30.407    
    SLICE_X28Y61         FDCE (Setup_fdce_C_CE)      -0.168    30.239    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         30.239    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                 21.227    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.589ns (18.761%)  route 2.550ns (81.239%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 30.467 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.581     8.473    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.578 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.427     9.005    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.268    30.467    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/C
                         clock pessimism              0.132    30.599    
                         clock uncertainty           -0.194    30.405    
    SLICE_X28Y64         FDCE (Setup_fdce_C_CE)      -0.168    30.237    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         30.237    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.589ns (18.761%)  route 2.550ns (81.239%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 30.467 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.581     8.473    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.578 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.427     9.005    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.268    30.467    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/C
                         clock pessimism              0.132    30.599    
                         clock uncertainty           -0.194    30.405    
    SLICE_X28Y64         FDCE (Setup_fdce_C_CE)      -0.168    30.237    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         30.237    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.589ns (18.761%)  route 2.550ns (81.239%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 30.467 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.581     8.473    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.578 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.427     9.005    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.268    30.467    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/C
                         clock pessimism              0.132    30.599    
                         clock uncertainty           -0.194    30.405    
    SLICE_X28Y64         FDCE (Setup_fdce_C_CE)      -0.168    30.237    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         30.237    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.336ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.589ns (19.391%)  route 2.448ns (80.609%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.379     6.244 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           1.542     7.787    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.105     7.892 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.581     8.473    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.578 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.325     8.903    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X28Y62         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y62         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[5]/C
                         clock pessimism              0.132    30.601    
                         clock uncertainty           -0.194    30.407    
    SLICE_X28Y62         FDCE (Setup_fdce_C_CE)      -0.168    30.239    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         30.239    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                 21.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.760%)  route 1.000ns (81.240%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.232     3.263    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.045     3.308 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.308    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[14]
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.835     2.601    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/C
                         clock pessimism             -0.231     2.369    
                         clock uncertainty            0.194     2.563    
    SLICE_X28Y64         FDCE (Hold_fdce_C_D)         0.092     2.655    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.231ns (18.458%)  route 1.020ns (81.542%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.252     3.283    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.045     3.328 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.328    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[10]
    SLICE_X28Y63         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.835     2.601    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y63         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.369    
                         clock uncertainty            0.194     2.563    
    SLICE_X28Y63         FDCE (Hold_fdce_C_D)         0.091     2.654    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.231ns (17.959%)  route 1.055ns (82.041%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.287     3.318    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I0_O)        0.045     3.363 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.363    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[8]
    SLICE_X28Y62         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.836     2.602    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y62         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]/C
                         clock pessimism             -0.231     2.370    
                         clock uncertainty            0.194     2.564    
    SLICE_X28Y62         FDCE (Hold_fdce_C_D)         0.092     2.656    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.231ns (17.909%)  route 1.059ns (82.091%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.291     3.321    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I0_O)        0.045     3.366 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.366    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[7]
    SLICE_X28Y62         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.836     2.602    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y62         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]/C
                         clock pessimism             -0.231     2.370    
                         clock uncertainty            0.194     2.564    
    SLICE_X28Y62         FDCE (Hold_fdce_C_D)         0.092     2.656    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.231ns (17.535%)  route 1.086ns (82.465%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.318     3.349    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.045     3.394 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     3.394    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.835     2.601    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/C
                         clock pessimism             -0.231     2.369    
                         clock uncertainty            0.194     2.563    
    SLICE_X28Y64         FDCE (Hold_fdce_C_D)         0.092     2.655    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.231ns (17.501%)  route 1.089ns (82.499%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.321     3.352    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.045     3.397 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     3.397    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[13]
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.835     2.601    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y64         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/C
                         clock pessimism             -0.231     2.369    
                         clock uncertainty            0.194     2.563    
    SLICE_X28Y64         FDCE (Hold_fdce_C_D)         0.091     2.654    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.231ns (17.349%)  route 1.100ns (82.650%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.332     3.363    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.045     3.408 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.408    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[9]
    SLICE_X28Y63         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.835     2.601    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y63         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]/C
                         clock pessimism             -0.231     2.369    
                         clock uncertainty            0.194     2.563    
    SLICE_X28Y63         FDCE (Hold_fdce_C_D)         0.092     2.655    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.231ns (17.269%)  route 1.107ns (82.731%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.339     3.369    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.045     3.414 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.414    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[12]
    SLICE_X28Y63         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.835     2.601    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y63         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[12]/C
                         clock pessimism             -0.231     2.369    
                         clock uncertainty            0.194     2.563    
    SLICE_X28Y63         FDCE (Hold_fdce_C_D)         0.092     2.655    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.231ns (16.805%)  route 1.144ns (83.195%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.376     3.406    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.045     3.451 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.451    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[3]
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.838     2.604    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]/C
                         clock pessimism             -0.231     2.372    
                         clock uncertainty            0.194     2.566    
    SLICE_X28Y61         FDCE (Hold_fdce_C_D)         0.092     2.658    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.337%)  route 1.183ns (83.663%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y65          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=5, routed)           0.768     2.986    Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     3.031 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=19, routed)          0.415     3.446    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I0_O)        0.045     3.491 r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.491    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[6]
    SLICE_X28Y62         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.836     2.602    Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X28Y62         FDCE                                         r  Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]/C
                         clock pessimism             -0.231     2.370    
                         clock uncertainty            0.194     2.564    
    SLICE_X28Y62         FDCE (Hold_fdce_C_D)         0.092     2.656    Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.835    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack       23.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.005ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        1.635ns  (logic 0.484ns (29.598%)  route 1.151ns (70.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 205.538 - 200.000 ) 
    Source Clock Delay      (SCD):    5.867ns = ( 180.867 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.452   180.867    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X4Y60          FDCE                                         r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.379   181.246 r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/Q
                         net (fo=2, routed)           1.151   182.398    Microroc_u1/SC_Readreg/pulse_sync/toggle_reg
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.105   182.503 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   182.503    Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.339   205.538    Microroc_u1/SC_Readreg/pulse_sync/rst_n_0
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/C
                         clock pessimism              0.132   205.670    
                         clock uncertainty           -0.194   205.476    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)        0.032   205.508    Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        205.508    
                         arrival time                        -182.503    
  -------------------------------------------------------------------
                         slack                                 23.005    

Slack (MET) :             24.071ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.423%)  route 0.371ns (51.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.371     0.719    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X5Y63          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.210    24.790    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 24.071    

Slack (MET) :             24.079ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.819%)  route 0.467ns (55.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.467     0.846    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)       -0.075    24.925    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                 24.079    

Slack (MET) :             24.091ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.932%)  route 0.349ns (50.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.697    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X5Y61          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X5Y61          FDCE (Setup_fdce_C_D)       -0.212    24.788    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.788    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 24.091    

Slack (MET) :             24.132ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.701ns  (logic 0.348ns (49.666%)  route 0.353ns (50.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.353     0.701    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)       -0.167    24.833    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.833    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                 24.132    

Slack (MET) :             24.143ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.693ns  (logic 0.348ns (50.188%)  route 0.345ns (49.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.345     0.693    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X6Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)       -0.164    24.836    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 24.143    

Slack (MET) :             24.157ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.320%)  route 0.389ns (50.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.389     0.768    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y61          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)       -0.075    24.925    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 24.157    

Slack (MET) :             24.164ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.791%)  route 0.382ns (50.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.382     0.761    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X5Y63          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.075    24.925    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 24.164    

Slack (MET) :             24.169ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.969%)  route 0.379ns (50.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62                                       0.000     0.000 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.379     0.758    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X4Y62          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)       -0.073    24.927    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 24.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.448%)  route 0.607ns (76.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.599     2.078    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X4Y60          FDCE                                         r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141     2.219 r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/Q
                         net (fo=2, routed)           0.607     2.826    Microroc_u1/SC_Readreg/pulse_sync/toggle_reg
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     2.871 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.871    Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.866     2.632    Microroc_u1/SC_Readreg/pulse_sync/rst_n_0
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/C
                         clock pessimism             -0.231     2.400    
                         clock uncertainty            0.194     2.594    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.092     2.686    Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  VIRTUAL_pll_5

Setup :            0  Failing Endpoints,  Worst Slack       88.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.040ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 4.010ns (67.418%)  route 1.938ns (32.582%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -5.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.448     5.863    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.379     6.242 r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/Q
                         net (fo=2, routed)           0.406     6.649    Microroc_u1/SC_Readreg/BitShift/sr_ck_temp
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.124     6.773 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.532     8.305    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.507    11.812 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000    11.812    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                 88.040    

Slack (MET) :             88.546ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 3.674ns (67.550%)  route 1.765ns (32.450%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -5.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.451     5.866    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y64          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.379     6.245 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           1.765     8.011    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.295    11.306 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.306    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 88.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.832ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 1.391ns (73.098%)  route 0.512ns (26.902%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X3Y64          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           0.512     2.730    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.250     3.980 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000     3.980    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           3.980    
  -------------------------------------------------------------------
                         slack                                  9.832    

Slack (MET) :             10.051ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 1.545ns (72.735%)  route 0.579ns (27.265%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.596     2.075    Microroc_u1/SC_Readreg/BitShift/rst_n
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     2.216 r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/Q
                         net (fo=2, routed)           0.166     2.382    Microroc_u1/SC_Readreg/BitShift/sr_ck_temp
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.042     2.424 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.413     2.837    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.362     4.199 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000     4.199    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                 10.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 1.218ns (19.913%)  route 4.899ns (80.087%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 35.794 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.688     9.272    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y53         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.260    35.794    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y53         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.255    36.049    
                         clock uncertainty           -0.035    36.013    
    SLICE_X56Y53         FDPE (Recov_fdpe_C_PRE)     -0.292    35.721    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.721    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.218ns (19.934%)  route 4.892ns (80.066%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 35.792 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.682     9.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y52         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.258    35.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y52         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.255    36.047    
                         clock uncertainty           -0.035    36.011    
    SLICE_X55Y52         FDPE (Recov_fdpe_C_PRE)     -0.292    35.719    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.719    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 26.455    

Slack (MET) :             26.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.218ns (19.934%)  route 4.892ns (80.066%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 35.792 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.682     9.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y52         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.258    35.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y52         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.255    36.047    
                         clock uncertainty           -0.035    36.011    
    SLICE_X55Y52         FDPE (Recov_fdpe_C_PRE)     -0.292    35.719    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.719    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 26.455    

Slack (MET) :             26.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 1.218ns (19.913%)  route 4.899ns (80.087%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 35.794 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.688     9.272    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X56Y53         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.260    35.794    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y53         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.255    36.049    
                         clock uncertainty           -0.035    36.013    
    SLICE_X56Y53         FDPE (Recov_fdpe_C_PRE)     -0.258    35.755    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.755    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                 26.484    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 1.218ns (19.770%)  route 4.943ns (80.230%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 35.931 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733     9.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.397    35.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.255    36.186    
                         clock uncertainty           -0.035    36.151    
    SLICE_X57Y49         FDCE (Recov_fdce_C_CLR)     -0.331    35.820    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         35.820    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 1.218ns (19.770%)  route 4.943ns (80.230%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 35.931 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733     9.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.397    35.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.255    36.186    
                         clock uncertainty           -0.035    36.151    
    SLICE_X57Y49         FDCE (Recov_fdce_C_CLR)     -0.331    35.820    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         35.820    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 1.218ns (19.770%)  route 4.943ns (80.230%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 35.931 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733     9.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.397    35.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.255    36.186    
                         clock uncertainty           -0.035    36.151    
    SLICE_X57Y49         FDCE (Recov_fdce_C_CLR)     -0.331    35.820    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         35.820    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 1.218ns (19.770%)  route 4.943ns (80.230%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 35.931 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733     9.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.397    35.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.255    36.186    
                         clock uncertainty           -0.035    36.151    
    SLICE_X57Y49         FDCE (Recov_fdce_C_CLR)     -0.331    35.820    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         35.820    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.218ns (20.441%)  route 4.741ns (79.559%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 35.792 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.530     9.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X53Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.258    35.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X53Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.255    36.047    
                         clock uncertainty           -0.035    36.011    
    SLICE_X53Y50         FDCE (Recov_fdce_C_CLR)     -0.331    35.680    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         35.680    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                 26.567    

Slack (MET) :             26.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 1.218ns (20.030%)  route 4.863ns (79.970%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 35.929 - 33.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.702     1.702    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.783 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.372     3.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y83         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.398     3.553 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.568     4.121    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.232     4.353 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.678     5.031    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I0_O)        0.105     5.136 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.293     6.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X35Y55         LUT4 (Prop_lut4_I1_O)        0.105     6.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=14, routed)          0.604     7.137    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.110     7.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.068     8.315    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.268     8.583 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.652     9.236    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X55Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.457    34.457    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         1.395    35.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X55Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.255    36.184    
                         clock uncertainty           -0.035    36.149    
    SLICE_X55Y49         FDCE (Recov_fdce_C_CLR)     -0.331    35.818    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         35.818    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 26.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.900%)  route 0.193ns (54.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.630     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X56Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X56Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.139     1.665    
    SLICE_X56Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.900%)  route 0.193ns (54.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.630     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X56Y50         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X56Y50         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.139     1.665    
    SLICE_X56Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.900%)  route 0.193ns (54.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.630     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X56Y50         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X56Y50         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.139     1.665    
    SLICE_X56Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.900%)  route 0.193ns (54.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.630     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X56Y50         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X56Y50         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.139     1.665    
    SLICE_X56Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.900%)  route 0.193ns (54.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.630     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X57Y50         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X57Y50         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.139     1.665    
    SLICE_X57Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.900%)  route 0.193ns (54.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.630     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X57Y50         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X57Y50         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.139     1.665    
    SLICE_X57Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.900%)  route 0.193ns (54.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.630     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.193     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X57Y50         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.834     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X57Y50         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.139     1.665    
    SLICE_X57Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.570    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.631%)  route 0.442ns (70.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     1.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X56Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.230     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X56Y49         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.904     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.139     1.735    
    SLICE_X56Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.631%)  route 0.442ns (70.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     1.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X56Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.230     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X56Y49         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.904     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.139     1.735    
    SLICE_X56Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.631%)  route 0.442ns (70.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.836 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.563     1.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y51         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.540 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     1.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X56Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.796 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.230     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X56Y49         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.941     0.941    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=342, routed)         0.904     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X56Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.139     1.735    
    SLICE_X56Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.363    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       22.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[12]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.484ns (19.537%)  route 1.993ns (80.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 30.460 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.300     8.272    Microroc_SCurveTest/SC_test_single/Trigger2/out_reset_n_reg
    SLICE_X47Y61         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.261    30.460    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X47Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[12]/C
                         clock pessimism              0.283    30.742    
                         clock uncertainty           -0.057    30.686    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.331    30.355    Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[12]
  -------------------------------------------------------------------
                         required time                         30.355    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[13]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.484ns (19.537%)  route 1.993ns (80.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 30.460 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.300     8.272    Microroc_SCurveTest/SC_test_single/Trigger2/out_reset_n_reg
    SLICE_X47Y61         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.261    30.460    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X47Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[13]/C
                         clock pessimism              0.283    30.742    
                         clock uncertainty           -0.057    30.686    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.331    30.355    Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[13]
  -------------------------------------------------------------------
                         required time                         30.355    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[14]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.484ns (19.537%)  route 1.993ns (80.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 30.460 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.300     8.272    Microroc_SCurveTest/SC_test_single/Trigger2/out_reset_n_reg
    SLICE_X47Y61         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.261    30.460    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X47Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[14]/C
                         clock pessimism              0.283    30.742    
                         clock uncertainty           -0.057    30.686    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.331    30.355    Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[14]
  -------------------------------------------------------------------
                         required time                         30.355    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[15]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.484ns (19.537%)  route 1.993ns (80.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 30.460 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.300     8.272    Microroc_SCurveTest/SC_test_single/Trigger2/out_reset_n_reg
    SLICE_X47Y61         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.261    30.460    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X47Y61         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[15]/C
                         clock pessimism              0.283    30.742    
                         clock uncertainty           -0.057    30.686    
    SLICE_X47Y61         FDCE (Recov_fdce_C_CLR)     -0.331    30.355    Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[15]
  -------------------------------------------------------------------
                         required time                         30.355    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.121ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.484ns (19.766%)  route 1.965ns (80.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.271     8.243    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X35Y59         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X35Y59         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/C
                         clock pessimism              0.283    30.751    
                         clock uncertainty           -0.057    30.695    
    SLICE_X35Y59         FDCE (Recov_fdce_C_CLR)     -0.331    30.364    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]
  -------------------------------------------------------------------
                         required time                         30.364    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 22.121    

Slack (MET) :             22.121ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.484ns (19.766%)  route 1.965ns (80.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.271     8.243    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X35Y59         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X35Y59         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/C
                         clock pessimism              0.283    30.751    
                         clock uncertainty           -0.057    30.695    
    SLICE_X35Y59         FDCE (Recov_fdce_C_CLR)     -0.331    30.364    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]
  -------------------------------------------------------------------
                         required time                         30.364    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 22.121    

Slack (MET) :             22.121ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[8]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.484ns (19.766%)  route 1.965ns (80.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.271     8.243    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X35Y59         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X35Y59         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[8]/C
                         clock pessimism              0.283    30.751    
                         clock uncertainty           -0.057    30.695    
    SLICE_X35Y59         FDCE (Recov_fdce_C_CLR)     -0.331    30.364    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[8]
  -------------------------------------------------------------------
                         required time                         30.364    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 22.121    

Slack (MET) :             22.121ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[9]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.484ns (19.766%)  route 1.965ns (80.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 30.469 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.271     8.243    Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X35Y59         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.270    30.469    Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X35Y59         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[9]/C
                         clock pessimism              0.283    30.751    
                         clock uncertainty           -0.057    30.695    
    SLICE_X35Y59         FDCE (Recov_fdce_C_CLR)     -0.331    30.364    Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[9]
  -------------------------------------------------------------------
                         required time                         30.364    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 22.121    

Slack (MET) :             22.177ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 fall@37.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        3.327ns  (logic 0.489ns (14.699%)  route 2.838ns (85.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.429ns = ( 43.929 - 37.500 ) 
    Source Clock Delay      (SCD):    5.793ns = ( 18.293 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.378    18.293    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y57         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDPE (Prop_fdpe_C_Q)         0.384    18.677 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.414    20.091    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.105    20.196 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.424    21.620    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X38Y58         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    37.500    37.500 f  
    Y11                                               0.000    37.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    37.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    38.912 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    39.916    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    39.989 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    41.622    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.699 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.542    43.241    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.084    43.325 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.604    43.929    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X38Y58         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.217    44.146    
                         clock uncertainty           -0.057    44.089    
    SLICE_X38Y58         FDPE (Recov_fdpe_C_PRE)     -0.292    43.797    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         43.797    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                 22.177    

Slack (MET) :             22.192ns  (required time - arrival time)
  Source:                 Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[10]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.484ns (20.431%)  route 1.885ns (79.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 30.461 - 25.000 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.379     5.794    Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X40Y56         FDCE                                         r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.379     6.173 r  Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=11, routed)          0.694     6.867    Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.105     6.972 f  Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.191     8.163    Microroc_SCurveTest/SC_test_single/Trigger2/out_reset_n_reg
    SLICE_X47Y60         FDCE                                         f  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.262    30.461    Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X47Y60         FDCE                                         r  Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[10]/C
                         clock pessimism              0.283    30.743    
                         clock uncertainty           -0.057    30.687    
    SLICE_X47Y60         FDCE (Recov_fdce_C_CLR)     -0.331    30.356    Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[10]
  -------------------------------------------------------------------
                         required time                         30.356    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                 22.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.222ns  (logic 0.249ns (20.368%)  route 0.973ns (79.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 16.006 - 12.500 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 14.542 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.563    14.542    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X46Y57         FDRE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.151    14.693 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210    14.903    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.098    15.001 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.763    15.764    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X31Y57         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.680    16.006    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y57         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.719    
    SLICE_X31Y57         FDPE (Remov_fdpe_C_PRE)     -0.095    15.624    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.624    
                         arrival time                          15.764    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.222ns  (logic 0.249ns (20.368%)  route 0.973ns (79.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 16.006 - 12.500 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 14.542 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.563    14.542    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X46Y57         FDRE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.151    14.693 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210    14.903    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.098    15.001 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.763    15.764    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X31Y57         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.680    16.006    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y57         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.719    
    SLICE_X31Y57         FDPE (Remov_fdpe_C_PRE)     -0.095    15.624    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.624    
                         arrival time                          15.764    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.059ns  (logic 0.249ns (23.520%)  route 0.810ns (76.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 15.761 - 12.500 ) 
    Source Clock Delay      (SCD):    2.033ns = ( 14.533 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.554    14.533    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y70         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.151    14.684 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.211    14.894    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y70         LUT2 (Prop_lut2_I1_O)        0.098    14.992 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.599    15.591    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X56Y67         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.435    15.761    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X56Y67         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.474    
    SLICE_X56Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    15.403    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.403    
                         arrival time                          15.591    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.059ns  (logic 0.249ns (23.520%)  route 0.810ns (76.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 15.761 - 12.500 ) 
    Source Clock Delay      (SCD):    2.033ns = ( 14.533 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.554    14.533    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y70         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.151    14.684 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.211    14.894    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y70         LUT2 (Prop_lut2_I1_O)        0.098    14.992 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.599    15.591    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X56Y67         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.435    15.761    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X56Y67         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.474    
    SLICE_X56Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    15.403    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.403    
                         arrival time                          15.591    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.059ns  (logic 0.249ns (23.520%)  route 0.810ns (76.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 15.761 - 12.500 ) 
    Source Clock Delay      (SCD):    2.033ns = ( 14.533 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.554    14.533    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X56Y70         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.151    14.684 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.211    14.894    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X56Y70         LUT2 (Prop_lut2_I1_O)        0.098    14.992 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.599    15.591    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X56Y67         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.435    15.761    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X56Y67         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.474    
    SLICE_X56Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    15.403    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.403    
                         arrival time                          15.591    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.274ns  (logic 0.249ns (19.545%)  route 1.025ns (80.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 15.914 - 12.500 ) 
    Source Clock Delay      (SCD):    2.047ns = ( 14.547 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.568    14.547    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X30Y57         FDRE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.151    14.698 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.372    15.070    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.098    15.168 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.653    15.821    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y56         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.588    15.914    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y56         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.627    
    SLICE_X31Y56         FDPE (Remov_fdpe_C_PRE)     -0.095    15.532    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.532    
                         arrival time                          15.821    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.274ns  (logic 0.249ns (19.545%)  route 1.025ns (80.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 15.914 - 12.500 ) 
    Source Clock Delay      (SCD):    2.047ns = ( 14.547 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.568    14.547    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X30Y57         FDRE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.151    14.698 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.372    15.070    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.098    15.168 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.653    15.821    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y56         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.588    15.914    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y56         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.627    
    SLICE_X31Y56         FDPE (Remov_fdpe_C_PRE)     -0.095    15.532    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.532    
                         arrival time                          15.821    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.274ns  (logic 0.249ns (19.545%)  route 1.025ns (80.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 15.914 - 12.500 ) 
    Source Clock Delay      (SCD):    2.047ns = ( 14.547 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.568    14.547    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X30Y57         FDRE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.151    14.698 r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.372    15.070    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.098    15.168 f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.653    15.821    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y56         FDPE                                         f  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.588    15.914    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y56         FDPE                                         r  Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.627    
    SLICE_X31Y56         FDPE (Remov_fdpe_C_PRE)     -0.095    15.532    Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.532    
                         arrival time                          15.821    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.239ns  (logic 0.232ns (18.730%)  route 1.007ns (81.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 15.850 - 12.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 14.529 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.550    14.529    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y76         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.133    14.662 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    14.941    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.099    15.040 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.728    15.767    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X53Y72         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.524    15.850    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X53Y72         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.563    
    SLICE_X53Y72         FDPE (Remov_fdpe_C_PRE)     -0.095    15.468    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.468    
                         arrival time                          15.767    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.239ns  (logic 0.232ns (18.730%)  route 1.007ns (81.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 15.850 - 12.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 14.529 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        0.550    14.529    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y76         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.133    14.662 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    14.941    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.099    15.040 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.728    15.767    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X53Y72         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2152, routed)        1.004    15.270    Clk
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.056    15.326 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.524    15.850    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X53Y72         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.563    
    SLICE_X53Y72         FDPE (Remov_fdpe_C_PRE)     -0.095    15.468    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.468    
                         arrival time                          15.767    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      197.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.714ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.590ns (31.136%)  route 1.305ns (68.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 205.539 - 200.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.447     5.862    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.348     6.210 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.895    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X4Y65          LUT2 (Prop_lut2_I1_O)        0.242     7.137 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.620     7.757    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X5Y64          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.340   205.539    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.299   205.837    
                         clock uncertainty           -0.074   205.764    
    SLICE_X5Y64          FDPE (Recov_fdpe_C_PRE)     -0.292   205.472    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        205.472    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                197.714    

Slack (MET) :             197.714ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.590ns (31.136%)  route 1.305ns (68.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 205.539 - 200.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.447     5.862    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.348     6.210 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.895    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X4Y65          LUT2 (Prop_lut2_I1_O)        0.242     7.137 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.620     7.757    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X5Y64          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.340   205.539    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.299   205.837    
                         clock uncertainty           -0.074   205.764    
    SLICE_X5Y64          FDPE (Recov_fdpe_C_PRE)     -0.292   205.472    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        205.472    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                197.714    

Slack (MET) :             197.714ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.590ns (31.136%)  route 1.305ns (68.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.539ns = ( 205.539 - 200.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.447     5.862    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X4Y65          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.348     6.210 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.895    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X4Y65          LUT2 (Prop_lut2_I1_O)        0.242     7.137 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.620     7.757    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X5Y64          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.340   205.539    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.299   205.837    
                         clock uncertainty           -0.074   205.764    
    SLICE_X5Y64          FDPE (Recov_fdpe_C_PRE)     -0.292   205.472    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        205.472    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                197.714    

Slack (MET) :             198.739ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.348ns (47.517%)  route 0.384ns (52.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 205.540 - 200.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.450     5.865    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.348     6.213 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.384     6.598    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y65          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          1.341   205.540    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.300   205.839    
                         clock uncertainty           -0.074   205.766    
    SLICE_X2Y65          FDPE (Recov_fdpe_C_PRE)     -0.429   205.337    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        205.337    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                198.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.541%)  route 0.159ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.128     2.205 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.159     2.364    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y65          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.869     2.635    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.544     2.091    
    SLICE_X2Y65          FDPE (Remov_fdpe_C_PRE)     -0.125     1.966    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.673%)  route 0.495ns (70.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDPE (Prop_fdpe_C_Q)         0.164     2.241 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.217     2.458    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     2.503 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.278     2.781    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X5Y64          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.867     2.633    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.521     2.112    
    SLICE_X5Y64          FDPE (Remov_fdpe_C_PRE)     -0.095     2.017    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.673%)  route 0.495ns (70.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDPE (Prop_fdpe_C_Q)         0.164     2.241 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.217     2.458    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     2.503 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.278     2.781    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X5Y64          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.867     2.633    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.521     2.112    
    SLICE_X5Y64          FDPE (Remov_fdpe_C_PRE)     -0.095     2.017    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.673%)  route 0.495ns (70.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.598     2.077    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y65          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDPE (Prop_fdpe_C_Q)         0.164     2.241 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.217     2.458    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     2.503 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.278     2.781    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X5Y64          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=96, routed)          0.867     2.633    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y64          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.521     2.112    
    SLICE_X5Y64          FDPE (Remov_fdpe_C_PRE)     -0.095     2.017    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack       18.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.484ns (20.544%)  route 1.872ns (79.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 25.149 - 20.833 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.384     4.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.379     4.977 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.329     6.306    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.105     6.411 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.543     6.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X52Y52         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.260    25.149    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y52         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.166    25.314    
                         clock uncertainty           -0.035    25.279    
    SLICE_X52Y52         FDPE (Recov_fdpe_C_PRE)     -0.292    24.987    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                 18.033    

Slack (MET) :             18.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.484ns (20.544%)  route 1.872ns (79.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 25.149 - 20.833 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.384     4.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.379     4.977 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.329     6.306    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.105     6.411 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.543     6.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X52Y52         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.260    25.149    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y52         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.166    25.314    
                         clock uncertainty           -0.035    25.279    
    SLICE_X52Y52         FDPE (Recov_fdpe_C_PRE)     -0.292    24.987    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                 18.033    

Slack (MET) :             18.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.322%)  route 1.786ns (78.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 25.155 - 20.833 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.384     4.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.379     4.977 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.329     6.306    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.105     6.411 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.457     6.868    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X48Y53         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.266    25.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y53         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.226    25.380    
                         clock uncertainty           -0.035    25.345    
    SLICE_X48Y53         FDPE (Recov_fdpe_C_PRE)     -0.292    25.053    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         25.053    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                 18.185    

Slack (MET) :             18.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.322%)  route 1.786ns (78.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 25.155 - 20.833 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.384     4.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.379     4.977 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.329     6.306    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.105     6.411 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.457     6.868    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X48Y53         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.266    25.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y53         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.226    25.380    
                         clock uncertainty           -0.035    25.345    
    SLICE_X48Y53         FDPE (Recov_fdpe_C_PRE)     -0.292    25.053    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         25.053    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                 18.185    

Slack (MET) :             18.249ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.889ns  (logic 0.542ns (18.761%)  route 2.347ns (81.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 36.292 - 31.250 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 14.985 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.354    14.985    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y75         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDPE (Prop_fdpe_C_Q)         0.437    15.422 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.180    16.602    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X57Y75         LUT2 (Prop_lut2_I0_O)        0.105    16.707 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.167    17.874    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X56Y73         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.541    35.847    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.084    35.931 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.361    36.292    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X56Y73         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.159    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X56Y73         FDPE (Recov_fdpe_C_PRE)     -0.292    36.124    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.124    
                         arrival time                         -17.874    
  -------------------------------------------------------------------
                         slack                                 18.249    

Slack (MET) :             18.249ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.889ns  (logic 0.542ns (18.761%)  route 2.347ns (81.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 36.292 - 31.250 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 14.985 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.354    14.985    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y75         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDPE (Prop_fdpe_C_Q)         0.437    15.422 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.180    16.602    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X57Y75         LUT2 (Prop_lut2_I0_O)        0.105    16.707 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.167    17.874    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X56Y73         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.541    35.847    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.084    35.931 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.361    36.292    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X56Y73         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.159    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X56Y73         FDPE (Recov_fdpe_C_PRE)     -0.292    36.124    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.124    
                         arrival time                         -17.874    
  -------------------------------------------------------------------
                         slack                                 18.249    

Slack (MET) :             18.359ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.941ns  (logic 0.542ns (18.431%)  route 2.399ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 36.461 - 31.250 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 14.992 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.361    14.992    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDPE (Prop_fdpe_C_Q)         0.437    15.429 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.175    16.604    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.105    16.709 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.224    17.933    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y71         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.541    35.847    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.084    35.931 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.530    36.461    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X64Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.159    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X64Y71         FDPE (Recov_fdpe_C_PRE)     -0.292    36.292    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.292    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 18.359    

Slack (MET) :             18.359ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.941ns  (logic 0.542ns (18.431%)  route 2.399ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 36.461 - 31.250 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 14.992 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.361    14.992    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDPE (Prop_fdpe_C_Q)         0.437    15.429 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.175    16.604    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.105    16.709 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.224    17.933    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y71         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.541    35.847    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.084    35.931 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.530    36.461    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X64Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.159    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X64Y71         FDPE (Recov_fdpe_C_PRE)     -0.292    36.292    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.292    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 18.359    

Slack (MET) :             18.359ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        2.941ns  (logic 0.542ns (18.431%)  route 2.399ns (81.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 36.461 - 31.250 ) 
    Source Clock Delay      (SCD):    4.575ns = ( 14.992 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.361    14.992    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDPE (Prop_fdpe_C_Q)         0.437    15.429 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.175    16.604    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.105    16.709 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.224    17.933    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y71         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.541    35.847    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.084    35.931 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.530    36.461    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X64Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.159    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X64Y71         FDPE (Recov_fdpe_C_PRE)     -0.292    36.292    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.292    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 18.359    

Slack (MET) :             18.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.630ns (32.653%)  route 1.299ns (67.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 25.286 - 20.833 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.372     4.586    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X54Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.398     4.984 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     5.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.232     5.907 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.609     6.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X54Y49         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        1.397    25.286    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.166    25.452    
                         clock uncertainty           -0.035    25.416    
    SLICE_X54Y49         FDPE (Recov_fdpe_C_PRE)     -0.292    25.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.124    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 18.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.065ns  (logic 0.232ns (21.776%)  route 0.833ns (78.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 13.085 - 10.417 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 11.892 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.552    11.892    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X57Y75         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.133    12.025 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.266    12.292    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.099    12.391 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.567    12.958    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X57Y74         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.994    12.580    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.056    12.636 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.449    13.085    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X57Y74         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.246    12.839    
    SLICE_X57Y74         FDPE (Remov_fdpe_C_PRE)     -0.095    12.744    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.744    
                         arrival time                          12.958    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.681%)  route 0.368ns (72.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.571     1.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.368     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X41Y49         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.911     2.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y49         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.251     1.829    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.077ns  (logic 0.232ns (21.545%)  route 0.845ns (78.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 13.033 - 10.417 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.896 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.556    11.896    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X59Y71         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.133    12.029 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.243    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.099    12.342 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.631    12.973    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y71         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.994    12.580    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.056    12.636 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.397    13.033    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X64Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.246    12.788    
    SLICE_X64Y71         FDPE (Remov_fdpe_C_PRE)     -0.095    12.693    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.693    
                         arrival time                          12.973    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.077ns  (logic 0.232ns (21.545%)  route 0.845ns (78.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 13.033 - 10.417 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.896 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.556    11.896    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X59Y71         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.133    12.029 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.243    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.099    12.342 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.631    12.973    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y71         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.994    12.580    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.056    12.636 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.397    13.033    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X64Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.246    12.788    
    SLICE_X64Y71         FDPE (Remov_fdpe_C_PRE)     -0.095    12.693    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.693    
                         arrival time                          12.973    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.077ns  (logic 0.232ns (21.545%)  route 0.845ns (78.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 13.033 - 10.417 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.896 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.556    11.896    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X59Y71         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.133    12.029 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.243    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.099    12.342 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.631    12.973    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X64Y71         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.994    12.580    usb_ifclk_OBUF
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.056    12.636 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.397    13.033    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X64Y71         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.246    12.788    
    SLICE_X64Y71         FDPE (Remov_fdpe_C_PRE)     -0.095    12.693    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.693    
                         arrival time                          12.973    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.649%)  route 0.143ns (50.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.566     1.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X50Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.480     1.524    
    SLICE_X50Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.649%)  route 0.143ns (50.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.566     1.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X50Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.480     1.524    
    SLICE_X50Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.649%)  route 0.143ns (50.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.566     1.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X50Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.480     1.524    
    SLICE_X50Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.649%)  route 0.143ns (50.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.566     1.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y54         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y54         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.835     2.004    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X50Y54         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.480     1.524    
    SLICE_X50Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout rise@0.000ns - usb_clkout rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.101%)  route 0.421ns (74.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.571     1.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y52         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.421     2.056    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X43Y49         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=1931, routed)        0.910     2.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y49         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.251     1.828    
    SLICE_X43Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.733    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.323    





