INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab1/Lab1.srcs/sources_1/imports/files/gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab1/Lab1.srcs/sim_1/imports/files/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab1/Lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
