static int lb035q02_panel_power_on(struct omap_dss_device *dssdev)\r\n{\r\nint r;\r\nif (dssdev->state == OMAP_DSS_DISPLAY_ACTIVE)\r\nreturn 0;\r\nomapdss_dpi_set_timings(dssdev, &dssdev->panel.timings);\r\nomapdss_dpi_set_data_lines(dssdev, dssdev->phy.dpi.data_lines);\r\nr = omapdss_dpi_display_enable(dssdev);\r\nif (r)\r\ngoto err0;\r\nif (dssdev->platform_enable) {\r\nr = dssdev->platform_enable(dssdev);\r\nif (r)\r\ngoto err1;\r\n}\r\nreturn 0;\r\nerr1:\r\nomapdss_dpi_display_disable(dssdev);\r\nerr0:\r\nreturn r;\r\n}\r\nstatic void lb035q02_panel_power_off(struct omap_dss_device *dssdev)\r\n{\r\nif (dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)\r\nreturn;\r\nif (dssdev->platform_disable)\r\ndssdev->platform_disable(dssdev);\r\nomapdss_dpi_display_disable(dssdev);\r\n}\r\nstatic int lb035q02_panel_probe(struct omap_dss_device *dssdev)\r\n{\r\nstruct lb035q02_data *ld;\r\nint r;\r\ndssdev->panel.timings = lb035q02_timings;\r\nld = kzalloc(sizeof(*ld), GFP_KERNEL);\r\nif (!ld) {\r\nr = -ENOMEM;\r\ngoto err;\r\n}\r\nmutex_init(&ld->lock);\r\ndev_set_drvdata(&dssdev->dev, ld);\r\nreturn 0;\r\nerr:\r\nreturn r;\r\n}\r\nstatic void lb035q02_panel_remove(struct omap_dss_device *dssdev)\r\n{\r\nstruct lb035q02_data *ld = dev_get_drvdata(&dssdev->dev);\r\nkfree(ld);\r\n}\r\nstatic int lb035q02_panel_enable(struct omap_dss_device *dssdev)\r\n{\r\nstruct lb035q02_data *ld = dev_get_drvdata(&dssdev->dev);\r\nint r;\r\nmutex_lock(&ld->lock);\r\nr = lb035q02_panel_power_on(dssdev);\r\nif (r)\r\ngoto err;\r\ndssdev->state = OMAP_DSS_DISPLAY_ACTIVE;\r\nmutex_unlock(&ld->lock);\r\nreturn 0;\r\nerr:\r\nmutex_unlock(&ld->lock);\r\nreturn r;\r\n}\r\nstatic void lb035q02_panel_disable(struct omap_dss_device *dssdev)\r\n{\r\nstruct lb035q02_data *ld = dev_get_drvdata(&dssdev->dev);\r\nmutex_lock(&ld->lock);\r\nlb035q02_panel_power_off(dssdev);\r\ndssdev->state = OMAP_DSS_DISPLAY_DISABLED;\r\nmutex_unlock(&ld->lock);\r\n}\r\nstatic int lb035q02_write_reg(struct spi_device *spi, u8 reg, u16 val)\r\n{\r\nstruct spi_message msg;\r\nstruct spi_transfer index_xfer = {\r\n.len = 3,\r\n.cs_change = 1,\r\n};\r\nstruct spi_transfer value_xfer = {\r\n.len = 3,\r\n};\r\nu8 buffer[16];\r\nspi_message_init(&msg);\r\nbuffer[0] = 0x70;\r\nbuffer[1] = 0x00;\r\nbuffer[2] = reg & 0x7f;\r\nindex_xfer.tx_buf = buffer;\r\nspi_message_add_tail(&index_xfer, &msg);\r\nbuffer[4] = 0x72;\r\nbuffer[5] = val >> 8;\r\nbuffer[6] = val;\r\nvalue_xfer.tx_buf = buffer + 4;\r\nspi_message_add_tail(&value_xfer, &msg);\r\nreturn spi_sync(spi, &msg);\r\n}\r\nstatic void init_lb035q02_panel(struct spi_device *spi)\r\n{\r\nlb035q02_write_reg(spi, 0x01, 0x6300);\r\nlb035q02_write_reg(spi, 0x02, 0x0200);\r\nlb035q02_write_reg(spi, 0x03, 0x0177);\r\nlb035q02_write_reg(spi, 0x04, 0x04c7);\r\nlb035q02_write_reg(spi, 0x05, 0xffc0);\r\nlb035q02_write_reg(spi, 0x06, 0xe806);\r\nlb035q02_write_reg(spi, 0x0a, 0x4008);\r\nlb035q02_write_reg(spi, 0x0b, 0x0000);\r\nlb035q02_write_reg(spi, 0x0d, 0x0030);\r\nlb035q02_write_reg(spi, 0x0e, 0x2800);\r\nlb035q02_write_reg(spi, 0x0f, 0x0000);\r\nlb035q02_write_reg(spi, 0x16, 0x9f80);\r\nlb035q02_write_reg(spi, 0x17, 0x0a0f);\r\nlb035q02_write_reg(spi, 0x1e, 0x00c1);\r\nlb035q02_write_reg(spi, 0x30, 0x0300);\r\nlb035q02_write_reg(spi, 0x31, 0x0007);\r\nlb035q02_write_reg(spi, 0x32, 0x0000);\r\nlb035q02_write_reg(spi, 0x33, 0x0000);\r\nlb035q02_write_reg(spi, 0x34, 0x0707);\r\nlb035q02_write_reg(spi, 0x35, 0x0004);\r\nlb035q02_write_reg(spi, 0x36, 0x0302);\r\nlb035q02_write_reg(spi, 0x37, 0x0202);\r\nlb035q02_write_reg(spi, 0x3a, 0x0a0d);\r\nlb035q02_write_reg(spi, 0x3b, 0x0806);\r\n}\r\nstatic int lb035q02_panel_spi_probe(struct spi_device *spi)\r\n{\r\ninit_lb035q02_panel(spi);\r\nreturn omap_dss_register_driver(&lb035q02_driver);\r\n}\r\nstatic int lb035q02_panel_spi_remove(struct spi_device *spi)\r\n{\r\nomap_dss_unregister_driver(&lb035q02_driver);\r\nreturn 0;\r\n}
