{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700239360450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700239360455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 11:42:40 2023 " "Processing started: Fri Nov 17 11:42:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700239360455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239360455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATA_PATH -c DATA_PATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATA_PATH -c DATA_PATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239360455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700239360773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700239360773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-beh " "Found design unit 1: FF_D-beh" {  } { { "src/FF_D.vhd" "" { Text "E:/DATA_PATH/src/FF_D.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367542 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "src/FF_D.vhd" "" { Text "E:/DATA_PATH/src/FF_D.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registro_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registro_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_n-beh " "Found design unit 1: registro_n-beh" {  } { { "src/registro_n.vhd" "" { Text "E:/DATA_PATH/src/registro_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367544 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_n " "Found entity 1: registro_n" {  } { { "src/registro_n.vhd" "" { Text "E:/DATA_PATH/src/registro_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decode_16x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decode_16x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_16x16-beh " "Found design unit 1: decode_16x16-beh" {  } { { "src/decode_16x16.vhd" "" { Text "E:/DATA_PATH/src/decode_16x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367546 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_16x16 " "Found entity 1: decode_16x16" {  } { { "src/decode_16x16.vhd" "" { Text "E:/DATA_PATH/src/decode_16x16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decode_1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decode_1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_1_16-beh " "Found design unit 1: decode_1_16-beh" {  } { { "src/decode_1_16.vhd" "" { Text "E:/DATA_PATH/src/decode_1_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367547 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_1_16 " "Found entity 1: decode_1_16" {  } { { "src/decode_1_16.vhd" "" { Text "E:/DATA_PATH/src/decode_1_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/file32x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/file32x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 File32x32-beh " "Found design unit 1: File32x32-beh" {  } { { "src/File32x32.vhd" "" { Text "E:/DATA_PATH/src/File32x32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367549 ""} { "Info" "ISGN_ENTITY_NAME" "1 File32x32 " "Found entity 1: File32x32" {  } { { "src/File32x32.vhd" "" { Text "E:/DATA_PATH/src/File32x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/block_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/block_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block_REG-beh " "Found design unit 1: Block_REG-beh" {  } { { "src/Block_REG.vhd" "" { Text "E:/DATA_PATH/src/Block_REG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block_REG " "Found entity 1: Block_REG" {  } { { "src/Block_REG.vhd" "" { Text "E:/DATA_PATH/src/Block_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ff_d_nr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ff_d_nr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_nr-beh " "Found design unit 1: FF_D_nr-beh" {  } { { "src/FF_D_nr.vhd" "" { Text "E:/DATA_PATH/src/FF_D_nr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367553 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_nr " "Found entity 1: FF_D_nr" {  } { { "src/FF_D_nr.vhd" "" { Text "E:/DATA_PATH/src/FF_D_nr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-struct " "Found design unit 1: data_path-struct" {  } { { "src/data_path.vhd" "" { Text "E:/DATA_PATH/src/data_path.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367554 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/data_path.vhd" "" { Text "E:/DATA_PATH/src/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registro_n_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registro_n_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_n_reset-beh " "Found design unit 1: registro_n_reset-beh" {  } { { "src/registro_n_reset.vhd" "" { Text "E:/DATA_PATH/src/registro_n_reset.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367556 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_n_reset " "Found entity 1: registro_n_reset" {  } { { "src/registro_n_reset.vhd" "" { Text "E:/DATA_PATH/src/registro_n_reset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700239367556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239367556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700239367590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_n_reset registro_n_reset:REGIA " "Elaborating entity \"registro_n_reset\" for hierarchy \"registro_n_reset:REGIA\"" {  } { { "src/data_path.vhd" "REGIA" { Text "E:/DATA_PATH/src/data_path.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239367600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D registro_n_reset:REGIA\|FF_D:\\REG:0:REG " "Elaborating entity \"FF_D\" for hierarchy \"registro_n_reset:REGIA\|FF_D:\\REG:0:REG\"" {  } { { "src/registro_n_reset.vhd" "\\REG:0:REG" { Text "E:/DATA_PATH/src/registro_n_reset.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239367609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_REG Block_REG:REG_BANK " "Elaborating entity \"Block_REG\" for hierarchy \"Block_REG:REG_BANK\"" {  } { { "src/data_path.vhd" "REG_BANK" { Text "E:/DATA_PATH/src/data_path.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239367649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_16x16 Block_REG:REG_BANK\|decode_16x16:decode_outA " "Elaborating entity \"decode_16x16\" for hierarchy \"Block_REG:REG_BANK\|decode_16x16:decode_outA\"" {  } { { "src/Block_REG.vhd" "decode_outA" { Text "E:/DATA_PATH/src/Block_REG.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239367652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1_16 Block_REG:REG_BANK\|decode_1_16:decode_in " "Elaborating entity \"decode_1_16\" for hierarchy \"Block_REG:REG_BANK\|decode_1_16:decode_in\"" {  } { { "src/Block_REG.vhd" "decode_in" { Text "E:/DATA_PATH/src/Block_REG.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239367656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "File32x32 Block_REG:REG_BANK\|File32x32:file_reg " "Elaborating entity \"File32x32\" for hierarchy \"Block_REG:REG_BANK\|File32x32:file_reg\"" {  } { { "src/Block_REG.vhd" "file_reg" { Text "E:/DATA_PATH/src/Block_REG.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239367658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_n Block_REG:REG_BANK\|File32x32:file_reg\|registro_n:REG0 " "Elaborating entity \"registro_n\" for hierarchy \"Block_REG:REG_BANK\|File32x32:file_reg\|registro_n:REG0\"" {  } { { "src/File32x32.vhd" "REG0" { Text "E:/DATA_PATH/src/File32x32.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239367663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_nr Block_REG:REG_BANK\|File32x32:file_reg\|registro_n:REG0\|FF_D_nr:\\REG:0:REG " "Elaborating entity \"FF_D_nr\" for hierarchy \"Block_REG:REG_BANK\|File32x32:file_reg\|registro_n:REG0\|FF_D_nr:\\REG:0:REG\"" {  } { { "src/registro_n.vhd" "\\REG:0:REG" { Text "E:/DATA_PATH/src/registro_n.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239367664 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Block_REG:REG_BANK\|decode_1_16:decode_in\|Ram0 " "RAM logic \"Block_REG:REG_BANK\|decode_1_16:decode_in\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "src/decode_1_16.vhd" "Ram0" { Text "E:/DATA_PATH/src/decode_1_16.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1700239368496 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700239368496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700239369362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700239373621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700239373621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2562 " "Implemented 2562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700239373776 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700239373776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2448 " "Implemented 2448 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700239373776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700239373776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700239373800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 11:42:53 2023 " "Processing ended: Fri Nov 17 11:42:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700239373800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700239373800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700239373800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700239373800 ""}
