<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/Iron-Man-32x32.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/Iron-Man-16x16.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"youngyyp.github.io","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":"valine","storage":true,"lazyload":false,"nav":null,"activeClass":"valine"},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.json"};
  </script>

  <meta name="description" content="Modelsim使用技巧基本操作流程图形界面操作 新建工程（建议给每个工程单独建文件夹） 调试的时候直接在library中的work目录下对testbench文件右键simulate  命令行操作①创建一个工程和工程库;②加载设计文件（包括你编写好的testbench）；③编译源文件；④运行仿真，并查看结果；⑤最后进行工程调试。上面为利用modelsim的仿真步骤，利用do文件可以完成以上1—4步">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog学习笔记">
<meta property="og:url" content="https://youngyyp.github.io/2021/07/16/FPGA/verilog%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/index.html">
<meta property="og:site_name" content="young&#39;s blog">
<meta property="og:description" content="Modelsim使用技巧基本操作流程图形界面操作 新建工程（建议给每个工程单独建文件夹） 调试的时候直接在library中的work目录下对testbench文件右键simulate  命令行操作①创建一个工程和工程库;②加载设计文件（包括你编写好的testbench）；③编译源文件；④运行仿真，并查看结果；⑤最后进行工程调试。上面为利用modelsim的仿真步骤，利用do文件可以完成以上1—4步">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2021-07-16T07:50:28.000Z">
<meta property="article:modified_time" content="2021-08-19T07:34:31.351Z">
<meta property="article:author" content="young">
<meta property="article:tag" content="verilog">
<meta property="article:tag" content="modelsim">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="https://youngyyp.github.io/2021/07/16/FPGA/verilog%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>verilog学习笔记 | young's blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>


<style>.github-emoji { position: relative; display: inline-block; width: 1.2em; min-height: 1.2em; overflow: hidden; vertical-align: top; color: transparent; }  .github-emoji > span { position: relative; z-index: 10; }  .github-emoji img, .github-emoji .fancybox { margin: 0 !important; padding: 0 !important; border: none !important; outline: none !important; text-decoration: none !important; user-select: none !important; cursor: auto !important; }  .github-emoji img { height: 1.2em !important; width: 1.2em !important; position: absolute !important; left: 50% !important; top: 50% !important; transform: translate(-50%, -50%) !important; user-select: none !important; cursor: auto !important; } .github-emoji-fallback { color: inherit; } .github-emoji-fallback img { opacity: 0 !important; }</style>
<link rel="stylesheet" href="/css/prism.css" type="text/css"><link rel="alternate" href="/atom.xml" title="young's blog" type="application/atom+xml">
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">young's blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">慢慢来，比较快</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="tags fa-fw"></i>标签<span class="badge">17</span></a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="th fa-fw"></i>分类<span class="badge">6</span></a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="user fa-fw"></i>关于</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://youngyyp.github.io/2021/07/16/FPGA/verilog%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="https://raw.githubusercontent.com/youngyyp/blogpicture/master/img/image-20210212125129052.png">
      <meta itemprop="name" content="young">
      <meta itemprop="description" content="你的征途当是星辰大海">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="young's blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          verilog学习笔记
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-16 15:50:28" itemprop="dateCreated datePublished" datetime="2021-07-16T15:50:28+08:00">2021-07-16</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-08-19 15:34:31" itemprop="dateModified" datetime="2021-08-19T15:34:31+08:00">2021-08-19</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/FPGA/" itemprop="url" rel="index"><span itemprop="name">FPGA</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine：</span>
    
    <a title="valine" href="/2021/07/16/FPGA/verilog%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/2021/07/16/FPGA/verilog%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" itemprop="commentCount"></span>
    </a>
  </span>
  
  

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h2 id="Modelsim使用技巧"><a href="#Modelsim使用技巧" class="headerlink" title="Modelsim使用技巧"></a>Modelsim使用技巧</h2><h3 id="基本操作流程"><a href="#基本操作流程" class="headerlink" title="基本操作流程"></a>基本操作流程</h3><h4 id="图形界面操作"><a href="#图形界面操作" class="headerlink" title="图形界面操作"></a>图形界面操作</h4><ol>
<li>新建工程（建议给每个工程单独建文件夹）</li>
<li>调试的时候直接在library中的work目录下对testbench文件右键simulate</li>
</ol>
<h4 id="命令行操作"><a href="#命令行操作" class="headerlink" title="命令行操作"></a>命令行操作</h4><p>①创建一个工程和工程库;<br>②加载设计文件（包括你编写好的testbench）；<br>③编译源文件；<br>④运行仿真，并查看结果；<br>⑤最后进行工程调试。<br>上面为利用modelsim的仿真步骤，利用do文件可以完成以上1—4步。</p>
<p>例程<br>（1） sim_run.bat文件用于批处理<br>@set modelsim=C:\modeltech64_10.7\win64\vsim.exe<br>@if exist vsim.wlf del vsim.wlf<br>%modelsim% -do sim_top.do</p>
<p>（“％环境变量名％”用法的含义是取指定环境变量的值）<br>首先设置modelsim的执行路径，可以是vsim.exe也可以是modelsim.exe<br>然后删除历史运行的vsim.wlf文件，以便后面进行更新<br>最后用DOS命令调用modelsim工具，并在modelsim工具中执行sim._top.do文件<br>(2)sim_top.do文件<br>vlib work<br>//建立work库</p>
<p>vmap work work<br>//将目前逻辑库work和实际工作库work相映射对应<br>vlog -f vlog-rtl.list </p>
<h1 id="将vlog-rtl-list文件中所有文件编译"><a href="#将vlog-rtl-list文件中所有文件编译" class="headerlink" title="将vlog-rtl.list文件中所有文件编译"></a>将vlog-rtl.list文件中所有文件编译</h1><p>vopt +acc=npr tb_top -o tb_top_opt</p>
<h1 id="仿真时优化tb-top输出tb-top-opt"><a href="#仿真时优化tb-top输出tb-top-opt" class="headerlink" title="仿真时优化tb_top输出tb_top_opt"></a>仿真时优化tb_top输出tb_top_opt</h1><p>vsim tb_top_opt</p>
<h1 id="仿真tb-top-opt"><a href="#仿真tb-top-opt" class="headerlink" title="仿真tb_top_opt"></a>仿真tb_top_opt</h1><p>(也可以直接 vsim -novopt work.tb_top)</p>
<p>do wave.do</p>
<h1 id="运行wave-do，添加wave的信息"><a href="#运行wave-do，添加wave的信息" class="headerlink" title="运行wave.do，添加wave的信息"></a>运行wave.do，添加wave的信息</h1><p>run 20ms</p>
<h1 id="运行20ms-（run-all：运行全过程）"><a href="#运行20ms-（run-all：运行全过程）" class="headerlink" title="运行20ms （run -all：运行全过程）"></a>运行20ms （run -all：运行全过程）</h1><p>（3）vlog-rtl.list<br>../rtl/*.v</p>
<h1 id="上级文件夹rtl的所有v文件"><a href="#上级文件夹rtl的所有v文件" class="headerlink" title="上级文件夹rtl的所有v文件"></a>上级文件夹rtl的所有v文件</h1><p>../../calc_engine/*.v</p>
<h1 id="上上级文件夹calc-engine文件夹的所有v文件"><a href="#上上级文件夹calc-engine文件夹的所有v文件" class="headerlink" title="上上级文件夹calc_engine文件夹的所有v文件"></a>上上级文件夹calc_engine文件夹的所有v文件</h1><p>../sim/tb/*.v<br>上级sim/tb文件夹内的所有v文件<br>（4）wave.do<br>通过添加并设置波形参数，保存为wave.do文件</p>
<p>更多详情可参考 <a target="_blank" rel="noopener" href="http://blog.sina.com.cn/s/blog_7e2e98ad0101gxx7.html">http://blog.sina.com.cn/s/blog_7e2e98ad0101gxx7.html</a></p>
<p> log -r /<em> 对所有的信号记录，运行这个命令后即使在仿真前没有把信号加入wave窗口，仿真完成后直接加入wave窗口就可以查看波形，比较方便，但是缺点是当工程较大和仿真时间很长时仿真速度较慢，占用内存也较大。<br> vsim  -voptargs=”+acc”<br>+acc意思是设计中所有的信号都提供入口，可以观察，而log命令的意思就是在运行仿真的时候信号不用加入wave窗口在开始仿真后直接可以看波形，意思就是他记录了所有的信号波形<br>观察其它窗口的结果，用view </em>命令显示 。view *命令可以观察包括signals、wave、dataflow等窗口文件，也可以分别打开。例如用view signals来观察信号变量。</p>
<h2 id="verilog语法"><a href="#verilog语法" class="headerlink" title="verilog语法"></a>verilog语法</h2><ul>
<li><p>always块中被赋值的变量只能为reg</p>
</li>
<li><p>不可在不同的always块中对同一个reg赋值</p>
</li>
<li><p>assign 语句对已经定义的wire赋值，wire也可在被定义的时候赋值，wire变量只能被赋值一次</p>
</li>
<li><p>组合逻辑用阻塞赋值，非组合逻辑用非阻塞赋值。——<strong>组合逻辑</strong>电路在逻辑功能上的特点是任意时刻的输出仅仅取决于该时刻的输入，与电路原来的状态无关。<strong>时序逻辑</strong>电路在逻辑功能上的特点是任意时刻的输出不仅取决于当时的输入信号，而且还取决于电路原来的状态，或者说，还与以前的输入有关</p>
<pre class=" language-lang-verilog"><code class="language-lang-verilog">  组合逻辑：always @(*)  //组合always块相当于assign语句，因此组合电路存在两种表达方法
  时序逻辑：always @(posedge clk)
</code></pre>
</li>
<li><p>在<strong>时序逻辑</strong>中，不完整的 if…else… 结构并<strong>不会生成锁存器</strong>，而组合逻辑中不完整的 if…else… 结构就会生成锁存器</p>
</li>
<li><p>`timescale 1 ns / 1 ps 该指令用于定义时延、仿真的单位和精度</p>
</li>
<li><p>`default_nettype wand 用于默认设置为线网类型 </p>
</li>
<li><p>`default_nettype none 会关闭隐式声明功能，有助于查bug</p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq397381823/article/details/87521885">verilog设计过程寄存器使用#1的问题_烟花一时的博客-CSDN博客</a></p>
</li>
<li><p>{1’b0,1’b0,1’b0,1’b0,1’b0,1’b0,1’b0,1’b0}可以简单写成{8{1’b0}}</p>
</li>
<li><p>input、inout 类型不能声明为 reg 数据类型，因为 reg 类型是用于保存数值的，而输入端口只能反映与其相连的外部信号的变化，不能保存这些信号的值。</p>
<p>  output 可以声明为 wire 或 reg 数据类型。</p>
</li>
<li><h6 id="端口连接规则"><a href="#端口连接规则" class="headerlink" title="端口连接规则:"></a>端口连接规则:</h6><p>  <strong>输入端口</strong></p>
<p>  模块例化时，从模块外部来讲， input 端口可以连接 wire 或 reg 型变量。这与模块声明是不同的，从<strong>模块内部</strong>来讲，<strong><em>input 端口必须是 wire 型变量</em></strong>。</p>
<p>  <strong>输出端口</strong></p>
<p>  模块例化时，<strong>从模块外部来讲，output 端口必须连接 wire 型变量</strong>。这与模块声明是不同的，从<strong>模块内部</strong>来讲，output 端口可以是 wire 或 reg 型变量。</p>
<p>  <strong>输入输出端口</strong></p>
<p>  模块例化时，从模块外部来讲，inout 端口必须连接 wire 型变量。这与模块声明是相同的。</p>
<p>  <strong>悬空端口</strong></p>
<p>  模块例化时，如果某些信号不需要与外部信号进行连接交互，我们可以将其悬空，即端口例化处保留空白即可，上述例子中有提及。</p>
<p>  output 端口正常悬空时，我们甚至可以在例化时将其删除。</p>
<p>  input 端口正常悬空时，悬空信号的逻辑功能表现为高阻状态（逻辑值为 z）。但是，例化时一般不能将悬空的 input 端口删除，否则编译会报错。</p>
</li>
<li><pre class=" language-lang-verilog"><code class="language-lang-verilog">  reg [7:0] mem [255:0];//定义在向量名之前的是向量的位宽，定义在向量名之后的维度可以理解为向量数组的长度
</code></pre>
</li>
<li><pre class=" language-lang-verilog"><code class="language-lang-verilog">  always @(*) begin
      casez (in[3:0])
          4'bzzz1: out = 0;   // in[3:1]输入什么都可以
          4'bzz1z: out = 1;
          4'bz1zz: out = 2;
          4'b1zzz: out = 3;
          default: out = 0;
      endcase
  end
  //case项是按顺序检查的(实际上，它更像是生成一个巨大的真值表然后生成超大的门)。注意有输入(例如，4'b1111)匹配多个case项。选择第一个匹配(因此4'b1111匹配第一个case项，out = 0)。
</code></pre>
</li>
<li><pre class=" language-lang-verilog"><code class="language-lang-verilog">  for(i=0;i<3;i=i+1) begin 
        ……  //循环中的 i 最高可到 2
  end

  for(初始化表达式1; 布尔表达式2; 步进表达式4){
           循环体3
  }//执行顺序：1234-->234-->234-->不满足为止。
</code></pre>
</li>
<li><p>三段式状态机</p>
<pre class=" language-lang-verilog"><code class="language-lang-verilog">  采用三段式的写法：
  ////////////////////////////////////////////////////////////////////////////////////////////////////////
  //第一个always块，时序逻辑，描述现态转移到次态
  always @ (posedge clk or negedge rst) begin
      if(rst_n) 
          current_state<=S0;
      else
          current_state<=next_state;
  end

  //第二个always块，组合逻辑，描述状态转移的条件
  always @ (current_state) begin  //或者always@(*)
      next_state = x; //要初始化，使得系统复位后能进入正确的状态
      case(current_state)
      S0：begin
          if(condition1)        next_state = S1;//状态转移
          else if (condition2)  next_state = S2;//状态转移
          else next_state <= S0;
          end
      S1：begin
          if(condition3)       next_state = S3;//状态转移
          else if (condition4) next_state =S4; 
          …
          end
      ……
      default: begin
              if(condition0)   next_state = S0;//状态转移
             end
      endcase
  end
  //第三个always块，时序逻辑，描述输出
  always @ (posedge clk or negedge rst) begin
  if(rst)
      out0；
  else
      case(current_state)
      S0: out0;
      S1: out1;
      ….
      default:Out0;
      endcase
  end
  //////////////////////////////////////////////////////////////////////////////
</code></pre>
</li>
<li><p>端口声明规范，例子如下</p>
<pre class=" language-lang-verilog"><code class="language-lang-verilog">  module ax_pwm
  #(
      parameter N = 32 //pwm bit width 
  )
  (
      input         clk,
      input         rst,
      input[N - 1:0]period,
      input[N - 1:0]duty,
      output        pwm_out 
      );
   //在声明时统一使用wire，避免模块连接的时候出现问题
  reg[N - 1:0] period_r;
  reg[N - 1:0] duty_r;
  reg[N - 1:0] period_cnt;
  reg pwm_r;//若要对输出的值进行修改，则再定义一个reg变量，使用assign语句对wire赋值
  assign pwm_out = pwm_r;
</code></pre>
</li>
</ul>
<h3 id="仿真时的文件操作"><a href="#仿真时的文件操作" class="headerlink" title="仿真时的文件操作"></a>仿真时的文件操作</h3><ul>
<li><pre class=" language-lang-verilog"><code class="language-lang-verilog">  //下面进行文件读操作
  integer file;
  initial begin   
      file = $fopen("../data/tof.txt","r");//只读方式打开文件
      if (!file)
          $display("Could not open file!");
      else begin
          $display("Open file success!");
      end
  end
  -------------------------------------------
  always @(posedge clk or negedge rstn) begin
      if(~rstn)begin
          ……
      end
      else begin
          $fscanf(file,"%d",data_i);//将file文件按行读取至data_i,每个时钟读取一次
      end
  end
  -------------------------------------------
  //下面进行文件写操作
  wire [DW-1:0] data_o;
  integer file_out;

  initial begin
      file_out = $fopen("data_out.txt", "w");
      if (!file)
          $display("Could not open file_out!");
      else begin
          $display("Open file_out success!");
      end
  end
  always @(posedge clk) begin
      if (……) begin
          $fwrite(file_out, "%d\n", data_o);//将data_o逐行写入
      end    
      else if (……) begin
          $fclose(file_out);//关闭文件
          $finish;//关闭仿真
      end
  end
</code></pre>
</li>
</ul>

    </div>

    
    
    
        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>young
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="https://youngyyp.github.io/2021/07/16/FPGA/verilog%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="verilog学习笔记">https://youngyyp.github.io/2021/07/16/FPGA/verilog学习笔记/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          
          <div class="post-tags">
              <a href="/tags/verilog/" rel="tag"><i class="fa fa-tag"></i> verilog</a>
              <a href="/tags/modelsim/" rel="tag"><i class="fa fa-tag"></i> modelsim</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2021/07/04/%E9%9A%8F%E7%AC%94/%E6%97%A5%E5%B8%B8%E9%9A%8F%E7%AC%94/" rel="prev" title="日常随笔">
      <i class="fa fa-chevron-left"></i> 日常随笔
    </a></div>
      <div class="post-nav-item">
    <a href="/2021/07/23/FPGA/%E3%80%90FPGA%E3%80%91%E5%9B%BE%E5%83%8F%E5%A4%84%E7%90%86/" rel="next" title="【FPGA】图像处理">
      【FPGA】图像处理 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="valine-comments"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#Modelsim%E4%BD%BF%E7%94%A8%E6%8A%80%E5%B7%A7"><span class="nav-number">1.</span> <span class="nav-text">Modelsim使用技巧</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%9F%BA%E6%9C%AC%E6%93%8D%E4%BD%9C%E6%B5%81%E7%A8%8B"><span class="nav-number">1.1.</span> <span class="nav-text">基本操作流程</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%9B%BE%E5%BD%A2%E7%95%8C%E9%9D%A2%E6%93%8D%E4%BD%9C"><span class="nav-number">1.1.1.</span> <span class="nav-text">图形界面操作</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%91%BD%E4%BB%A4%E8%A1%8C%E6%93%8D%E4%BD%9C"><span class="nav-number">1.1.2.</span> <span class="nav-text">命令行操作</span></a></li></ol></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%B0%86vlog-rtl-list%E6%96%87%E4%BB%B6%E4%B8%AD%E6%89%80%E6%9C%89%E6%96%87%E4%BB%B6%E7%BC%96%E8%AF%91"><span class="nav-number"></span> <span class="nav-text">将vlog-rtl.list文件中所有文件编译</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%BB%BF%E7%9C%9F%E6%97%B6%E4%BC%98%E5%8C%96tb-top%E8%BE%93%E5%87%BAtb-top-opt"><span class="nav-number"></span> <span class="nav-text">仿真时优化tb_top输出tb_top_opt</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%BB%BF%E7%9C%9Ftb-top-opt"><span class="nav-number"></span> <span class="nav-text">仿真tb_top_opt</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%BF%90%E8%A1%8Cwave-do%EF%BC%8C%E6%B7%BB%E5%8A%A0wave%E7%9A%84%E4%BF%A1%E6%81%AF"><span class="nav-number"></span> <span class="nav-text">运行wave.do，添加wave的信息</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%BF%90%E8%A1%8C20ms-%EF%BC%88run-all%EF%BC%9A%E8%BF%90%E8%A1%8C%E5%85%A8%E8%BF%87%E7%A8%8B%EF%BC%89"><span class="nav-number"></span> <span class="nav-text">运行20ms （run -all：运行全过程）</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%B8%8A%E7%BA%A7%E6%96%87%E4%BB%B6%E5%A4%B9rtl%E7%9A%84%E6%89%80%E6%9C%89v%E6%96%87%E4%BB%B6"><span class="nav-number"></span> <span class="nav-text">上级文件夹rtl的所有v文件</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%B8%8A%E4%B8%8A%E7%BA%A7%E6%96%87%E4%BB%B6%E5%A4%B9calc-engine%E6%96%87%E4%BB%B6%E5%A4%B9%E7%9A%84%E6%89%80%E6%9C%89v%E6%96%87%E4%BB%B6"><span class="nav-number"></span> <span class="nav-text">上上级文件夹calc_engine文件夹的所有v文件</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#verilog%E8%AF%AD%E6%B3%95"><span class="nav-number">1.</span> <span class="nav-text">verilog语法</span></a><ol class="nav-child"><li class="nav-item nav-level-6"><a class="nav-link" href="#%E7%AB%AF%E5%8F%A3%E8%BF%9E%E6%8E%A5%E8%A7%84%E5%88%99"><span class="nav-number">1.0.0.0.1.</span> <span class="nav-text">端口连接规则:</span></a></li></ol></li></ol></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BB%BF%E7%9C%9F%E6%97%B6%E7%9A%84%E6%96%87%E4%BB%B6%E6%93%8D%E4%BD%9C"><span class="nav-number">1.1.</span> <span class="nav-text">仿真时的文件操作</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="young"
      src="https://raw.githubusercontent.com/youngyyp/blogpicture/master/img/image-20210212125129052.png">
  <p class="site-author-name" itemprop="name">young</p>
  <div class="site-description" itemprop="description">你的征途当是星辰大海</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives">
          <span class="site-state-item-count">19</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">6</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">17</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">young</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

<span id="busuanzi_container_site_uv">
  本站访问次数：<span class="busuanzi-value" id="busuanzi_value_site_pv"></span>
</span>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/canvas_lines.min.js"></script>


  




  
<script src="/js/local-search.js"></script>













  

  

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('https://cdn.jsdelivr.net/npm/valine@1.4.14/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : false,
      notify     : false,
      appId      : 'Xwh80uoDDnqi8uKvWVp8c9rr-gzGzoHsz',
      appKey     : 'I7r0pki5w3TvCpU6LC8I3b2R',
      placeholder: "欢迎大家评论哦~",
      avatar     : 'mm',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : false,
      lang       : 'zh-CN' || 'zh-cn',
      path       : location.pathname,
      recordIP   : true,
      serverURLs : ''
    });
  }, window.Valine);
});
</script>

</body>
</html>
