{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523766390215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523766390219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 23:26:30 2018 " "Processing started: Sat Apr 14 23:26:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523766390219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523766390219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_task3 -c toggle_reg_nbit " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_task3 -c toggle_reg_nbit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523766390219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523766390459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle_reg_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toggle_reg_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toggle_reg_nbit-behavior " "Found design unit 1: toggle_reg_nbit-behavior" {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523766398382 ""} { "Info" "ISGN_ENTITY_NAME" "1 toggle_reg_nbit " "Found entity 1: toggle_reg_nbit" {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523766398382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523766398382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toggle_reg_nbit " "Elaborating entity \"toggle_reg_nbit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523766398412 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q toggle_reg_nbit.vhd(15) " "VHDL Signal Declaration warning at toggle_reg_nbit.vhd(15): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523766398413 "|toggle_reg_nbit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523766398823 "|toggle_reg_nbit|q[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523766398823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523766399031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523766399031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set " "No output dependent on input pin \"set\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523766399134 "|toggle_reg_nbit|set"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523766399134 "|toggle_reg_nbit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "No output dependent on input pin \"d\[0\]\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523766399134 "|toggle_reg_nbit|d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld " "No output dependent on input pin \"ld\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523766399134 "|toggle_reg_nbit|ld"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t " "No output dependent on input pin \"t\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "C:/Users/XxaemaeThxX/Desktop/lab8/lab8_task3/toggle_reg_nbit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523766399134 "|toggle_reg_nbit|t"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523766399134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523766399135 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523766399135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523766399135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523766399161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 23:26:39 2018 " "Processing ended: Sat Apr 14 23:26:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523766399161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523766399161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523766399161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523766399161 ""}
