Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:32:49 2020
****************************************


Library(s) Used:

    saed32hvt_ss0p75v125c (File: /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v125c.db)
    saed32lvt_ss0p75v125c (File: /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db)

Information: The cells in your design are not characterized for internal power. (PWR-229)

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
top                    ForQA             saed32hvt_ss0p75v125c


Global Operating Voltage = 0.75 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   0.0000 uW    (0%)
  Net Switching Power  =  21.8802 uW  (100%)
                         ---------
Total Dynamic Power    =  21.8802 uW  (100%)

Cell Leakage Power     = 113.0834 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            5.6041        4.0398e+07           46.0021  (  34.08%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.0000           16.2761        7.2685e+07           88.9615  (  65.92%)
--------------------------------------------------------------------------------------------------
Total              0.0000 uW        21.8802 uW     1.1308e+08 pW       134.9636 uW
1
