
*** Running vivado
    with args -log mtf7_core_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mtf7_core_top.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mtf7_core_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/user_ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top mtf7_core_top -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55743
WARNING: [Synth 8-6901] identifier 'bw_addr' is used before its declaration [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in core_params_axi with formal parameter declaration list [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/../core/spbits.sv:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in core_params_axi with formal parameter declaration list [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/../core/spbits.sv:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2414.188 ; gain = 154.715 ; free physical = 38392 ; free virtual = 131295
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mtf7_core_top' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:24]
	Parameter seg_ch bound to: 2 - type: integer 
	Parameter bw_ph bound to: 8 - type: integer 
	Parameter bw_th bound to: 7 - type: integer 
	Parameter bw_fph bound to: 13 - type: integer 
	Parameter bw_fth bound to: 8 - type: integer 
	Parameter bw_wg bound to: 7 - type: integer 
	Parameter bw_ds bound to: 7 - type: integer 
	Parameter bw_hs bound to: 8 - type: integer 
	Parameter pat_w_st3 bound to: 3 - type: integer 
	Parameter pat_w_st1 bound to: 4 - type: integer 
	Parameter full_pat_w_st3 bound to: 15 - type: integer 
	Parameter full_pat_w_st1 bound to: 31 - type: integer 
	Parameter padding_w_st1 bound to: 15 - type: integer 
	Parameter padding_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st1 bound to: 9 - type: integer 
	Parameter fold bound to: 4 - type: integer 
	Parameter th_ch11 bound to: 4 - type: integer 
	Parameter bw_q bound to: 4 - type: integer 
	Parameter bw_addr bound to: 7 - type: integer 
	Parameter ph_raw_w bound to: 160 - type: integer 
	Parameter max_drift bound to: 3 - type: integer 
	Parameter bw_phi bound to: 12 - type: integer 
	Parameter bw_eta bound to: 7 - type: integer 
	Parameter ph_hit_w bound to: 44 - type: integer 
	Parameter ph_hit_w20 bound to: 44 - type: integer 
	Parameter ph_hit_w10 bound to: 24 - type: integer 
	Parameter th_hit_w bound to: 64 - type: integer 
	Parameter station bound to: 1 - type: integer 
	Parameter cscid bound to: 1 - type: integer 
	Parameter n_strips bound to: 64 - type: integer 
	Parameter ph_coverage bound to: 20 - type: integer 
	Parameter th_ch bound to: 4 - type: integer 
	Parameter th_mem_sz bound to: 128 - type: integer 
	Parameter th_corr_mem_sz bound to: 128 - type: integer 
	Parameter mult_bw bound to: 24 - type: integer 
	Parameter ph_zone_bnd1 bound to: 41 - type: integer 
	Parameter ph_zone_bnd2 bound to: 127 - type: integer 
	Parameter zone_overlap bound to: 2 - type: integer 
	Parameter bwr bound to: 6 - type: integer 
	Parameter bpow bound to: 7 - type: integer 
	Parameter cnr bound to: 128 - type: integer 
	Parameter cnrex bound to: 160 - type: integer 
	Parameter CORE_LINK_MEM_OFF bound to: 524288 - type: integer 
	Parameter AP_BEG bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33444]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33444]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33131]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (3#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33131]
INFO: [Synth 8-6157] synthesizing module 'axi_in' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:2]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_in' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:2]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_or_mux' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/axi_or_mux.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'axi_or_mux' (4#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/axi_or_mux.sv:2]
INFO: [Synth 8-6157] synthesizing module 'control_to_core_slave_axi' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/control_to_core_axi.sv:21]
	Parameter SB bound to: 5 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter RX_PHASE bound to: 57 - type: integer 
	Parameter RX_PH_CLK bound to: 912 - type: integer 
	Parameter BS_IDLE bound to: 2'b00 
	Parameter BS_CHECK bound to: 2'b01 
	Parameter BS_PAUSE bound to: 2'b10 
	Parameter BS_TO bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (5#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (6#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
INFO: [Synth 8-638] synthesizing module 'ctoc_mmcm_in' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/ctoc_mmcm_in_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'ctoc_mmcm' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/ctoc_mmcm_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'ctoc_ififo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/ctoc_ififo_stub.vhdl:21]
INFO: [Synth 8-6155] done synthesizing module 'control_to_core_slave_axi' (7#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/control_to_core_axi.sv:21]
INFO: [Synth 8-6157] synthesizing module 'core_params_axi' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:4]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter BA bound to: 65536 - type: integer 
	Parameter seg_ch bound to: 2 - type: integer 
	Parameter bw_ph bound to: 8 - type: integer 
	Parameter bw_th bound to: 7 - type: integer 
	Parameter bw_fph bound to: 13 - type: integer 
	Parameter bw_fth bound to: 8 - type: integer 
	Parameter bw_wg bound to: 7 - type: integer 
	Parameter bw_ds bound to: 7 - type: integer 
	Parameter bw_hs bound to: 8 - type: integer 
	Parameter pat_w_st3 bound to: 3 - type: integer 
	Parameter pat_w_st1 bound to: 4 - type: integer 
	Parameter full_pat_w_st3 bound to: 15 - type: integer 
	Parameter full_pat_w_st1 bound to: 31 - type: integer 
	Parameter padding_w_st1 bound to: 15 - type: integer 
	Parameter padding_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st1 bound to: 9 - type: integer 
	Parameter fold bound to: 4 - type: integer 
	Parameter th_ch11 bound to: 4 - type: integer 
	Parameter bw_q bound to: 4 - type: integer 
	Parameter bw_addr bound to: 7 - type: integer 
	Parameter ph_raw_w bound to: 160 - type: integer 
	Parameter max_drift bound to: 3 - type: integer 
	Parameter bw_phi bound to: 12 - type: integer 
	Parameter bw_eta bound to: 7 - type: integer 
	Parameter ph_hit_w bound to: 44 - type: integer 
	Parameter ph_hit_w20 bound to: 44 - type: integer 
	Parameter ph_hit_w10 bound to: 24 - type: integer 
	Parameter th_hit_w bound to: 64 - type: integer 
	Parameter station bound to: 1 - type: integer 
	Parameter cscid bound to: 1 - type: integer 
	Parameter n_strips bound to: 64 - type: integer 
	Parameter ph_coverage bound to: 20 - type: integer 
	Parameter th_ch bound to: 4 - type: integer 
	Parameter th_mem_sz bound to: 128 - type: integer 
	Parameter th_corr_mem_sz bound to: 128 - type: integer 
	Parameter mult_bw bound to: 24 - type: integer 
	Parameter ph_zone_bnd1 bound to: 41 - type: integer 
	Parameter ph_zone_bnd2 bound to: 127 - type: integer 
	Parameter zone_overlap bound to: 2 - type: integer 
	Parameter bwr bound to: 6 - type: integer 
	Parameter bpow bound to: 7 - type: integer 
	Parameter cnr bound to: 128 - type: integer 
	Parameter cnrex bound to: 160 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
	Parameter READ_PAUSE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'core_params_axi' (8#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'inject_mem_axi_64' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:1]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter BA bound to: 98304 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:53]
INFO: [Synth 8-638] synthesizing module 'inject_mem_64' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/inject_mem_64_stub.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'inject_mem_axi_64' (9#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:1]
INFO: [Synth 8-638] synthesizing module 'usrclk_mmcm' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/usrclk_mmcm_stub.vhdl:24]
INFO: [Synth 8-6157] synthesizing module 'register_bank' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:68]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:81704]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (10#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:81704]
INFO: [Synth 8-6155] done synthesizing module 'register_bank' (11#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:24]
INFO: [Synth 8-638] synthesizing module 'test_algo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'my_bram_label' of component 'blk_mem_gen_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:327]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'emtfptnn' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:12' bound to instance 'my_hls_label' of component 'emtfptnn' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:336]
INFO: [Synth 8-638] synthesizing module 'emtfptnn' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:60]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:648]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (12#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:71]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_373' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:705]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (13#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:55]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397' of component 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:746]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s.vhd:63]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb.vhd:2342' bound to instance 'tanh_table1_U' of component 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s.vhd:678]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb.vhd:2412]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb_rom' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb_rom' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb.vhd:2481]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb_rom' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb.vhd:81]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb_rom' (14#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb' (15#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_tanh_tabkb.vhd:2412]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s' (16#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s.vhd:63]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423' of component 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:795]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s.vhd:53]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud.vhd:1863' bound to instance 'tanh_table3_U' of component 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s.vhd:528]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud.vhd:1918]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud.vhd:1972]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud.vhd:66]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom' (17#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud' (18#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s' (19#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s.vhd:53]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444' of component 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:834]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' (20#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:37]
INFO: [Synth 8-3491] module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:12' bound to instance 'call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_463' of component 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:857]
INFO: [Synth 8-638] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (21#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:80]
INFO: [Synth 8-3491] module 'relu_ap_fixed_24_14_5_3_0_ap_uint_8_relu_config12_s' declared at '/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/relu_ap_fixed_24_14_5_3_0_ap_uint_8_relu_config12_s.vhd:12' bound to instance 'call_ret_relu_ap_fixed_24_14_5_3_0_ap_uint_8_relu_config12_s_fu_529' of component 'relu_ap_fixed_24_14_5_3_0_ap_uint_8_relu_config12_s' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:923]
INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_24_14_5_3_0_ap_uint_8_relu_config12_s' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/relu_ap_fixed_24_14_5_3_0_ap_uint_8_relu_config12_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_24_14_5_3_0_ap_uint_8_relu_config12_s' (22#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/relu_ap_fixed_24_14_5_3_0_ap_uint_8_relu_config12_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'emtfptnn' (23#1) [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/emtfptnn.vhd:60]
INFO: [Synth 8-3491] module 'eleven2nine_lut' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/eleven2nine_lut_stub.vhdl:5' bound to instance 'my_11_9_lut' of component 'eleven2nine_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:447]
INFO: [Synth 8-638] synthesizing module 'eleven2nine_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/eleven2nine_lut_stub.vhdl:14]
INFO: [Synth 8-3491] module 'eleven2two_lut' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/eleven2two_lut_stub.vhdl:5' bound to instance 'my_11_2_lut' of component 'eleven2two_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:453]
INFO: [Synth 8-638] synthesizing module 'eleven2two_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-49814-correlator2.fnal.gov/realtime/eleven2two_lut_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_hls_label'. This will prevent further optimization [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'test_algo' (24#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:15]
WARNING: [Synth 8-689] width (1440) of port connection 'data_in' does not match port width (702) of module 'test_algo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'mtf7_core_top' (25#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2599.098 ; gain = 339.625 ; free physical = 25322 ; free virtual = 118268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2605.031 ; gain = 345.559 ; free physical = 23852 ; free virtual = 116758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2605.031 ; gain = 345.559 ; free physical = 23849 ; free virtual = 116755
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2608.000 ; gain = 0.000 ; free physical = 21189 ; free virtual = 114095
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ctoc/ext_clk_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'pcie_clk_buff' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut/eleven2two_lut_in_context.xdc] for cell 'my_test_algo/my_11_2_lut'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut/eleven2two_lut_in_context.xdc] for cell 'my_test_algo/my_11_2_lut'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut/eleven2nine_lut_in_context.xdc] for cell 'my_test_algo/my_11_9_lut'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut/eleven2nine_lut_in_context.xdc] for cell 'my_test_algo/my_11_9_lut'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo/ctoc_ififo_in_context.xdc] for cell 'ctoc/ctoc_ififo_'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo/ctoc_ififo_in_context.xdc] for cell 'ctoc/ctoc_ififo_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64/inject_mem_64_in_context.xdc] for cell 'imem/im64_0'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64/inject_mem_64_in_context.xdc] for cell 'imem/im64_0'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc] for cell 'ctoc/ctoc_mmcm_in_'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc:4]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc] for cell 'ctoc/ctoc_mmcm_in_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc] for cell 'usrclk_mmcm_'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:12]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc] for cell 'usrclk_mmcm_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_test_algo/my_bram_label'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_test_algo/my_bram_label'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc] for cell 'ctoc/ctoc_mmcm_out'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc:4]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc] for cell 'ctoc/ctoc_mmcm_out'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT1_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT1_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:61]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:61]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT2_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:63]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:63]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT2_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:64]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:64]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT4_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:66]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT4_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:67]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:67]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mtf7_core_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mtf7_core_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mtf7_core_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
WARNING: [Constraints 18-619] A clock with name 'pcie_clk' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'ext_clk_in' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:3]
WARNING: [Constraints 18-619] A clock with name 'clk40_in_p' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:5]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.531 ; gain = 0.000 ; free physical = 18951 ; free virtual = 111862
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2810.531 ; gain = 0.000 ; free physical = 18938 ; free virtual = 111849
WARNING: [Timing 38-316] Clock period '25.000' specified during out-of-context synthesis of instance 'usrclk_mmcm_' at clock pin 'CLK_IN1' is different from the actual clock period '24.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'imem/im64_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_11_2_lut' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_11_9_lut' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_bram_label' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2814.500 ; gain = 555.027 ; free physical = 18750 ; free virtual = 111664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2814.500 ; gain = 555.027 ; free physical = 18750 ; free virtual = 111664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_test_algo/my_11_2_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_test_algo/my_11_9_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_ififo_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imem/im64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_mmcm_in_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usrclk_mmcm_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_test_algo/my_bram_label. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_mmcm_out. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2814.500 ; gain = 555.027 ; free physical = 18755 ; free virtual = 111669
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'bs_st_reg' in module 'control_to_core_slave_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'core_params_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'inject_mem_axi_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 BS_IDLE |                             0001 |                               00
                   BS_TO |                             0010 |                               11
                BS_CHECK |                             0100 |                               01
                BS_PAUSE |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bs_st_reg' using encoding 'one-hot' in module 'control_to_core_slave_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               10
                   WRITE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'core_params_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               10
                   WRITE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'inject_mem_axi_64'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 2814.500 ; gain = 555.027 ; free physical = 18315 ; free virtual = 111270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 5     
	   2 Input   34 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 11    
	   2 Input   33 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 20    
	   2 Input   32 Bit       Adders := 3     
	   3 Input   31 Bit       Adders := 31    
	   2 Input   31 Bit       Adders := 4     
	   2 Input   30 Bit       Adders := 9     
	   3 Input   30 Bit       Adders := 37    
	   3 Input   29 Bit       Adders := 25    
	   2 Input   29 Bit       Adders := 7     
	   3 Input   28 Bit       Adders := 17    
	   2 Input   28 Bit       Adders := 6     
	   3 Input   27 Bit       Adders := 7     
	   2 Input   27 Bit       Adders := 3     
	  13 Input   24 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 162   
	  11 Input   24 Bit       Adders := 9     
	   8 Input   24 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 58    
	  14 Input   24 Bit       Adders := 2     
	  16 Input   24 Bit       Adders := 1     
	   4 Input   24 Bit       Adders := 3     
	   5 Input   24 Bit       Adders := 14    
	   9 Input   24 Bit       Adders := 3     
	   6 Input   24 Bit       Adders := 4     
	  17 Input   24 Bit       Adders := 1     
	  12 Input   24 Bit       Adders := 13    
	   2 Input   23 Bit       Adders := 69    
	   3 Input   23 Bit       Adders := 14    
	   3 Input   22 Bit       Adders := 4     
	   2 Input   22 Bit       Adders := 137   
	   2 Input   21 Bit       Adders := 71    
	   3 Input   21 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 14    
	   3 Input   20 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 4     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               70 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 856   
	               23 Bit    Registers := 56    
	               22 Bit    Registers := 59    
	               21 Bit    Registers := 31    
	               20 Bit    Registers := 9     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 35    
	               10 Bit    Registers := 38    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 75    
+---ROMs : 
	                    ROMs := 35    
+---Muxes : 
	   2 Input  403 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 37    
	   2 Input   15 Bit        Muxes := 2     
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 59    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_303_fu_999_p2, operation Mode is: A2*(B:0x3ff61).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_303_fu_999_p2.
DSP Report: operator mul_ln1118_303_fu_999_p2 is absorbed into DSP mul_ln1118_303_fu_999_p2.
DSP Report: Generating DSP mult_366_V_reg_981279_reg, operation Mode is: (A2*(B:0x2cb))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mult_366_V_reg_981279_reg.
DSP Report: register mult_366_V_reg_981279_reg is absorbed into DSP mult_366_V_reg_981279_reg.
DSP Report: operator mul_ln1118_248_fu_1072_p2 is absorbed into DSP mult_366_V_reg_981279_reg.
DSP Report: Generating DSP mul_ln1118_43_fu_1293_p2, operation Mode is: A2*(B:0x7b).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_43_fu_1293_p2.
DSP Report: operator mul_ln1118_43_fu_1293_p2 is absorbed into DSP mul_ln1118_43_fu_1293_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_1468_p2, operation Mode is: A2*(B:0xa7).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_58_fu_1468_p2.
DSP Report: operator mul_ln1118_58_fu_1468_p2 is absorbed into DSP mul_ln1118_58_fu_1468_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_1525_p2, operation Mode is: A2*(B:0xfd).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_42_fu_1525_p2.
DSP Report: operator mul_ln1118_42_fu_1525_p2 is absorbed into DSP mul_ln1118_42_fu_1525_p2.
DSP Report: Generating DSP mul_ln1118_307_fu_1551_p2, operation Mode is: A2*(B:0x8f).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_307_fu_1551_p2.
DSP Report: operator mul_ln1118_307_fu_1551_p2 is absorbed into DSP mul_ln1118_307_fu_1551_p2.
DSP Report: Generating DSP mul_ln1118_341_fu_1484_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_341_fu_1484_p2.
DSP Report: operator mul_ln1118_341_fu_1484_p2 is absorbed into DSP mul_ln1118_341_fu_1484_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_1348_p2, operation Mode is: A2*(B:0x3ff5c).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_48_fu_1348_p2.
DSP Report: operator mul_ln1118_48_fu_1348_p2 is absorbed into DSP mul_ln1118_48_fu_1348_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_1123_p2, operation Mode is: A2*(B:0x3ff49).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_63_fu_1123_p2.
DSP Report: operator mul_ln1118_63_fu_1123_p2 is absorbed into DSP mul_ln1118_63_fu_1123_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_1481_p2, operation Mode is: A2*(B:0x2ac).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_31_fu_1481_p2.
DSP Report: operator mul_ln1118_31_fu_1481_p2 is absorbed into DSP mul_ln1118_31_fu_1481_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_985_p2, operation Mode is: A2*(B:0x3fd91).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_46_fu_985_p2.
DSP Report: operator mul_ln1118_46_fu_985_p2 is absorbed into DSP mul_ln1118_46_fu_985_p2.
DSP Report: Generating DSP mul_ln1118_328_fu_1258_p2, operation Mode is: A2*(B:0x3d).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_328_fu_1258_p2.
DSP Report: operator mul_ln1118_328_fu_1258_p2 is absorbed into DSP mul_ln1118_328_fu_1258_p2.
DSP Report: Generating DSP mul_ln1118_340_fu_1134_p2, operation Mode is: A2*(B:0x369).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_340_fu_1134_p2.
DSP Report: operator mul_ln1118_340_fu_1134_p2 is absorbed into DSP mul_ln1118_340_fu_1134_p2.
DSP Report: Generating DSP mul_ln1118_fu_1477_p2, operation Mode is: A2*(B:0x2bb).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_1477_p2.
DSP Report: operator mul_ln1118_fu_1477_p2 is absorbed into DSP mul_ln1118_fu_1477_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1445_p2, operation Mode is: A2*(B:0x3f9d4).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_39_fu_1445_p2.
DSP Report: operator mul_ln1118_39_fu_1445_p2 is absorbed into DSP mul_ln1118_39_fu_1445_p2.
DSP Report: Generating DSP mul_ln1118_178_fu_1152_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_178_fu_1152_p2.
DSP Report: operator mul_ln1118_178_fu_1152_p2 is absorbed into DSP mul_ln1118_178_fu_1152_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_1088_p2, operation Mode is: A2*(B:0x54).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_192_fu_1088_p2.
DSP Report: operator mul_ln1118_192_fu_1088_p2 is absorbed into DSP mul_ln1118_192_fu_1088_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_1289_p2, operation Mode is: A2*(B:0x3ff32).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_38_fu_1289_p2.
DSP Report: operator mul_ln1118_38_fu_1289_p2 is absorbed into DSP mul_ln1118_38_fu_1289_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_1191_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_55_fu_1191_p2.
DSP Report: operator mul_ln1118_55_fu_1191_p2 is absorbed into DSP mul_ln1118_55_fu_1191_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_1563_p2, operation Mode is: A2*(B:0x3ff0c).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_279_fu_1563_p2.
DSP Report: operator mul_ln1118_279_fu_1563_p2 is absorbed into DSP mul_ln1118_279_fu_1563_p2.
DSP Report: Generating DSP mul_ln1118_293_fu_1238_p2, operation Mode is: A2*(B:0x10f).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_293_fu_1238_p2.
DSP Report: operator mul_ln1118_293_fu_1238_p2 is absorbed into DSP mul_ln1118_293_fu_1238_p2.
DSP Report: Generating DSP mul_ln1118_292_fu_1470_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_292_fu_1470_p2.
DSP Report: operator mul_ln1118_292_fu_1470_p2 is absorbed into DSP mul_ln1118_292_fu_1470_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_1311_p2, operation Mode is: A2*(B:0x5d9).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_261_fu_1311_p2.
DSP Report: operator mul_ln1118_261_fu_1311_p2 is absorbed into DSP mul_ln1118_261_fu_1311_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_1465_p2, operation Mode is: A2*(B:0x12c).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_270_fu_1465_p2.
DSP Report: operator mul_ln1118_270_fu_1465_p2 is absorbed into DSP mul_ln1118_270_fu_1465_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_1474_p2, operation Mode is: A2*(B:0x3ff57).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_297_fu_1474_p2.
DSP Report: operator mul_ln1118_297_fu_1474_p2 is absorbed into DSP mul_ln1118_297_fu_1474_p2.
DSP Report: Generating DSP mul_ln1118_312_fu_1300_p2, operation Mode is: A2*(B:0x46).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_312_fu_1300_p2.
DSP Report: operator mul_ln1118_312_fu_1300_p2 is absorbed into DSP mul_ln1118_312_fu_1300_p2.
DSP Report: Generating DSP mul_ln1118_254_fu_1304_p2, operation Mode is: A2*(B:0x3ff8a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_254_fu_1304_p2.
DSP Report: operator mul_ln1118_254_fu_1304_p2 is absorbed into DSP mul_ln1118_254_fu_1304_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_1313_p2, operation Mode is: A2*(B:0x1a).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_263_fu_1313_p2.
DSP Report: operator mul_ln1118_263_fu_1313_p2 is absorbed into DSP mul_ln1118_263_fu_1313_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_1275_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_275_fu_1275_p2.
DSP Report: operator mul_ln1118_275_fu_1275_p2 is absorbed into DSP mul_ln1118_275_fu_1275_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_1297_p2, operation Mode is: A2*(B:0x2c).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_287_fu_1297_p2.
DSP Report: operator mul_ln1118_287_fu_1297_p2 is absorbed into DSP mul_ln1118_287_fu_1297_p2.
DSP Report: Generating DSP trunc_ln708_124_reg_981304_reg, operation Mode is: (A2*(B:0x3ff75))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_124_reg_981304_reg.
DSP Report: register trunc_ln708_124_reg_981304_reg is absorbed into DSP trunc_ln708_124_reg_981304_reg.
DSP Report: operator mul_ln1118_268_fu_1153_p2 is absorbed into DSP trunc_ln708_124_reg_981304_reg.
DSP Report: Generating DSP mul_ln1118_291_fu_1257_p2, operation Mode is: A2*(B:0x3ffaf).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_291_fu_1257_p2.
DSP Report: operator mul_ln1118_291_fu_1257_p2 is absorbed into DSP mul_ln1118_291_fu_1257_p2.
DSP Report: Generating DSP mul_ln1118_300_fu_1403_p2, operation Mode is: A2*(B:0x3ffa1).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_300_fu_1403_p2.
DSP Report: operator mul_ln1118_300_fu_1403_p2 is absorbed into DSP mul_ln1118_300_fu_1403_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_1309_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_259_fu_1309_p2.
DSP Report: operator mul_ln1118_259_fu_1309_p2 is absorbed into DSP mul_ln1118_259_fu_1309_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_1124_p2, operation Mode is: A2*(B:0x3ff27).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_296_fu_1124_p2.
DSP Report: operator mul_ln1118_296_fu_1124_p2 is absorbed into DSP mul_ln1118_296_fu_1124_p2.
DSP Report: Generating DSP mul_ln1118_311_fu_1201_p2, operation Mode is: A2*(B:0x36).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_311_fu_1201_p2.
DSP Report: operator mul_ln1118_311_fu_1201_p2 is absorbed into DSP mul_ln1118_311_fu_1201_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_1450_p2, operation Mode is: A2*(B:0xc7).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_274_fu_1450_p2.
DSP Report: operator mul_ln1118_274_fu_1450_p2 is absorbed into DSP mul_ln1118_274_fu_1450_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_1296_p2, operation Mode is: A2*(B:0x8b).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_286_fu_1296_p2.
DSP Report: operator mul_ln1118_286_fu_1296_p2 is absorbed into DSP mul_ln1118_286_fu_1296_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_1303_p2, operation Mode is: A2*(B:0x3ff33).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_230_fu_1303_p2.
DSP Report: operator mul_ln1118_230_fu_1303_p2 is absorbed into DSP mul_ln1118_230_fu_1303_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_1418_p2, operation Mode is: A2*(B:0x165).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_244_fu_1418_p2.
DSP Report: operator mul_ln1118_244_fu_1418_p2 is absorbed into DSP mul_ln1118_244_fu_1418_p2.
DSP Report: Generating DSP mul_ln1118_258_fu_1308_p2, operation Mode is: A2*(B:0x4b).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_258_fu_1308_p2.
DSP Report: operator mul_ln1118_258_fu_1308_p2 is absorbed into DSP mul_ln1118_258_fu_1308_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_997_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_267_fu_997_p2.
DSP Report: operator mul_ln1118_267_fu_997_p2 is absorbed into DSP mul_ln1118_267_fu_997_p2.
DSP Report: Generating DSP mul_ln1118_304_fu_1274_p2, operation Mode is: A2*(B:0xe6).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_304_fu_1274_p2.
DSP Report: operator mul_ln1118_304_fu_1274_p2 is absorbed into DSP mul_ln1118_304_fu_1274_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_1564_p2, operation Mode is: A2*(B:0xf9).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_280_fu_1564_p2.
DSP Report: operator mul_ln1118_280_fu_1564_p2 is absorbed into DSP mul_ln1118_280_fu_1564_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_1053_p2, operation Mode is: A2*(B:0x47).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_237_fu_1053_p2.
DSP Report: operator mul_ln1118_237_fu_1053_p2 is absorbed into DSP mul_ln1118_237_fu_1053_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_1422_p2, operation Mode is: A2*(B:0xfb).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_249_fu_1422_p2.
DSP Report: operator mul_ln1118_249_fu_1422_p2 is absorbed into DSP mul_ln1118_249_fu_1422_p2.
DSP Report: Generating DSP mul_ln1118_310_fu_1554_p2, operation Mode is: A2*(B:0x26).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_310_fu_1554_p2.
DSP Report: operator mul_ln1118_310_fu_1554_p2 is absorbed into DSP mul_ln1118_310_fu_1554_p2.
DSP Report: Generating DSP trunc_ln708_126_reg_981314_reg, operation Mode is: (A2*(B:0xea))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_126_reg_981314_reg.
DSP Report: register trunc_ln708_126_reg_981314_reg is absorbed into DSP trunc_ln708_126_reg_981314_reg.
DSP Report: operator mul_ln1118_273_fu_1157_p2 is absorbed into DSP trunc_ln708_126_reg_981314_reg.
DSP Report: Generating DSP mul_ln1118_285_fu_1496_p2, operation Mode is: A2*(B:0x3ffa7).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_285_fu_1496_p2.
DSP Report: operator mul_ln1118_285_fu_1496_p2 is absorbed into DSP mul_ln1118_285_fu_1496_p2.
DSP Report: Generating DSP mul_ln1118_295_fu_1162_p2, operation Mode is: A2*(B:0x3fed8).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_295_fu_1162_p2.
DSP Report: operator mul_ln1118_295_fu_1162_p2 is absorbed into DSP mul_ln1118_295_fu_1162_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_1262_p2, operation Mode is: A2*(B:0x99).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_243_fu_1262_p2.
DSP Report: operator mul_ln1118_243_fu_1262_p2 is absorbed into DSP mul_ln1118_243_fu_1262_p2.
DSP Report: Generating DSP mul_ln1118_290_fu_964_p2, operation Mode is: A2*(B:0x3ffc7).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_290_fu_964_p2.
DSP Report: operator mul_ln1118_290_fu_964_p2 is absorbed into DSP mul_ln1118_290_fu_964_p2.
DSP Report: Generating DSP mul_ln1118_299_fu_1543_p2, operation Mode is: A2*(B:0xcc).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_299_fu_1543_p2.
DSP Report: operator mul_ln1118_299_fu_1543_p2 is absorbed into DSP mul_ln1118_299_fu_1543_p2.
DSP Report: Generating DSP mul_ln1118_326_fu_983_p2, operation Mode is: A2*(B:0x134).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_326_fu_983_p2.
DSP Report: operator mul_ln1118_326_fu_983_p2 is absorbed into DSP mul_ln1118_326_fu_983_p2.
DSP Report: Generating DSP trunc_ln708_128_reg_981319_reg, operation Mode is: (A2*(B:0xcc))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_128_reg_981319_reg.
DSP Report: register trunc_ln708_128_reg_981319_reg is absorbed into DSP trunc_ln708_128_reg_981319_reg.
DSP Report: operator mul_ln1118_277_fu_1287_p2 is absorbed into DSP trunc_ln708_128_reg_981319_reg.
DSP Report: Generating DSP trunc_ln708_138_reg_981329_reg, operation Mode is: (A2*(B:0x59))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP trunc_ln708_138_reg_981329_reg.
DSP Report: register trunc_ln708_138_reg_981329_reg is absorbed into DSP trunc_ln708_138_reg_981329_reg.
DSP Report: operator mul_ln1118_288_fu_1234_p2 is absorbed into DSP trunc_ln708_138_reg_981329_reg.
DSP Report: Generating DSP mul_ln1118_313_fu_1125_p2, operation Mode is: A2*(B:0x9c).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_313_fu_1125_p2.
DSP Report: operator mul_ln1118_313_fu_1125_p2 is absorbed into DSP mul_ln1118_313_fu_1125_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_1580_p2, operation Mode is: A2*(B:0x8d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_256_fu_1580_p2.
DSP Report: operator mul_ln1118_256_fu_1580_p2 is absorbed into DSP mul_ln1118_256_fu_1580_p2.
DSP Report: Generating DSP mul_ln1118_318_fu_1323_p2, operation Mode is: A2*(B:0x3ff51).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_318_fu_1323_p2.
DSP Report: operator mul_ln1118_318_fu_1323_p2 is absorbed into DSP mul_ln1118_318_fu_1323_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_1039_p2, operation Mode is: A2*(B:0x3fdd0).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_271_fu_1039_p2.
DSP Report: operator mul_ln1118_271_fu_1039_p2 is absorbed into DSP mul_ln1118_271_fu_1039_p2.
DSP Report: Generating DSP mul_ln1118_281_fu_1565_p2, operation Mode is: A2*(B:0x7a).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_281_fu_1565_p2.
DSP Report: operator mul_ln1118_281_fu_1565_p2 is absorbed into DSP mul_ln1118_281_fu_1565_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_1183_p2, operation Mode is: A2*(B:0x85).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_239_fu_1183_p2.
DSP Report: operator mul_ln1118_239_fu_1183_p2 is absorbed into DSP mul_ln1118_239_fu_1183_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_1540_p2, operation Mode is: A2*(B:0x3ff8d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_251_fu_1540_p2.
DSP Report: operator mul_ln1118_251_fu_1540_p2 is absorbed into DSP mul_ln1118_251_fu_1540_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_1292_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_282_fu_1292_p2.
DSP Report: operator mul_ln1118_282_fu_1292_p2 is absorbed into DSP mul_ln1118_282_fu_1292_p2.
DSP Report: Generating DSP mul_ln1118_309_fu_1279_p2, operation Mode is: A2*(B:0x1b).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_309_fu_1279_p2.
DSP Report: operator mul_ln1118_309_fu_1279_p2 is absorbed into DSP mul_ln1118_309_fu_1279_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_1568_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_284_fu_1568_p2.
DSP Report: operator mul_ln1118_284_fu_1568_p2 is absorbed into DSP mul_ln1118_284_fu_1568_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_1139_p2, operation Mode is: A2*(B:0x3fe45).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_289_fu_1139_p2.
DSP Report: operator mul_ln1118_289_fu_1139_p2 is absorbed into DSP mul_ln1118_289_fu_1139_p2.
DSP Report: Generating DSP mul_ln1118_298_fu_1436_p2, operation Mode is: A2*(B:0x3b8).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_298_fu_1436_p2.
DSP Report: operator mul_ln1118_298_fu_1436_p2 is absorbed into DSP mul_ln1118_298_fu_1436_p2.
DSP Report: Generating DSP trunc_ln708_109_reg_981264_reg, operation Mode is: (A2*(B:0xc7))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP trunc_ln708_109_reg_981264_reg.
DSP Report: register trunc_ln708_109_reg_981264_reg is absorbed into DSP trunc_ln708_109_reg_981264_reg.
DSP Report: operator mul_ln1118_245_fu_992_p2 is absorbed into DSP trunc_ln708_109_reg_981264_reg.
DSP Report: Generating DSP trunc_ln708_118_reg_981284_reg, operation Mode is: (A2*(B:0x9d))'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP trunc_ln708_118_reg_981284_reg.
DSP Report: register trunc_ln708_118_reg_981284_reg is absorbed into DSP trunc_ln708_118_reg_981284_reg.
DSP Report: operator mul_ln1118_257_fu_1307_p2 is absorbed into DSP trunc_ln708_118_reg_981284_reg.
DSP Report: Generating DSP mul_ln1118_265_fu_1267_p2, operation Mode is: A2*(B:0x3fd15).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_265_fu_1267_p2.
DSP Report: operator mul_ln1118_265_fu_1267_p2 is absorbed into DSP mul_ln1118_265_fu_1267_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_1288_p2, operation Mode is: A2*(B:0x3fde4).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_278_fu_1288_p2.
DSP Report: operator mul_ln1118_278_fu_1288_p2 is absorbed into DSP mul_ln1118_278_fu_1288_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_1318_p2, operation Mode is: A2*(B:0x34e).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_223_fu_1318_p2.
DSP Report: operator mul_ln1118_223_fu_1318_p2 is absorbed into DSP mul_ln1118_223_fu_1318_p2.
DSP Report: Generating DSP mul_ln1118_233_fu_976_p2, operation Mode is: A2*(B:0x5d7).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_233_fu_976_p2.
DSP Report: operator mul_ln1118_233_fu_976_p2 is absorbed into DSP mul_ln1118_233_fu_976_p2.
DSP Report: Generating DSP mul_ln1118_308_fu_1278_p2, operation Mode is: A2*(B:0x3ffd4).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_308_fu_1278_p2.
DSP Report: operator mul_ln1118_308_fu_1278_p2 is absorbed into DSP mul_ln1118_308_fu_1278_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_1270_p2, operation Mode is: A2*(B:0x5d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_253_fu_1270_p2.
DSP Report: operator mul_ln1118_253_fu_1270_p2 is absorbed into DSP mul_ln1118_253_fu_1270_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_1195_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_272_fu_1195_p2.
DSP Report: operator mul_ln1118_272_fu_1195_p2 is absorbed into DSP mul_ln1118_272_fu_1195_p2.
DSP Report: Generating DSP mul_ln1118_283_fu_1567_p2, operation Mode is: A2*(B:0xd9).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_283_fu_1567_p2.
DSP Report: operator mul_ln1118_283_fu_1567_p2 is absorbed into DSP mul_ln1118_283_fu_1567_p2.
DSP Report: Generating DSP tmp_414_reg_339489_reg, operation Mode is: (A*(B:0x3ffcf))'.
DSP Report: register tmp_414_reg_339489_reg is absorbed into DSP tmp_414_reg_339489_reg.
DSP Report: operator mul_ln1118_270_fu_1095_p2 is absorbed into DSP tmp_414_reg_339489_reg.
DSP Report: Generating DSP mul_ln1118_185_fu_847_p2, operation Mode is: A*(B:0x3f9df).
DSP Report: operator mul_ln1118_185_fu_847_p2 is absorbed into DSP mul_ln1118_185_fu_847_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_1035_p2, operation Mode is: A*(B:0x60a).
DSP Report: operator mul_ln1118_200_fu_1035_p2 is absorbed into DSP mul_ln1118_200_fu_1035_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_861_p2, operation Mode is: A*(B:0x3face).
DSP Report: operator mul_ln1118_170_fu_861_p2 is absorbed into DSP mul_ln1118_170_fu_861_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_1008_p2, operation Mode is: A*(B:0x5d5).
DSP Report: operator mul_ln1118_33_fu_1008_p2 is absorbed into DSP mul_ln1118_33_fu_1008_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_831_p2, operation Mode is: A*(B:0x445).
DSP Report: operator mul_ln1118_75_fu_831_p2 is absorbed into DSP mul_ln1118_75_fu_831_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_1092_p2, operation Mode is: A*(B:0xcf).
DSP Report: operator mul_ln1118_7_fu_1092_p2 is absorbed into DSP mul_ln1118_7_fu_1092_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_908_p2, operation Mode is: A*(B:0x25a).
DSP Report: operator mul_ln1118_271_fu_908_p2 is absorbed into DSP mul_ln1118_271_fu_908_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_946_p2, operation Mode is: A*(B:0x330).
DSP Report: operator mul_ln1118_256_fu_946_p2 is absorbed into DSP mul_ln1118_256_fu_946_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_967_p2, operation Mode is: A*(B:0x3fcd4).
DSP Report: operator mul_ln1118_186_fu_967_p2 is absorbed into DSP mul_ln1118_186_fu_967_p2.
DSP Report: Generating DSP mul_ln1118_171_fu_1097_p2, operation Mode is: A*(B:0x3fea0).
DSP Report: operator mul_ln1118_171_fu_1097_p2 is absorbed into DSP mul_ln1118_171_fu_1097_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_971_p2, operation Mode is: A*(B:0x113).
DSP Report: operator mul_ln1118_34_fu_971_p2 is absorbed into DSP mul_ln1118_34_fu_971_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_869_p2, operation Mode is: A*(B:0xf5).
DSP Report: operator mul_ln1118_88_fu_869_p2 is absorbed into DSP mul_ln1118_88_fu_869_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_972_p2, operation Mode is: A*(B:0x13b).
DSP Report: operator mul_ln1118_8_fu_972_p2 is absorbed into DSP mul_ln1118_8_fu_972_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_836_p2, operation Mode is: A*(B:0x3ff2f).
DSP Report: operator mul_ln1118_19_fu_836_p2 is absorbed into DSP mul_ln1118_19_fu_836_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_937_p2, operation Mode is: A*(B:0x3e8eb).
DSP Report: operator mul_ln1118_187_fu_937_p2 is absorbed into DSP mul_ln1118_187_fu_937_p2.
DSP Report: Generating DSP mul_ln1118_201_fu_935_p2, operation Mode is: A*(B:0x3fda9).
DSP Report: operator mul_ln1118_201_fu_935_p2 is absorbed into DSP mul_ln1118_201_fu_935_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_1028_p2, operation Mode is: A*(B:0x4b4).
DSP Report: operator mul_ln1118_180_fu_1028_p2 is absorbed into DSP mul_ln1118_180_fu_1028_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_1090_p2, operation Mode is: A*(B:0x3fdca).
DSP Report: operator mul_ln1118_195_fu_1090_p2 is absorbed into DSP mul_ln1118_195_fu_1090_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_894_p2, operation Mode is: A*(B:0x3f5f0).
DSP Report: operator mul_ln1118_9_fu_894_p2 is absorbed into DSP mul_ln1118_9_fu_894_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_1085_p2, operation Mode is: A*(B:0x3fbfa).
DSP Report: operator mul_ln1118_20_fu_1085_p2 is absorbed into DSP mul_ln1118_20_fu_1085_p2.
DSP Report: Generating DSP mul_ln1118_178_fu_1014_p2, operation Mode is: A*(B:0x356).
DSP Report: operator mul_ln1118_178_fu_1014_p2 is absorbed into DSP mul_ln1118_178_fu_1014_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_1039_p2, operation Mode is: A*(B:0x1fc9).
DSP Report: operator mul_ln1118_193_fu_1039_p2 is absorbed into DSP mul_ln1118_193_fu_1039_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_1055_p2, operation Mode is: A*(B:0x344).
DSP Report: operator mul_ln1118_261_fu_1055_p2 is absorbed into DSP mul_ln1118_261_fu_1055_p2.
DSP Report: Generating DSP mul_ln1118_191_fu_1114_p2, operation Mode is: A*(B:0x2ed).
DSP Report: operator mul_ln1118_191_fu_1114_p2 is absorbed into DSP mul_ln1118_191_fu_1114_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_1098_p2, operation Mode is: A*(B:0x3f8b6).
DSP Report: operator mul_ln1118_205_fu_1098_p2 is absorbed into DSP mul_ln1118_205_fu_1098_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_1013_p2, operation Mode is: A*(B:0x156).
DSP Report: operator mul_ln1118_176_fu_1013_p2 is absorbed into DSP mul_ln1118_176_fu_1013_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_881_p2, operation Mode is: A*(B:0x3fa6d).
DSP Report: operator mul_ln1118_38_fu_881_p2 is absorbed into DSP mul_ln1118_38_fu_881_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_1059_p2, operation Mode is: A*(B:0x3fe0d).
DSP Report: operator mul_ln1118_80_fu_1059_p2 is absorbed into DSP mul_ln1118_80_fu_1059_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_833_p2, operation Mode is: A*(B:0x5e).
DSP Report: operator mul_ln1118_93_fu_833_p2 is absorbed into DSP mul_ln1118_93_fu_833_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_949_p2, operation Mode is: A*(B:0x3a8).
DSP Report: operator mul_ln1118_24_fu_949_p2 is absorbed into DSP mul_ln1118_24_fu_949_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_951_p2, operation Mode is: A*(B:0x339).
DSP Report: operator mul_ln1118_132_fu_951_p2 is absorbed into DSP mul_ln1118_132_fu_951_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_911_p2, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_ln1118_232_fu_911_p2 is absorbed into DSP mul_ln1118_232_fu_911_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_944_p2, operation Mode is: A*(B:0x3fa4b).
DSP Report: operator mul_ln1118_245_fu_944_p2 is absorbed into DSP mul_ln1118_245_fu_944_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_924_p2, operation Mode is: A*(B:0x20f).
DSP Report: operator mul_ln1118_217_fu_924_p2 is absorbed into DSP mul_ln1118_217_fu_924_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_987_p2, operation Mode is: A*(B:0x1078).
DSP Report: operator mul_ln1118_116_fu_987_p2 is absorbed into DSP mul_ln1118_116_fu_987_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_1094_p2, operation Mode is: A*(B:0x53).
DSP Report: operator mul_ln1118_131_fu_1094_p2 is absorbed into DSP mul_ln1118_131_fu_1094_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_920_p2, operation Mode is: A*(B:0x40f).
DSP Report: operator mul_ln1118_103_fu_920_p2 is absorbed into DSP mul_ln1118_103_fu_920_p2.
DSP Report: Generating DSP mul_ln1118_231_fu_989_p2, operation Mode is: A*(B:0x3fe19).
DSP Report: operator mul_ln1118_231_fu_989_p2 is absorbed into DSP mul_ln1118_231_fu_989_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_1058_p2, operation Mode is: A*(B:0x3e66d).
DSP Report: operator mul_ln1118_244_fu_1058_p2 is absorbed into DSP mul_ln1118_244_fu_1058_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_912_p2, operation Mode is: A*(B:0x36d).
DSP Report: operator mul_ln1118_216_fu_912_p2 is absorbed into DSP mul_ln1118_216_fu_912_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_826_p2, operation Mode is: A*(B:0x77b).
DSP Report: operator mul_ln1118_115_fu_826_p2 is absorbed into DSP mul_ln1118_115_fu_826_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_1112_p2, operation Mode is: A*(B:0x10b).
DSP Report: operator mul_ln1118_130_fu_1112_p2 is absorbed into DSP mul_ln1118_130_fu_1112_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_827_p2, operation Mode is: A*(B:0x3fdcc).
DSP Report: operator mul_ln1118_230_fu_827_p2 is absorbed into DSP mul_ln1118_230_fu_827_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_1040_p2, operation Mode is: A*(B:0x3ff5e).
DSP Report: operator mul_ln1118_243_fu_1040_p2 is absorbed into DSP mul_ln1118_243_fu_1040_p2.
DSP Report: Generating DSP mul_ln1118_215_fu_1074_p2, operation Mode is: A*(B:0x3ff5d).
DSP Report: operator mul_ln1118_215_fu_1074_p2 is absorbed into DSP mul_ln1118_215_fu_1074_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_1018_p2, operation Mode is: A*(B:0x356).
DSP Report: operator mul_ln1118_114_fu_1018_p2 is absorbed into DSP mul_ln1118_114_fu_1018_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_948_p2, operation Mode is: A*(B:0xd1).
DSP Report: operator mul_ln1118_129_fu_948_p2 is absorbed into DSP mul_ln1118_129_fu_948_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_1070_p2, operation Mode is: A*(B:0x3fe92).
DSP Report: operator mul_ln1118_102_fu_1070_p2 is absorbed into DSP mul_ln1118_102_fu_1070_p2.
DSP Report: Generating DSP mul_ln1118_233_fu_1037_p2, operation Mode is: A*(B:0x85).
DSP Report: operator mul_ln1118_233_fu_1037_p2 is absorbed into DSP mul_ln1118_233_fu_1037_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_1064_p2, operation Mode is: A*(B:0x4c3).
DSP Report: operator mul_ln1118_246_fu_1064_p2 is absorbed into DSP mul_ln1118_246_fu_1064_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_843_p2, operation Mode is: A*(B:0x417).
DSP Report: operator mul_ln1118_218_fu_843_p2 is absorbed into DSP mul_ln1118_218_fu_843_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_850_p2, operation Mode is: A*(B:0x8b).
DSP Report: operator mul_ln1118_118_fu_850_p2 is absorbed into DSP mul_ln1118_118_fu_850_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_1021_p2, operation Mode is: A*(B:0x3fb93).
DSP Report: operator mul_ln1118_133_fu_1021_p2 is absorbed into DSP mul_ln1118_133_fu_1021_p2.
DSP Report: Generating DSP mul_ln1118_229_fu_873_p2, operation Mode is: A*(B:0x3fbc8).
DSP Report: operator mul_ln1118_229_fu_873_p2 is absorbed into DSP mul_ln1118_229_fu_873_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_1016_p2, operation Mode is: A*(B:0x1a8).
DSP Report: operator mul_ln1118_242_fu_1016_p2 is absorbed into DSP mul_ln1118_242_fu_1016_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_1073_p2, operation Mode is: A*(B:0x3fe07).
DSP Report: operator mul_ln1118_214_fu_1073_p2 is absorbed into DSP mul_ln1118_214_fu_1073_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_1030_p2, operation Mode is: A*(B:0x3fef1).
DSP Report: operator mul_ln1118_113_fu_1030_p2 is absorbed into DSP mul_ln1118_113_fu_1030_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_1081_p2, operation Mode is: A*(B:0x3fdcb).
DSP Report: operator mul_ln1118_128_fu_1081_p2 is absorbed into DSP mul_ln1118_128_fu_1081_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_914_p2, operation Mode is: A*(B:0x3ff8b).
DSP Report: operator mul_ln1118_101_fu_914_p2 is absorbed into DSP mul_ln1118_101_fu_914_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_867_p2, operation Mode is: A*(B:0x9b).
DSP Report: operator mul_ln1118_228_fu_867_p2 is absorbed into DSP mul_ln1118_228_fu_867_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_829_p2, operation Mode is: A*(B:0x799).
DSP Report: operator mul_ln1118_241_fu_829_p2 is absorbed into DSP mul_ln1118_241_fu_829_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_1116_p2, operation Mode is: A*(B:0x3fdea).
DSP Report: operator mul_ln1118_213_fu_1116_p2 is absorbed into DSP mul_ln1118_213_fu_1116_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_868_p2, operation Mode is: A*(B:0x3f0cd).
DSP Report: operator mul_ln1118_112_fu_868_p2 is absorbed into DSP mul_ln1118_112_fu_868_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_961_p2, operation Mode is: A*(B:0x3fe58).
DSP Report: operator mul_ln1118_127_fu_961_p2 is absorbed into DSP mul_ln1118_127_fu_961_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_986_p2, operation Mode is: A*(B:0x3fefa).
DSP Report: operator mul_ln1118_100_fu_986_p2 is absorbed into DSP mul_ln1118_100_fu_986_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_1029_p2, operation Mode is: A*(B:0x252).
DSP Report: operator mul_ln1118_227_fu_1029_p2 is absorbed into DSP mul_ln1118_227_fu_1029_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_1109_p2, operation Mode is: A*(B:0x199e).
DSP Report: operator mul_ln1118_240_fu_1109_p2 is absorbed into DSP mul_ln1118_240_fu_1109_p2.
DSP Report: Generating DSP mul_ln1118_212_fu_977_p2, operation Mode is: A*(B:0x3fe7a).
DSP Report: operator mul_ln1118_212_fu_977_p2 is absorbed into DSP mul_ln1118_212_fu_977_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_952_p2, operation Mode is: A*(B:0x3fda2).
DSP Report: operator mul_ln1118_111_fu_952_p2 is absorbed into DSP mul_ln1118_111_fu_952_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_991_p2, operation Mode is: A*(B:0x3fd3d).
DSP Report: operator mul_ln1118_126_fu_991_p2 is absorbed into DSP mul_ln1118_126_fu_991_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_1010_p2, operation Mode is: A*(B:0x2fa).
DSP Report: operator mul_ln1118_99_fu_1010_p2 is absorbed into DSP mul_ln1118_99_fu_1010_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_969_p2, operation Mode is: A*(B:0xe9).
DSP Report: operator mul_ln1118_219_fu_969_p2 is absorbed into DSP mul_ln1118_219_fu_969_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_838_p2, operation Mode is: A*(B:0x13e).
DSP Report: operator mul_ln1118_119_fu_838_p2 is absorbed into DSP mul_ln1118_119_fu_838_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_1107_p2, operation Mode is: A*(B:0xb1).
DSP Report: operator mul_ln1118_134_fu_1107_p2 is absorbed into DSP mul_ln1118_134_fu_1107_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_1063_p2, operation Mode is: A*(B:0x3ff45).
DSP Report: operator mul_ln1118_104_fu_1063_p2 is absorbed into DSP mul_ln1118_104_fu_1063_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_934_p2, operation Mode is: A*(B:0x3fefa).
DSP Report: operator mul_ln1118_226_fu_934_p2 is absorbed into DSP mul_ln1118_226_fu_934_p2.
DSP Report: Generating DSP mul_ln1118_211_fu_1026_p2, operation Mode is: A*(B:0x296).
DSP Report: operator mul_ln1118_211_fu_1026_p2 is absorbed into DSP mul_ln1118_211_fu_1026_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_1096_p2, operation Mode is: A*(B:0x3fea2).
DSP Report: operator mul_ln1118_110_fu_1096_p2 is absorbed into DSP mul_ln1118_110_fu_1096_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_871_p2, operation Mode is: A*(B:0x2eb).
DSP Report: operator mul_ln1118_125_fu_871_p2 is absorbed into DSP mul_ln1118_125_fu_871_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_932_p2, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_ln1118_98_fu_932_p2 is absorbed into DSP mul_ln1118_98_fu_932_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_933_p2, operation Mode is: A*(B:0x59).
DSP Report: operator mul_ln1118_225_fu_933_p2 is absorbed into DSP mul_ln1118_225_fu_933_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_959_p2, operation Mode is: A*(B:0xd5).
DSP Report: operator mul_ln1118_239_fu_959_p2 is absorbed into DSP mul_ln1118_239_fu_959_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_1080_p2, operation Mode is: A*(B:0x3fdd9).
DSP Report: operator mul_ln1118_210_fu_1080_p2 is absorbed into DSP mul_ln1118_210_fu_1080_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_905_p2, operation Mode is: A*(B:0x3fe3f).
DSP Report: operator mul_ln1118_109_fu_905_p2 is absorbed into DSP mul_ln1118_109_fu_905_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1027_p2, operation Mode is: A*(B:0x3ffc9).
DSP Report: operator mul_ln1118_124_fu_1027_p2 is absorbed into DSP mul_ln1118_124_fu_1027_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_975_p2, operation Mode is: A*(B:0xee).
DSP Report: operator mul_ln1118_97_fu_975_p2 is absorbed into DSP mul_ln1118_97_fu_975_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_907_p2, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_ln1118_224_fu_907_p2 is absorbed into DSP mul_ln1118_224_fu_907_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_889_p2, operation Mode is: A*(B:0x295).
DSP Report: operator mul_ln1118_238_fu_889_p2 is absorbed into DSP mul_ln1118_238_fu_889_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_870_p2, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_ln1118_209_fu_870_p2 is absorbed into DSP mul_ln1118_209_fu_870_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_998_p2, operation Mode is: A*(B:0x3ff23).
DSP Report: operator mul_ln1118_108_fu_998_p2 is absorbed into DSP mul_ln1118_108_fu_998_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_1051_p2, operation Mode is: A*(B:0x3fa0c).
DSP Report: operator mul_ln1118_123_fu_1051_p2 is absorbed into DSP mul_ln1118_123_fu_1051_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_974_p2, operation Mode is: A*(B:0x89).
DSP Report: operator mul_ln1118_96_fu_974_p2 is absorbed into DSP mul_ln1118_96_fu_974_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_1082_p2, operation Mode is: A*(B:0x3ff7b).
DSP Report: operator mul_ln1118_223_fu_1082_p2 is absorbed into DSP mul_ln1118_223_fu_1082_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_1007_p2, operation Mode is: A*(B:0x3fdeb).
DSP Report: operator mul_ln1118_237_fu_1007_p2 is absorbed into DSP mul_ln1118_237_fu_1007_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_888_p2, operation Mode is: A*(B:0x3fc2b).
DSP Report: operator mul_ln1118_208_fu_888_p2 is absorbed into DSP mul_ln1118_208_fu_888_p2.
DSP Report: Generating DSP mul_ln1118_234_fu_857_p2, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_ln1118_234_fu_857_p2 is absorbed into DSP mul_ln1118_234_fu_857_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_979_p2, operation Mode is: A*(B:0x673).
DSP Report: operator mul_ln1118_247_fu_979_p2 is absorbed into DSP mul_ln1118_247_fu_979_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_1101_p2, operation Mode is: A*(B:0x3fb1c).
DSP Report: operator mul_ln1118_220_fu_1101_p2 is absorbed into DSP mul_ln1118_220_fu_1101_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_858_p2, operation Mode is: A*(B:0x3ff8e).
DSP Report: operator mul_ln1118_120_fu_858_p2 is absorbed into DSP mul_ln1118_120_fu_858_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_981_p2, operation Mode is: A*(B:0x4c3).
DSP Report: operator mul_ln1118_135_fu_981_p2 is absorbed into DSP mul_ln1118_135_fu_981_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_1045_p2, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_ln1118_105_fu_1045_p2 is absorbed into DSP mul_ln1118_105_fu_1045_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_884_p2, operation Mode is: A*(B:0x3fe3e).
DSP Report: operator mul_ln1118_107_fu_884_p2 is absorbed into DSP mul_ln1118_107_fu_884_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_860_p2, operation Mode is: A*(B:0x3fb99).
DSP Report: operator mul_ln1118_122_fu_860_p2 is absorbed into DSP mul_ln1118_122_fu_860_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_954_p2, operation Mode is: A*(B:0x2f).
DSP Report: operator mul_ln1118_95_fu_954_p2 is absorbed into DSP mul_ln1118_95_fu_954_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_1083_p2, operation Mode is: A*(B:0x12a).
DSP Report: operator mul_ln1118_222_fu_1083_p2 is absorbed into DSP mul_ln1118_222_fu_1083_p2.
DSP Report: Generating DSP mul_ln1118_236_fu_875_p2, operation Mode is: A*(B:0x643).
DSP Report: operator mul_ln1118_236_fu_875_p2 is absorbed into DSP mul_ln1118_236_fu_875_p2.
DSP Report: Generating DSP mul_ln1118_207_fu_1104_p2, operation Mode is: A*(B:0x57d).
DSP Report: operator mul_ln1118_207_fu_1104_p2 is absorbed into DSP mul_ln1118_207_fu_1104_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_1046_p2, operation Mode is: A*(B:0x3feb6).
DSP Report: operator mul_ln1118_106_fu_1046_p2 is absorbed into DSP mul_ln1118_106_fu_1046_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_1072_p2, operation Mode is: A*(B:0x422).
DSP Report: operator mul_ln1118_121_fu_1072_p2 is absorbed into DSP mul_ln1118_121_fu_1072_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_903_p2, operation Mode is: A*(B:0x3fee5).
DSP Report: operator mul_ln1118_94_fu_903_p2 is absorbed into DSP mul_ln1118_94_fu_903_p2.
DSP Report: Generating DSP mul_ln1118_221_fu_1023_p2, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator mul_ln1118_221_fu_1023_p2 is absorbed into DSP mul_ln1118_221_fu_1023_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_1012_p2, operation Mode is: A*(B:0x1d4).
DSP Report: operator mul_ln1118_235_fu_1012_p2 is absorbed into DSP mul_ln1118_235_fu_1012_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_936_p2, operation Mode is: A*(B:0x186).
DSP Report: operator mul_ln1118_206_fu_936_p2 is absorbed into DSP mul_ln1118_206_fu_936_p2.
INFO: [Synth 8-4471] merging register 'data_10_V_read_int_reg_reg[23:0]' into 'data_10_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4990]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[23:0]' into 'data_11_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4991]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[23:0]' into 'data_12_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4992]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[23:0]' into 'data_8_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5018]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_14_V_read_int_reg_reg[23:0]' into 'data_14_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4994]
INFO: [Synth 8-4471] merging register 'data_14_V_read_int_reg_reg[23:0]' into 'data_14_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4994]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[23:0]' into 'data_12_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4992]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[23:0]' into 'data_13_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4993]
INFO: [Synth 8-4471] merging register 'data_2_V_read_int_reg_reg[23:0]' into 'data_2_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5011]
INFO: [Synth 8-4471] merging register 'data_10_V_read_int_reg_reg[23:0]' into 'data_10_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4990]
INFO: [Synth 8-4471] merging register 'data_30_V_read_int_reg_reg[23:0]' into 'data_30_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5012]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[23:0]' into 'data_8_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5018]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[23:0]' into 'data_8_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5018]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[23:0]' into 'data_11_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4991]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[23:0]' into 'data_8_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5018]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_2_V_read_int_reg_reg[23:0]' into 'data_2_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5011]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[23:0]' into 'data_7_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5017]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[23:0]' into 'data_1_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5000]
INFO: [Synth 8-4471] merging register 'data_5_V_read_int_reg_reg[23:0]' into 'data_5_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5015]
INFO: [Synth 8-4471] merging register 'data_4_V_read_int_reg_reg[23:0]' into 'data_4_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5014]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_5_V_read_int_reg_reg[23:0]' into 'data_5_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5015]
INFO: [Synth 8-4471] merging register 'data_14_V_read_int_reg_reg[23:0]' into 'data_14_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4994]
INFO: [Synth 8-4471] merging register 'data_16_V_read_int_reg_reg[23:0]' into 'data_16_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4996]
INFO: [Synth 8-4471] merging register 'data_17_V_read_int_reg_reg[23:0]' into 'data_17_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4997]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[23:0]' into 'data_12_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4992]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[23:0]' into 'data_13_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4993]
INFO: [Synth 8-4471] merging register 'data_15_V_read_int_reg_reg[23:0]' into 'data_15_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4995]
INFO: [Synth 8-4471] merging register 'data_14_V_read_int_reg_reg[23:0]' into 'data_14_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4994]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[23:0]' into 'data_13_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4993]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[23:0]' into 'data_8_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5018]
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[23:0]' into 'data_7_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5017]
INFO: [Synth 8-4471] merging register 'data_10_V_read_int_reg_reg[23:0]' into 'data_10_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4990]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[23:0]' into 'data_11_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4991]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[23:0]' into 'data_11_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4991]
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[23:0]' into 'data_7_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5017]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[23:0]' into 'data_8_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5018]
INFO: [Synth 8-4471] merging register 'data_4_V_read_int_reg_reg[23:0]' into 'data_4_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5014]
INFO: [Synth 8-4471] merging register 'data_4_V_read_int_reg_reg[23:0]' into 'data_4_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5014]
INFO: [Synth 8-4471] merging register 'data_5_V_read_int_reg_reg[23:0]' into 'data_5_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5015]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[23:0]' into 'data_13_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4993]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_5_V_read_int_reg_reg[23:0]' into 'data_5_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5015]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_2_V_read_int_reg_reg[23:0]' into 'data_2_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5011]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[23:0]' into 'data_12_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4992]
INFO: [Synth 8-4471] merging register 'data_24_V_read_int_reg_reg[23:0]' into 'data_24_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5005]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[23:0]' into 'data_11_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4991]
INFO: [Synth 8-4471] merging register 'data_17_V_read_int_reg_reg[23:0]' into 'data_17_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4997]
INFO: [Synth 8-4471] merging register 'data_14_V_read_int_reg_reg[23:0]' into 'data_14_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4994]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[23:0]' into 'data_13_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4993]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[23:0]' into 'data_11_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4991]
INFO: [Synth 8-4471] merging register 'data_10_V_read_int_reg_reg[23:0]' into 'data_10_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4990]
INFO: [Synth 8-4471] merging register 'data_7_V_read_int_reg_reg[23:0]' into 'data_7_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5017]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[23:0]' into 'data_11_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4991]
INFO: [Synth 8-4471] merging register 'data_10_V_read_int_reg_reg[23:0]' into 'data_10_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4990]
INFO: [Synth 8-4471] merging register 'data_17_V_read_int_reg_reg[23:0]' into 'data_17_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4997]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[23:0]' into 'data_12_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4992]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_11_V_read_int_reg_reg[23:0]' into 'data_11_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4991]
INFO: [Synth 8-4471] merging register 'data_14_V_read_int_reg_reg[23:0]' into 'data_14_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4994]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[23:0]' into 'data_13_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4993]
INFO: [Synth 8-4471] merging register 'data_2_V_read_int_reg_reg[23:0]' into 'data_2_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5011]
INFO: [Synth 8-4471] merging register 'data_24_V_read_int_reg_reg[23:0]' into 'data_24_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5005]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_0_V_read_int_reg_reg[23:0]' into 'data_0_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4989]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[23:0]' into 'data_1_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5000]
INFO: [Synth 8-4471] merging register 'data_25_V_read_int_reg_reg[23:0]' into 'data_25_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5006]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[23:0]' into 'data_13_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4993]
INFO: [Synth 8-4471] merging register 'data_14_V_read_int_reg_reg[23:0]' into 'data_14_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4994]
DSP Report: Generating DSP tmp_405_reg_981484_reg, operation Mode is: (A2*(B:0x5b))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP tmp_405_reg_981484_reg.
DSP Report: register tmp_405_reg_981484_reg is absorbed into DSP tmp_405_reg_981484_reg.
DSP Report: operator mul_ln1118_404_fu_1031_p2 is absorbed into DSP tmp_405_reg_981484_reg.
DSP Report: Generating DSP trunc_ln708_105_reg_981259_reg, operation Mode is: (A2*(B:0x3ff5d))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP trunc_ln708_105_reg_981259_reg.
DSP Report: register trunc_ln708_105_reg_981259_reg is absorbed into DSP trunc_ln708_105_reg_981259_reg.
DSP Report: operator mul_ln1118_236_fu_1326_p2 is absorbed into DSP trunc_ln708_105_reg_981259_reg.
DSP Report: Generating DSP mul_ln1118_190_fu_1086_p2, operation Mode is: A2*(B:0x2c6).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_190_fu_1086_p2.
DSP Report: operator mul_ln1118_190_fu_1086_p2 is absorbed into DSP mul_ln1118_190_fu_1086_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_1024_p2, operation Mode is: A2*(B:0x13e).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_205_fu_1024_p2.
DSP Report: operator mul_ln1118_205_fu_1024_p2 is absorbed into DSP mul_ln1118_205_fu_1024_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_1081_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_132_fu_1081_p2.
DSP Report: operator mul_ln1118_132_fu_1081_p2 is absorbed into DSP mul_ln1118_132_fu_1081_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_1449_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_44_fu_1449_p2.
DSP Report: operator mul_ln1118_44_fu_1449_p2 is absorbed into DSP mul_ln1118_44_fu_1449_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_1213_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_180_fu_1213_p2.
DSP Report: operator mul_ln1118_180_fu_1213_p2 is absorbed into DSP mul_ln1118_180_fu_1213_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_1214_p2, operation Mode is: A2*(B:0x3fd64).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_200_fu_1214_p2.
DSP Report: operator mul_ln1118_200_fu_1214_p2 is absorbed into DSP mul_ln1118_200_fu_1214_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_1343_p2, operation Mode is: A2*(B:0x484).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_213_fu_1343_p2.
DSP Report: operator mul_ln1118_213_fu_1343_p2 is absorbed into DSP mul_ln1118_213_fu_1343_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_1394_p2, operation Mode is: A2*(B:0x11b5).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_151_fu_1394_p2.
DSP Report: operator mul_ln1118_151_fu_1394_p2 is absorbed into DSP mul_ln1118_151_fu_1394_p2.
DSP Report: Generating DSP mul_ln1118_162_fu_1372_p2, operation Mode is: A2*(B:0x1320).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_162_fu_1372_p2.
DSP Report: operator mul_ln1118_162_fu_1372_p2 is absorbed into DSP mul_ln1118_162_fu_1372_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_1383_p2, operation Mode is: A2*(B:0x3fe5d).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_173_fu_1383_p2.
DSP Report: operator mul_ln1118_173_fu_1383_p2 is absorbed into DSP mul_ln1118_173_fu_1383_p2.
DSP Report: Generating DSP trunc_ln708_44_reg_980962_reg, operation Mode is: (A2*(B:0x4c))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP trunc_ln708_44_reg_980962_reg.
DSP Report: register trunc_ln708_44_reg_980962_reg is absorbed into DSP trunc_ln708_44_reg_980962_reg.
DSP Report: operator mul_ln1118_56_fu_1192_p2 is absorbed into DSP trunc_ln708_44_reg_980962_reg.
DSP Report: Generating DSP mul_ln1118_69_fu_1534_p2, operation Mode is: A2*(B:0x6b6).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_69_fu_1534_p2.
DSP Report: operator mul_ln1118_69_fu_1534_p2 is absorbed into DSP mul_ln1118_69_fu_1534_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_1105_p2, operation Mode is: A2*(B:0x3fa04).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_82_fu_1105_p2.
DSP Report: operator mul_ln1118_82_fu_1105_p2 is absorbed into DSP mul_ln1118_82_fu_1105_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_1424_p2, operation Mode is: A2*(B:0x583).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_94_fu_1424_p2.
DSP Report: operator mul_ln1118_94_fu_1424_p2 is absorbed into DSP mul_ln1118_94_fu_1424_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_963_p2, operation Mode is: A2*(B:0x3eae9).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_130_fu_963_p2.
DSP Report: operator mul_ln1118_130_fu_963_p2 is absorbed into DSP mul_ln1118_130_fu_963_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_1043_p2, operation Mode is: A2*(B:0xcd7).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_140_fu_1043_p2.
DSP Report: operator mul_ln1118_140_fu_1043_p2 is absorbed into DSP mul_ln1118_140_fu_1043_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_1010_p2, operation Mode is: A2*(B:0x17).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_156_fu_1010_p2.
DSP Report: operator mul_ln1118_156_fu_1010_p2 is absorbed into DSP mul_ln1118_156_fu_1010_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_1379_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_169_fu_1379_p2.
DSP Report: operator mul_ln1118_169_fu_1379_p2 is absorbed into DSP mul_ln1118_169_fu_1379_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_1395_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_145_fu_1395_p2.
DSP Report: operator mul_ln1118_145_fu_1395_p2 is absorbed into DSP mul_ln1118_145_fu_1395_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_1249_p2, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_232_fu_1249_p2.
DSP Report: operator mul_ln1118_232_fu_1249_p2 is absorbed into DSP mul_ln1118_232_fu_1249_p2.
DSP Report: Generating DSP mul_ln1118_325_fu_1255_p2, operation Mode is: A2*(B:0x3ff83).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_325_fu_1255_p2.
DSP Report: operator mul_ln1118_325_fu_1255_p2 is absorbed into DSP mul_ln1118_325_fu_1255_p2.
DSP Report: Generating DSP mul_ln1118_338_fu_1404_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_338_fu_1404_p2.
DSP Report: operator mul_ln1118_338_fu_1404_p2 is absorbed into DSP mul_ln1118_338_fu_1404_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_1058_p2, operation Mode is: A2*(B:0x3ffc3).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_199_fu_1058_p2.
DSP Report: operator mul_ln1118_199_fu_1058_p2 is absorbed into DSP mul_ln1118_199_fu_1058_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_1578_p2, operation Mode is: A2*(B:0x3ffcf).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_107_fu_1578_p2.
DSP Report: operator mul_ln1118_107_fu_1578_p2 is absorbed into DSP mul_ln1118_107_fu_1578_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_1269_p2, operation Mode is: A2*(B:0x4e).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_93_fu_1269_p2.
DSP Report: operator mul_ln1118_93_fu_1269_p2 is absorbed into DSP mul_ln1118_93_fu_1269_p2.
DSP Report: Generating DSP tmp_176_reg_981038_reg, operation Mode is: (A2*(B:0x19))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP tmp_176_reg_981038_reg.
DSP Report: register tmp_176_reg_981038_reg is absorbed into DSP tmp_176_reg_981038_reg.
DSP Report: operator mul_ln1118_128_fu_1233_p2 is absorbed into DSP tmp_176_reg_981038_reg.
DSP Report: Generating DSP mul_ln1118_54_fu_1117_p2, operation Mode is: A2*(B:0xc2).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_54_fu_1117_p2.
DSP Report: operator mul_ln1118_54_fu_1117_p2 is absorbed into DSP mul_ln1118_54_fu_1117_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_1184_p2, operation Mode is: A2*(B:0x3feb6).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_68_fu_1184_p2.
DSP Report: operator mul_ln1118_68_fu_1184_p2 is absorbed into DSP mul_ln1118_68_fu_1184_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_1280_p2, operation Mode is: A2*(B:0x3ffdd).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_154_fu_1280_p2.
DSP Report: operator mul_ln1118_154_fu_1280_p2 is absorbed into DSP mul_ln1118_154_fu_1280_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_1046_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_143_fu_1046_p2.
DSP Report: operator mul_ln1118_143_fu_1046_p2 is absorbed into DSP mul_ln1118_143_fu_1046_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_1396_p2, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_146_fu_1396_p2.
DSP Report: operator mul_ln1118_146_fu_1396_p2 is absorbed into DSP mul_ln1118_146_fu_1396_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_1166_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_157_fu_1166_p2.
DSP Report: operator mul_ln1118_157_fu_1166_p2 is absorbed into DSP mul_ln1118_157_fu_1166_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1140_p2, operation Mode is: A2*(B:0x3ffd1).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_124_fu_1140_p2.
DSP Report: operator mul_ln1118_124_fu_1140_p2 is absorbed into DSP mul_ln1118_124_fu_1140_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_1355_p2, operation Mode is: A2*(B:0x15).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_135_fu_1355_p2.
DSP Report: operator mul_ln1118_135_fu_1355_p2 is absorbed into DSP mul_ln1118_135_fu_1355_p2.
DSP Report: Generating DSP trunc_ln708_104_reg_981254_reg, operation Mode is: (A2*(B:0x3ff58))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP trunc_ln708_104_reg_981254_reg.
DSP Report: register trunc_ln708_104_reg_981254_reg is absorbed into DSP trunc_ln708_104_reg_981254_reg.
DSP Report: operator mul_ln1118_235_fu_978_p2 is absorbed into DSP trunc_ln708_104_reg_981254_reg.
DSP Report: Generating DSP mul_ln1118_167_fu_1377_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_167_fu_1377_p2.
DSP Report: operator mul_ln1118_167_fu_1377_p2 is absorbed into DSP mul_ln1118_167_fu_1377_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_1285_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_176_fu_1285_p2.
DSP Report: operator mul_ln1118_176_fu_1285_p2 is absorbed into DSP mul_ln1118_176_fu_1285_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_1085_p2, operation Mode is: A2*(B:0x3ffcd).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_189_fu_1085_p2.
DSP Report: operator mul_ln1118_189_fu_1085_p2 is absorbed into DSP mul_ln1118_189_fu_1085_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_1256_p2, operation Mode is: A2*(B:0x89).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_204_fu_1256_p2.
DSP Report: operator mul_ln1118_204_fu_1256_p2 is absorbed into DSP mul_ln1118_204_fu_1256_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_1080_p2, operation Mode is: A2*(B:0x3fe5e).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_97_fu_1080_p2.
DSP Report: operator mul_ln1118_97_fu_1080_p2 is absorbed into DSP mul_ln1118_97_fu_1080_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_1041_p2, operation Mode is: A2*(B:0x36).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_71_fu_1041_p2.
DSP Report: operator mul_ln1118_71_fu_1041_p2 is absorbed into DSP mul_ln1118_71_fu_1041_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_1573_p2, operation Mode is: A2*(B:0x3ff92).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_85_fu_1573_p2.
DSP Report: operator mul_ln1118_85_fu_1573_p2 is absorbed into DSP mul_ln1118_85_fu_1573_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_1411_p2, operation Mode is: A2*(B:0x68).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_121_fu_1411_p2.
DSP Report: operator mul_ln1118_121_fu_1411_p2 is absorbed into DSP mul_ln1118_121_fu_1411_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_1393_p2, operation Mode is: A2*(B:0x3ffd3).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_134_fu_1393_p2.
DSP Report: operator mul_ln1118_134_fu_1393_p2 is absorbed into DSP mul_ln1118_134_fu_1393_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_1047_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_144_fu_1047_p2.
DSP Report: operator mul_ln1118_144_fu_1047_p2 is absorbed into DSP mul_ln1118_144_fu_1047_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_1026_p2, operation Mode is: A2*(B:0x3ffd4).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_163_fu_1026_p2.
DSP Report: operator mul_ln1118_163_fu_1026_p2 is absorbed into DSP mul_ln1118_163_fu_1026_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_1507_p2, operation Mode is: A2*(B:0x1a).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_131_fu_1507_p2.
DSP Report: operator mul_ln1118_131_fu_1507_p2 is absorbed into DSP mul_ln1118_131_fu_1507_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_1062_p2, operation Mode is: A2*(B:0x3ff2c).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_61_fu_1062_p2.
DSP Report: operator mul_ln1118_61_fu_1062_p2 is absorbed into DSP mul_ln1118_61_fu_1062_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_1097_p2, operation Mode is: A2*(B:0x3ff87).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_74_fu_1097_p2.
DSP Report: operator mul_ln1118_74_fu_1097_p2 is absorbed into DSP mul_ln1118_74_fu_1097_p2.
DSP Report: Generating DSP trunc_ln708_221_reg_981499_reg, operation Mode is: (A2*(B:0x3ff5a))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP trunc_ln708_221_reg_981499_reg.
DSP Report: register trunc_ln708_221_reg_981499_reg is absorbed into DSP trunc_ln708_221_reg_981499_reg.
DSP Report: operator mul_ln1118_408_fu_1461_p2 is absorbed into DSP trunc_ln708_221_reg_981499_reg.
DSP Report: Generating DSP trunc_ln708_167_reg_981344_reg, operation Mode is: (A2*(B:0xac))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP trunc_ln708_167_reg_981344_reg.
DSP Report: register trunc_ln708_167_reg_981344_reg is absorbed into DSP trunc_ln708_167_reg_981344_reg.
DSP Report: operator mul_ln1118_320_fu_1247_p2 is absorbed into DSP trunc_ln708_167_reg_981344_reg.
DSP Report: Generating DSP trunc_ln708_94_reg_981204_reg, operation Mode is: (A2*(B:0x3ff7a))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP trunc_ln708_94_reg_981204_reg.
DSP Report: register trunc_ln708_94_reg_981204_reg is absorbed into DSP trunc_ln708_94_reg_981204_reg.
DSP Report: operator mul_ln1118_214_fu_1344_p2 is absorbed into DSP trunc_ln708_94_reg_981204_reg.
DSP Report: Generating DSP mul_ln1118_240_fu_1330_p2, operation Mode is: A2*(B:0x6a).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_240_fu_1330_p2.
DSP Report: operator mul_ln1118_240_fu_1330_p2 is absorbed into DSP mul_ln1118_240_fu_1330_p2.
DSP Report: Generating DSP trunc_ln708_179_reg_981359_reg, operation Mode is: (A2*(B:0x5b))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP trunc_ln708_179_reg_981359_reg.
DSP Report: register trunc_ln708_179_reg_981359_reg is absorbed into DSP trunc_ln708_179_reg_981359_reg.
DSP Report: operator mul_ln1118_333_fu_1190_p2 is absorbed into DSP trunc_ln708_179_reg_981359_reg.
DSP Report: Generating DSP mul_ln1118_194_fu_1017_p2, operation Mode is: A2*(B:0x29).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_194_fu_1017_p2.
DSP Report: operator mul_ln1118_194_fu_1017_p2 is absorbed into DSP mul_ln1118_194_fu_1017_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_1339_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_209_fu_1339_p2.
DSP Report: operator mul_ln1118_209_fu_1339_p2 is absorbed into DSP mul_ln1118_209_fu_1339_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_1432_p2, operation Mode is: A2*(B:0x15).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_102_fu_1432_p2.
DSP Report: operator mul_ln1118_102_fu_1432_p2 is absorbed into DSP mul_ln1118_102_fu_1432_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_1100_p2, operation Mode is: A2*(B:0x3ff7a).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_77_fu_1100_p2.
DSP Report: operator mul_ln1118_77_fu_1100_p2 is absorbed into DSP mul_ln1118_77_fu_1100_p2.
DSP Report: Generating DSP tmp_202_reg_981053_reg, operation Mode is: (A2*(B:0x3ffb6))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP tmp_202_reg_981053_reg.
DSP Report: register tmp_202_reg_981053_reg is absorbed into DSP tmp_202_reg_981053_reg.
DSP Report: operator mul_ln1118_147_fu_1397_p2 is absorbed into DSP tmp_202_reg_981053_reg.
DSP Report: Generating DSP tmp_217_reg_981083_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP tmp_217_reg_981083_reg.
DSP Report: register tmp_217_reg_981083_reg is absorbed into DSP tmp_217_reg_981083_reg.
DSP Report: operator mul_ln1118_158_fu_1322_p2 is absorbed into DSP tmp_217_reg_981083_reg.
DSP Report: Generating DSP mul_ln1118_125_fu_1068_p2, operation Mode is: A2*(B:0x29).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_125_fu_1068_p2.
DSP Report: operator mul_ln1118_125_fu_1068_p2 is absorbed into DSP mul_ln1118_125_fu_1068_p2.
DSP Report: Generating DSP trunc_ln708_79_reg_981124_reg, operation Mode is: (A2*(B:0xbd))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP trunc_ln708_79_reg_981124_reg.
DSP Report: register trunc_ln708_79_reg_981124_reg is absorbed into DSP trunc_ln708_79_reg_981124_reg.
DSP Report: operator mul_ln1118_177_fu_1384_p2 is absorbed into DSP trunc_ln708_79_reg_981124_reg.
DSP Report: Generating DSP mul_ln1118_153_fu_1455_p2, operation Mode is: A2*(B:0x109).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_153_fu_1455_p2.
DSP Report: operator mul_ln1118_153_fu_1455_p2 is absorbed into DSP mul_ln1118_153_fu_1455_p2.
DSP Report: Generating DSP mul_ln1118_168_fu_1104_p2, operation Mode is: A2*(B:0x39c).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_168_fu_1104_p2.
DSP Report: operator mul_ln1118_168_fu_1104_p2 is absorbed into DSP mul_ln1118_168_fu_1104_p2.
DSP Report: Generating DSP trunc_ln708_86_reg_981149_reg, operation Mode is: (A2*(B:0x3ff9a))'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP trunc_ln708_86_reg_981149_reg.
DSP Report: register trunc_ln708_86_reg_981149_reg is absorbed into DSP trunc_ln708_86_reg_981149_reg.
DSP Report: operator mul_ln1118_191_fu_1014_p2 is absorbed into DSP trunc_ln708_86_reg_981149_reg.
DSP Report: Generating DSP trunc_ln708_47_reg_980973_reg, operation Mode is: (A2*(B:0x76))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP trunc_ln708_47_reg_980973_reg.
DSP Report: register trunc_ln708_47_reg_980973_reg is absorbed into DSP trunc_ln708_47_reg_980973_reg.
DSP Report: operator mul_ln1118_59_fu_1122_p2 is absorbed into DSP trunc_ln708_47_reg_980973_reg.
DSP Report: Generating DSP mul_ln1118_72_fu_1168_p2, operation Mode is: A2*(B:0x230).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_72_fu_1168_p2.
DSP Report: operator mul_ln1118_72_fu_1168_p2 is absorbed into DSP mul_ln1118_72_fu_1168_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_1341_p2, operation Mode is: A2*(B:0x10e).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_86_fu_1341_p2.
DSP Report: operator mul_ln1118_86_fu_1341_p2 is absorbed into DSP mul_ln1118_86_fu_1341_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_1237_p2, operation Mode is: A2*(B:0x3fd23).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_133_fu_1237_p2.
DSP Report: operator mul_ln1118_133_fu_1237_p2 is absorbed into DSP mul_ln1118_133_fu_1237_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_1392_p2, operation Mode is: A2*(B:0x4c4).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_142_fu_1392_p2.
DSP Report: operator mul_ln1118_142_fu_1392_p2 is absorbed into DSP mul_ln1118_142_fu_1392_p2.
DSP Report: Generating DSP trunc_ln708_89_reg_981169_reg, operation Mode is: (A2*(B:0x39))'.
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP trunc_ln708_89_reg_981169_reg.
DSP Report: register trunc_ln708_89_reg_981169_reg is absorbed into DSP trunc_ln708_89_reg_981169_reg.
DSP Report: operator mul_ln1118_201_fu_982_p2 is absorbed into DSP trunc_ln708_89_reg_981169_reg.
DSP Report: Generating DSP mul_ln1118_225_fu_1299_p2, operation Mode is: A2*(B:0x74).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_225_fu_1299_p2.
DSP Report: operator mul_ln1118_225_fu_1299_p2 is absorbed into DSP mul_ln1118_225_fu_1299_p2.
DSP Report: Generating DSP mul_ln1118_234_fu_1056_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_234_fu_1056_p2.
DSP Report: operator mul_ln1118_234_fu_1056_p2 is absorbed into DSP mul_ln1118_234_fu_1056_p2.
DSP Report: Generating DSP trunc_ln708_78_reg_981119_reg, operation Mode is: (A2*(B:0x4f))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP trunc_ln708_78_reg_981119_reg.
DSP Report: register trunc_ln708_78_reg_981119_reg is absorbed into DSP trunc_ln708_78_reg_981119_reg.
DSP Report: operator mul_ln1118_175_fu_1129_p2 is absorbed into DSP trunc_ln708_78_reg_981119_reg.
DSP Report: Generating DSP trunc_ln708_84_reg_981139_reg, operation Mode is: (A2*(B:0x94))'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP trunc_ln708_84_reg_981139_reg.
DSP Report: register trunc_ln708_84_reg_981139_reg is absorbed into DSP trunc_ln708_84_reg_981139_reg.
DSP Report: operator mul_ln1118_187_fu_1357_p2 is absorbed into DSP trunc_ln708_84_reg_981139_reg.
DSP Report: Generating DSP mul_ln1118_141_fu_1391_p2, operation Mode is: A2*(B:0x45).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_141_fu_1391_p2.
DSP Report: operator mul_ln1118_141_fu_1391_p2 is absorbed into DSP mul_ln1118_141_fu_1391_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_1027_p2, operation Mode is: A2*(B:0x37).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_164_fu_1027_p2.
DSP Report: operator mul_ln1118_164_fu_1027_p2 is absorbed into DSP mul_ln1118_164_fu_1027_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_1241_p2, operation Mode is: A2*(B:0x27).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_65_fu_1241_p2.
DSP Report: operator mul_ln1118_65_fu_1241_p2 is absorbed into DSP mul_ln1118_65_fu_1241_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_1175_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_79_fu_1175_p2.
DSP Report: operator mul_ln1118_79_fu_1175_p2 is absorbed into DSP mul_ln1118_79_fu_1175_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_1137_p2, operation Mode is: A2*(B:0x3ffd3).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_34_fu_1137_p2.
DSP Report: operator mul_ln1118_34_fu_1137_p2 is absorbed into DSP mul_ln1118_34_fu_1137_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_1460_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_50_fu_1460_p2.
DSP Report: operator mul_ln1118_50_fu_1460_p2 is absorbed into DSP mul_ln1118_50_fu_1460_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_1340_p2, operation Mode is: A2*(B:0x29).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_210_fu_1340_p2.
DSP Report: operator mul_ln1118_210_fu_1340_p2 is absorbed into DSP mul_ln1118_210_fu_1340_p2.
DSP Report: Generating DSP mul_ln1118_182_fu_1057_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_182_fu_1057_p2.
DSP Report: operator mul_ln1118_182_fu_1057_p2 is absorbed into DSP mul_ln1118_182_fu_1057_p2.
DSP Report: Generating DSP mul_ln1118_196_fu_1560_p2, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_196_fu_1560_p2.
DSP Report: operator mul_ln1118_196_fu_1560_p2 is absorbed into DSP mul_ln1118_196_fu_1560_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_1375_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_165_fu_1375_p2.
DSP Report: operator mul_ln1118_165_fu_1375_p2 is absorbed into DSP mul_ln1118_165_fu_1375_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_1526_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_202_fu_1526_p2.
DSP Report: operator mul_ln1118_202_fu_1526_p2 is absorbed into DSP mul_ln1118_202_fu_1526_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_1421_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_120_fu_1421_p2.
DSP Report: operator mul_ln1118_120_fu_1421_p2 is absorbed into DSP mul_ln1118_120_fu_1421_p2.
DSP Report: Generating DSP mul_ln1118_188_fu_1084_p2, operation Mode is: A2*(B:0x3ffbb).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_188_fu_1084_p2.
DSP Report: operator mul_ln1118_188_fu_1084_p2 is absorbed into DSP mul_ln1118_188_fu_1084_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_1294_p2, operation Mode is: A2*(B:0x46).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_203_fu_1294_p2.
DSP Report: operator mul_ln1118_203_fu_1294_p2 is absorbed into DSP mul_ln1118_203_fu_1294_p2.
DSP Report: Generating DSP mul_ln1118_316_fu_1205_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_316_fu_1205_p2.
DSP Report: operator mul_ln1118_316_fu_1205_p2 is absorbed into DSP mul_ln1118_316_fu_1205_p2.
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[23:0]' into 'data_1_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5000]
INFO: [Synth 8-4471] merging register 'data_9_V_read_int_reg_reg[23:0]' into 'data_9_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5019]
INFO: [Synth 8-4471] merging register 'data_10_V_read_int_reg_reg[23:0]' into 'data_10_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4990]
INFO: [Synth 8-4471] merging register 'data_0_V_read_int_reg_reg[23:0]' into 'data_0_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4989]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[23:0]' into 'data_1_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5000]
INFO: [Synth 8-4471] merging register 'data_0_V_read_int_reg_reg[23:0]' into 'data_0_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4989]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_15_V_read_int_reg_reg[23:0]' into 'data_15_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4995]
INFO: [Synth 8-4471] merging register 'data_12_V_read_int_reg_reg[23:0]' into 'data_12_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4992]
INFO: [Synth 8-4471] merging register 'data_2_V_read_int_reg_reg[23:0]' into 'data_2_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5011]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[23:0]' into 'data_1_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5000]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[23:0]' into 'data_1_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5000]
INFO: [Synth 8-4471] merging register 'data_13_V_read_int_reg_reg[23:0]' into 'data_13_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4993]
INFO: [Synth 8-4471] merging register 'data_4_V_read_int_reg_reg[23:0]' into 'data_4_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5014]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_0_V_read_int_reg_reg[23:0]' into 'data_0_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4989]
INFO: [Synth 8-4471] merging register 'data_1_V_read_int_reg_reg[23:0]' into 'data_1_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5000]
INFO: [Synth 8-4471] merging register 'data_3_V_read_int_reg_reg[23:0]' into 'data_3_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5013]
INFO: [Synth 8-4471] merging register 'data_8_V_read_int_reg_reg[23:0]' into 'data_8_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:5018]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_70_fu_1108_p2, operation Mode is: A2*(B:0x3ffb4).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_70_fu_1108_p2.
DSP Report: operator mul_ln1118_70_fu_1108_p2 is absorbed into DSP mul_ln1118_70_fu_1108_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_1406_p2, operation Mode is: A2*(B:0x113).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_29_fu_1406_p2.
DSP Report: operator mul_ln1118_29_fu_1406_p2 is absorbed into DSP mul_ln1118_29_fu_1406_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_981_p2, operation Mode is: A2*(B:0x3ff4b).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_41_fu_981_p2.
DSP Report: operator mul_ln1118_41_fu_981_p2 is absorbed into DSP mul_ln1118_41_fu_981_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_1493_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_152_fu_1493_p2.
DSP Report: operator mul_ln1118_152_fu_1493_p2 is absorbed into DSP mul_ln1118_152_fu_1493_p2.
DSP Report: Generating DSP tmp_205_reg_981058_reg, operation Mode is: (A2*(B:0x3ffca))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP tmp_205_reg_981058_reg.
DSP Report: register tmp_205_reg_981058_reg is absorbed into DSP tmp_205_reg_981058_reg.
DSP Report: operator mul_ln1118_149_fu_1052_p2 is absorbed into DSP tmp_205_reg_981058_reg.
DSP Report: Generating DSP trunc_ln708_73_reg_981088_reg, operation Mode is: (A2*(B:0x3ff9d))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP trunc_ln708_73_reg_981088_reg.
DSP Report: register trunc_ln708_73_reg_981088_reg is absorbed into DSP trunc_ln708_73_reg_981088_reg.
DSP Report: operator mul_ln1118_160_fu_1440_p2 is absorbed into DSP trunc_ln708_73_reg_981088_reg.
DSP Report: Generating DSP trunc_ln708_97_reg_981214_reg, operation Mode is: (A2*(B:0x3ff50))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP trunc_ln708_97_reg_981214_reg.
DSP Report: register trunc_ln708_97_reg_981214_reg is absorbed into DSP trunc_ln708_97_reg_981214_reg.
DSP Report: operator mul_ln1118_220_fu_1295_p2 is absorbed into DSP trunc_ln708_97_reg_981214_reg.
DSP Report: Generating DSP trunc_ln708_102_reg_981249_reg, operation Mode is: (A2*(B:0x91))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP trunc_ln708_102_reg_981249_reg.
DSP Report: register trunc_ln708_102_reg_981249_reg is absorbed into DSP trunc_ln708_102_reg_981249_reg.
DSP Report: operator mul_ln1118_229_fu_1147_p2 is absorbed into DSP trunc_ln708_102_reg_981249_reg.
DSP Report: Generating DSP mul_ln1118_183_fu_1019_p2, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_183_fu_1019_p2.
DSP Report: operator mul_ln1118_183_fu_1019_p2 is absorbed into DSP mul_ln1118_183_fu_1019_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_1522_p2, operation Mode is: A2*(B:0x58).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_197_fu_1522_p2.
DSP Report: operator mul_ln1118_197_fu_1522_p2 is absorbed into DSP mul_ln1118_197_fu_1522_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_1260_p2, operation Mode is: A2*(B:0x3fe96).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_66_fu_1260_p2.
DSP Report: operator mul_ln1118_66_fu_1260_p2 is absorbed into DSP mul_ln1118_66_fu_1260_p2.
DSP Report: Generating DSP tmp_157_reg_981028_reg, operation Mode is: (A2*(B:0x3ffe6))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP tmp_157_reg_981028_reg.
DSP Report: register tmp_157_reg_981028_reg is absorbed into DSP tmp_157_reg_981028_reg.
DSP Report: operator mul_ln1118_116_fu_1236_p2 is absorbed into DSP tmp_157_reg_981028_reg.
DSP Report: Generating DSP tmp_173_reg_981033_reg, operation Mode is: (A2*(B:0x49))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP tmp_173_reg_981033_reg.
DSP Report: register tmp_173_reg_981033_reg is absorbed into DSP tmp_173_reg_981033_reg.
DSP Report: operator mul_ln1118_127_fu_1070_p2 is absorbed into DSP tmp_173_reg_981033_reg.
DSP Report: Generating DSP mul_ln1118_104_fu_1434_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_104_fu_1434_p2.
DSP Report: operator mul_ln1118_104_fu_1434_p2 is absorbed into DSP mul_ln1118_104_fu_1434_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_1138_p2, operation Mode is: A2*(B:0x3ffbb).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_35_fu_1138_p2.
DSP Report: operator mul_ln1118_35_fu_1138_p2 is absorbed into DSP mul_ln1118_35_fu_1138_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_1114_p2, operation Mode is: A2*(B:0x15c).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_51_fu_1114_p2.
DSP Report: operator mul_ln1118_51_fu_1114_p2 is absorbed into DSP mul_ln1118_51_fu_1114_p2.
DSP Report: Generating DSP trunc_ln708_45_reg_980967_reg, operation Mode is: (A2*(B:0x3ffe6))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP trunc_ln708_45_reg_980967_reg.
DSP Report: register trunc_ln708_45_reg_980967_reg is absorbed into DSP trunc_ln708_45_reg_980967_reg.
DSP Report: operator mul_ln1118_57_fu_1467_p2 is absorbed into DSP trunc_ln708_45_reg_980967_reg.
DSP Report: Generating DSP mul_ln1118_60_fu_1488_p2, operation Mode is: A2*(B:0x37).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_60_fu_1488_p2.
DSP Report: operator mul_ln1118_60_fu_1488_p2 is absorbed into DSP mul_ln1118_60_fu_1488_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_1443_p2, operation Mode is: A2*(B:0x3fe88).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_73_fu_1443_p2.
DSP Report: operator mul_ln1118_73_fu_1443_p2 is absorbed into DSP mul_ln1118_73_fu_1443_p2.
DSP Report: Generating DSP mul_ln1118_302_fu_1272_p2, operation Mode is: A2*(B:0x3ff58).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_302_fu_1272_p2.
DSP Report: operator mul_ln1118_302_fu_1272_p2 is absorbed into DSP mul_ln1118_302_fu_1272_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_1203_p2, operation Mode is: A2*(B:0x2f).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_139_fu_1203_p2.
DSP Report: operator mul_ln1118_139_fu_1203_p2 is absorbed into DSP mul_ln1118_139_fu_1203_p2.
DSP Report: Generating DSP trunc_ln708_98_reg_981224_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP trunc_ln708_98_reg_981224_reg.
DSP Report: register trunc_ln708_98_reg_981224_reg is absorbed into DSP trunc_ln708_98_reg_981224_reg.
DSP Report: operator mul_ln1118_222_fu_1025_p2 is absorbed into DSP trunc_ln708_98_reg_981224_reg.
DSP Report: Generating DSP mul_ln1118_185_fu_1228_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_185_fu_1228_p2.
DSP Report: operator mul_ln1118_185_fu_1228_p2 is absorbed into DSP mul_ln1118_185_fu_1228_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_1378_p2, operation Mode is: A2*(B:0x3fe9b).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_81_fu_1378_p2.
DSP Report: operator mul_ln1118_81_fu_1378_p2 is absorbed into DSP mul_ln1118_81_fu_1378_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_1250_p2, operation Mode is: A2*(B:0x3ff8b).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_92_fu_1250_p2.
DSP Report: operator mul_ln1118_92_fu_1250_p2 is absorbed into DSP mul_ln1118_92_fu_1250_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_977_p2, operation Mode is: A2*(B:0x53).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_106_fu_977_p2.
DSP Report: operator mul_ln1118_106_fu_977_p2 is absorbed into DSP mul_ln1118_106_fu_977_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_1189_p2, operation Mode is: A2*(B:0x67).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_53_fu_1189_p2.
DSP Report: operator mul_ln1118_53_fu_1189_p2 is absorbed into DSP mul_ln1118_53_fu_1189_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_1480_p2, operation Mode is: A2*(B:0x3fe87).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_30_fu_1480_p2.
DSP Report: operator mul_ln1118_30_fu_1480_p2 is absorbed into DSP mul_ln1118_30_fu_1480_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_1217_p2, operation Mode is: A2*(B:0x3ff43).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_45_fu_1217_p2.
DSP Report: operator mul_ln1118_45_fu_1217_p2 is absorbed into DSP mul_ln1118_45_fu_1217_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_1204_p2, operation Mode is: A2*(B:0x2f).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_28_fu_1204_p2.
DSP Report: operator mul_ln1118_28_fu_1204_p2 is absorbed into DSP mul_ln1118_28_fu_1204_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_973_p2, operation Mode is: A2*(B:0x3fea5).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_174_fu_973_p2.
DSP Report: operator mul_ln1118_174_fu_973_p2 is absorbed into DSP mul_ln1118_174_fu_973_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_1009_p2, operation Mode is: A2*(B:0x49).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_186_fu_1009_p2.
DSP Report: operator mul_ln1118_186_fu_1009_p2 is absorbed into DSP mul_ln1118_186_fu_1009_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_1478_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_159_fu_1478_p2.
DSP Report: operator mul_ln1118_159_fu_1478_p2 is absorbed into DSP mul_ln1118_159_fu_1478_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_1106_p2, operation Mode is: A2*(B:0x23).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_170_fu_1106_p2.
DSP Report: operator mul_ln1118_170_fu_1106_p2 is absorbed into DSP mul_ln1118_170_fu_1106_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_1095_p2, operation Mode is: A2*(B:0x3ff9a).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_181_fu_1095_p2.
DSP Report: operator mul_ln1118_181_fu_1095_p2 is absorbed into DSP mul_ln1118_181_fu_1095_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_1365_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_195_fu_1365_p2.
DSP Report: operator mul_ln1118_195_fu_1365_p2 is absorbed into DSP mul_ln1118_195_fu_1365_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_1471_p2, operation Mode is: A2*(B:0x3ff9b).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_126_fu_1471_p2.
DSP Report: operator mul_ln1118_126_fu_1471_p2 is absorbed into DSP mul_ln1118_126_fu_1471_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_1142_p2, operation Mode is: A2*(B:0x2e2).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_64_fu_1142_p2.
DSP Report: operator mul_ln1118_64_fu_1142_p2 is absorbed into DSP mul_ln1118_64_fu_1142_p2.
DSP Report: Generating DSP trunc_ln708_54_reg_981003_reg, operation Mode is: (A2*(B:0x3ff4a))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP trunc_ln708_54_reg_981003_reg.
DSP Report: register trunc_ln708_54_reg_981003_reg is absorbed into DSP trunc_ln708_54_reg_981003_reg.
DSP Report: operator mul_ln1118_78_fu_1101_p2 is absorbed into DSP trunc_ln708_54_reg_981003_reg.
DSP Report: Generating DSP mul_ln1118_137_fu_1473_p2, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_137_fu_1473_p2.
DSP Report: operator mul_ln1118_137_fu_1473_p2 is absorbed into DSP mul_ln1118_137_fu_1473_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_1398_p2, operation Mode is: A2*(B:0x47).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_148_fu_1398_p2.
DSP Report: operator mul_ln1118_148_fu_1398_p2 is absorbed into DSP mul_ln1118_148_fu_1398_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_1136_p2, operation Mode is: A2*(B:0x3ff86).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_33_fu_1136_p2.
DSP Report: operator mul_ln1118_33_fu_1136_p2 is absorbed into DSP mul_ln1118_33_fu_1136_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_1185_p2, operation Mode is: A2*(B:0x153).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_49_fu_1185_p2.
DSP Report: operator mul_ln1118_49_fu_1185_p2 is absorbed into DSP mul_ln1118_49_fu_1185_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_1412_p2, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_62_fu_1412_p2.
DSP Report: operator mul_ln1118_62_fu_1412_p2 is absorbed into DSP mul_ln1118_62_fu_1412_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_1098_p2, operation Mode is: A2*(B:0x2b).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_75_fu_1098_p2.
DSP Report: operator mul_ln1118_75_fu_1098_p2 is absorbed into DSP mul_ln1118_75_fu_1098_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_1539_p2, operation Mode is: A2*(B:0x3ffba).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_208_fu_1539_p2.
DSP Report: operator mul_ln1118_208_fu_1539_p2 is absorbed into DSP mul_ln1118_208_fu_1539_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_1559_p2, operation Mode is: A2*(B:0x3ffdd).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_179_fu_1559_p2.
DSP Report: operator mul_ln1118_179_fu_1559_p2 is absorbed into DSP mul_ln1118_179_fu_1559_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_1363_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_193_fu_1363_p2.
DSP Report: operator mul_ln1118_193_fu_1363_p2 is absorbed into DSP mul_ln1118_193_fu_1363_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_1118_p2, operation Mode is: A2*(B:0x3ffd9).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_114_fu_1118_p2.
DSP Report: operator mul_ln1118_114_fu_1118_p2 is absorbed into DSP mul_ln1118_114_fu_1118_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_1413_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_123_fu_1413_p2.
DSP Report: operator mul_ln1118_123_fu_1413_p2 is absorbed into DSP mul_ln1118_123_fu_1413_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_1265_p2, operation Mode is: A2*(B:0x3ffbb).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_88_fu_1265_p2.
DSP Report: operator mul_ln1118_88_fu_1265_p2 is absorbed into DSP mul_ln1118_88_fu_1265_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_1430_p2, operation Mode is: A2*(B:0x49).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_100_fu_1430_p2.
DSP Report: operator mul_ln1118_100_fu_1430_p2 is absorbed into DSP mul_ln1118_100_fu_1430_p2.
DSP Report: Generating DSP tmp_190_reg_981048_reg, operation Mode is: (A2*(B:0x3ffa9))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP tmp_190_reg_981048_reg.
DSP Report: register tmp_190_reg_981048_reg is absorbed into DSP tmp_190_reg_981048_reg.
DSP Report: operator mul_ln1118_138_fu_1435_p2 is absorbed into DSP tmp_190_reg_981048_reg.
DSP Report: Generating DSP trunc_ln708_91_reg_981179_reg, operation Mode is: (A2*(B:0x3ffb9))'.
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP trunc_ln708_91_reg_981179_reg.
DSP Report: register trunc_ln708_91_reg_981179_reg is absorbed into DSP trunc_ln708_91_reg_981179_reg.
DSP Report: operator mul_ln1118_211_fu_994_p2 is absorbed into DSP trunc_ln708_91_reg_981179_reg.
DSP Report: Generating DSP mul_ln1118_221_fu_1063_p2, operation Mode is: A2*(B:0x15a).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_221_fu_1063_p2.
DSP Report: operator mul_ln1118_221_fu_1063_p2 is absorbed into DSP mul_ln1118_221_fu_1063_p2.
DSP Report: Generating DSP trunc_ln708_76_reg_981109_reg, operation Mode is: (A2*(B:0xa5))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP trunc_ln708_76_reg_981109_reg.
DSP Report: register trunc_ln708_76_reg_981109_reg is absorbed into DSP trunc_ln708_76_reg_981109_reg.
DSP Report: operator mul_ln1118_171_fu_1034_p2 is absorbed into DSP trunc_ln708_76_reg_981109_reg.
DSP Report: Generating DSP mul_ln1118_184_fu_1506_p2, operation Mode is: A2*(B:0xc1).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_184_fu_1506_p2.
DSP Report: operator mul_ln1118_184_fu_1506_p2 is absorbed into DSP mul_ln1118_184_fu_1506_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_1416_p2, operation Mode is: A2*(B:0x2ce).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_67_fu_1416_p2.
DSP Report: operator mul_ln1118_67_fu_1416_p2 is absorbed into DSP mul_ln1118_67_fu_1416_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_1176_p2, operation Mode is: A2*(B:0x3fbe3).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_80_fu_1176_p2.
DSP Report: operator mul_ln1118_80_fu_1176_p2 is absorbed into DSP mul_ln1118_80_fu_1176_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_1345_p2, operation Mode is: A2*(B:0x49e).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_91_fu_1345_p2.
DSP Report: operator mul_ln1118_91_fu_1345_p2 is absorbed into DSP mul_ln1118_91_fu_1345_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_1266_p2, operation Mode is: A2*(B:0x3fa13).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_105_fu_1266_p2.
DSP Report: operator mul_ln1118_105_fu_1266_p2 is absorbed into DSP mul_ln1118_105_fu_1266_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_1212_p2, operation Mode is: A2*(B:0x65).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_36_fu_1212_p2.
DSP Report: operator mul_ln1118_36_fu_1212_p2 is absorbed into DSP mul_ln1118_36_fu_1212_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_1188_p2, operation Mode is: A2*(B:0x365).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_52_fu_1188_p2.
DSP Report: operator mul_ln1118_52_fu_1188_p2 is absorbed into DSP mul_ln1118_52_fu_1188_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_1358_p2, operation Mode is: A2*(B:0x52).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_101_fu_1358_p2.
DSP Report: operator mul_ln1118_101_fu_1358_p2 is absorbed into DSP mul_ln1118_101_fu_1358_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_1548_p2, operation Mode is: A2*(B:0x64).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_115_fu_1548_p2.
DSP Report: operator mul_ln1118_115_fu_1548_p2 is absorbed into DSP mul_ln1118_115_fu_1548_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_1335_p2, operation Mode is: A2*(B:0x3ffa4).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_47_fu_1335_p2.
DSP Report: operator mul_ln1118_47_fu_1335_p2 is absorbed into DSP mul_ln1118_47_fu_1335_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_1446_p2, operation Mode is: A2*(B:0x3ff65).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_76_fu_1446_p2.
DSP Report: operator mul_ln1118_76_fu_1446_p2 is absorbed into DSP mul_ln1118_76_fu_1446_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_1501_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_89_fu_1501_p2.
DSP Report: operator mul_ln1118_89_fu_1501_p2 is absorbed into DSP mul_ln1118_89_fu_1501_p2.
DSP Report: Generating DSP trunc_ln708_30_reg_980957_reg, operation Mode is: (A2*(B:0x95))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_30_reg_980957_reg.
DSP Report: register trunc_ln708_30_reg_980957_reg is absorbed into DSP trunc_ln708_30_reg_980957_reg.
DSP Report: operator mul_ln1118_32_fu_1482_p2 is absorbed into DSP trunc_ln708_30_reg_980957_reg.
DSP Report: Generating DSP mul_ln1118_216_fu_1273_p2, operation Mode is: A2*(B:0x3fe53).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_216_fu_1273_p2.
DSP Report: operator mul_ln1118_216_fu_1273_p2 is absorbed into DSP mul_ln1118_216_fu_1273_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_1067_p2, operation Mode is: A2*(B:0x11d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_226_fu_1067_p2.
DSP Report: operator mul_ln1118_226_fu_1067_p2 is absorbed into DSP mul_ln1118_226_fu_1067_p2.
INFO: [Synth 8-4471] merging register 'data_16_V_read_int_reg_reg[23:0]' into 'data_16_V_read_int_reg_reg[23:0]' [/home/sergo/howto-4jf/example-models/my-hls-emtf-13/emtfptnn_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:4996]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_231_fu_1577_p2, operation Mode is: A2*(B:0x6d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_231_fu_1577_p2.
DSP Report: operator mul_ln1118_231_fu_1577_p2 is absorbed into DSP mul_ln1118_231_fu_1577_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_1328_p2, operation Mode is: A2*(B:0x79).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_238_fu_1328_p2.
DSP Report: operator mul_ln1118_238_fu_1328_p2 is absorbed into DSP mul_ln1118_238_fu_1328_p2.
DSP Report: Generating DSP mul_ln1118_90_fu_1132_p2, operation Mode is: A2*(B:0x3fde5).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_90_fu_1132_p2.
DSP Report: operator mul_ln1118_90_fu_1132_p2 is absorbed into DSP mul_ln1118_90_fu_1132_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_1433_p2, operation Mode is: A2*(B:0x96).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_103_fu_1433_p2.
DSP Report: operator mul_ln1118_103_fu_1433_p2 is absorbed into DSP mul_ln1118_103_fu_1433_p2.
DSP Report: Generating DSP mul_ln1118_362_fu_1333_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_362_fu_1333_p2.
DSP Report: operator mul_ln1118_362_fu_1333_p2 is absorbed into DSP mul_ln1118_362_fu_1333_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_1110_p2, operation Mode is: A2*(B:0x53).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_390_fu_1110_p2.
DSP Report: operator mul_ln1118_390_fu_1110_p2 is absorbed into DSP mul_ln1118_390_fu_1110_p2.
DSP Report: Generating DSP mul_ln1118_405_fu_1381_p2, operation Mode is: A2*(B:0x3ffa4).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_405_fu_1381_p2.
DSP Report: operator mul_ln1118_405_fu_1381_p2 is absorbed into DSP mul_ln1118_405_fu_1381_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_996_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_250_fu_996_p2.
DSP Report: operator mul_ln1118_250_fu_996_p2 is absorbed into DSP mul_ln1118_250_fu_996_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_1109_p2, operation Mode is: A2*(B:0x137).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_87_fu_1109_p2.
DSP Report: operator mul_ln1118_87_fu_1109_p2 is absorbed into DSP mul_ln1118_87_fu_1109_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_1428_p2, operation Mode is: A2*(B:0x12b).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_98_fu_1428_p2.
DSP Report: operator mul_ln1118_98_fu_1428_p2 is absorbed into DSP mul_ln1118_98_fu_1428_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_1223_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_227_fu_1223_p2.
DSP Report: operator mul_ln1118_227_fu_1223_p2 is absorbed into DSP mul_ln1118_227_fu_1223_p2.
DSP Report: Generating DSP tmp_393_reg_981464_reg, operation Mode is: (A2*(B:0x52))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP tmp_393_reg_981464_reg.
DSP Report: register tmp_393_reg_981464_reg is absorbed into DSP tmp_393_reg_981464_reg.
DSP Report: operator mul_ln1118_387_fu_1030_p2 is absorbed into DSP tmp_393_reg_981464_reg.
DSP Report: Generating DSP tmp_402_reg_981479_reg, operation Mode is: (A2*(B:0x51))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP tmp_402_reg_981479_reg.
DSP Report: register tmp_402_reg_981479_reg is absorbed into DSP tmp_402_reg_981479_reg.
DSP Report: operator mul_ln1118_400_fu_1210_p2 is absorbed into DSP tmp_402_reg_981479_reg.
DSP Report: Generating DSP mul_ln1118_403_fu_1069_p2, operation Mode is: A2*(B:0x3ffaf).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_403_fu_1069_p2.
DSP Report: operator mul_ln1118_403_fu_1069_p2 is absorbed into DSP mul_ln1118_403_fu_1069_p2.
DSP Report: Generating DSP mul_ln1118_301_fu_1198_p2, operation Mode is: A2*(B:0x34).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_301_fu_1198_p2.
DSP Report: operator mul_ln1118_301_fu_1198_p2 is absorbed into DSP mul_ln1118_301_fu_1198_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_1417_p2, operation Mode is: A2*(B:0x4f).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_84_fu_1417_p2.
DSP Report: operator mul_ln1118_84_fu_1417_p2 is absorbed into DSP mul_ln1118_84_fu_1417_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_1426_p2, operation Mode is: A2*(B:0x3ffca).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_96_fu_1426_p2.
DSP Report: operator mul_ln1118_96_fu_1426_p2 is absorbed into DSP mul_ln1118_96_fu_1426_p2.
DSP Report: Generating DSP mul_ln1118_353_fu_1170_p2, operation Mode is: A2*(B:0x3fd99).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_353_fu_1170_p2.
DSP Report: operator mul_ln1118_353_fu_1170_p2 is absorbed into DSP mul_ln1118_353_fu_1170_p2.
DSP Report: Generating DSP trunc_ln708_110_reg_981269_reg, operation Mode is: (A2*(B:0x3ff06))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP trunc_ln708_110_reg_981269_reg.
DSP Report: register trunc_ln708_110_reg_981269_reg is absorbed into DSP trunc_ln708_110_reg_981269_reg.
DSP Report: operator mul_ln1118_246_fu_1148_p2 is absorbed into DSP trunc_ln708_110_reg_981269_reg.
DSP Report: Generating DSP mul_ln1118_109_fu_1502_p2, operation Mode is: A2*(B:0x3ff1b).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_109_fu_1502_p2.
DSP Report: operator mul_ln1118_109_fu_1502_p2 is absorbed into DSP mul_ln1118_109_fu_1502_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_1409_p2, operation Mode is: A2*(B:0xe1).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_119_fu_1409_p2.
DSP Report: operator mul_ln1118_119_fu_1409_p2 is absorbed into DSP mul_ln1118_119_fu_1409_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_1535_p2, operation Mode is: A2*(B:0xec).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_83_fu_1535_p2.
DSP Report: operator mul_ln1118_83_fu_1535_p2 is absorbed into DSP mul_ln1118_83_fu_1535_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_1078_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_95_fu_1078_p2.
DSP Report: operator mul_ln1118_95_fu_1078_p2 is absorbed into DSP mul_ln1118_95_fu_1078_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_1531_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_224_fu_1531_p2.
DSP Report: operator mul_ln1118_224_fu_1531_p2 is absorbed into DSP mul_ln1118_224_fu_1531_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_1000_p2, operation Mode is: A2*(B:0x160).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_217_fu_1000_p2.
DSP Report: operator mul_ln1118_217_fu_1000_p2 is absorbed into DSP mul_ln1118_217_fu_1000_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_991_p2, operation Mode is: A2*(B:0x3fe85).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_228_fu_991_p2.
DSP Report: operator mul_ln1118_228_fu_991_p2 is absorbed into DSP mul_ln1118_228_fu_991_p2.
DSP Report: Generating DSP trunc_ln708_72_reg_981078_reg, operation Mode is: (A2*(B:0x6a))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP trunc_ln708_72_reg_981078_reg.
DSP Report: register trunc_ln708_72_reg_981078_reg is absorbed into DSP trunc_ln708_72_reg_981078_reg.
DSP Report: operator mul_ln1118_155_fu_1048_p2 is absorbed into DSP trunc_ln708_72_reg_981078_reg.
DSP Report: Generating DSP mul_ln1118_207_fu_1530_p2, operation Mode is: A2*(B:0x6a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_207_fu_1530_p2.
DSP Report: operator mul_ln1118_207_fu_1530_p2 is absorbed into DSP mul_ln1118_207_fu_1530_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_1065_p2, operation Mode is: A2*(B:0x37).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_122_fu_1065_p2.
DSP Report: operator mul_ln1118_122_fu_1065_p2 is absorbed into DSP mul_ln1118_122_fu_1065_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_1082_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_99_fu_1082_p2.
DSP Report: operator mul_ln1118_99_fu_1082_p2 is absorbed into DSP mul_ln1118_99_fu_1082_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_1331_p2, operation Mode is: A2*(B:0x4b).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_241_fu_1331_p2.
DSP Report: operator mul_ln1118_241_fu_1331_p2 is absorbed into DSP mul_ln1118_241_fu_1331_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_1346_p2, operation Mode is: A2*(B:0x3fdcb).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_108_fu_1346_p2.
DSP Report: operator mul_ln1118_108_fu_1346_p2 is absorbed into DSP mul_ln1118_108_fu_1346_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_1408_p2, operation Mode is: A2*(B:0x3f30f).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_118_fu_1408_p2.
DSP Report: operator mul_ln1118_118_fu_1408_p2 is absorbed into DSP mul_ln1118_118_fu_1408_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_1325_p2, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_161_fu_1325_p2.
DSP Report: operator mul_ln1118_161_fu_1325_p2 is absorbed into DSP mul_ln1118_161_fu_1325_p2.
DSP Report: Generating DSP tmp_273_reg_981189_reg, operation Mode is: (A2*(B:0x59))'.
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP tmp_273_reg_981189_reg.
DSP Report: register tmp_273_reg_981189_reg is absorbed into DSP tmp_273_reg_981189_reg.
DSP Report: operator mul_ln1118_212_fu_1342_p2 is absorbed into DSP tmp_273_reg_981189_reg.
DSP Report: Generating DSP mul_ln1118_129_fu_1389_p2, operation Mode is: A2*(B:0x1b).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_129_fu_1389_p2.
DSP Report: operator mul_ln1118_129_fu_1389_p2 is absorbed into DSP mul_ln1118_129_fu_1389_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_1133_p2, operation Mode is: A2*(B:0x3ffd7).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_117_fu_1133_p2.
DSP Report: operator mul_ln1118_117_fu_1133_p2 is absorbed into DSP mul_ln1118_117_fu_1133_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_1251_p2, operation Mode is: A2*(B:0x5e).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_252_fu_1251_p2.
DSP Report: operator mul_ln1118_252_fu_1251_p2 is absorbed into DSP mul_ln1118_252_fu_1251_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_1542_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_242_fu_1542_p2.
DSP Report: operator mul_ln1118_242_fu_1542_p2 is absorbed into DSP mul_ln1118_242_fu_1542_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_1388_p2, operation Mode is: A2*(B:0x1d).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_112_fu_1388_p2.
DSP Report: operator mul_ln1118_112_fu_1388_p2 is absorbed into DSP mul_ln1118_112_fu_1388_p2.
DSP Report: Generating DSP mul_ln1118_305_fu_1549_p2, operation Mode is: A2*(B:0x3ffd3).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_305_fu_1549_p2.
DSP Report: operator mul_ln1118_305_fu_1549_p2 is absorbed into DSP mul_ln1118_305_fu_1549_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_1038_p2, operation Mode is: A2*(B:0x3f994).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_111_fu_1038_p2.
DSP Report: operator mul_ln1118_111_fu_1038_p2 is absorbed into DSP mul_ln1118_111_fu_1038_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_1374_p2, operation Mode is: A2*(B:0x3ff97).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_206_fu_1374_p2.
DSP Report: operator mul_ln1118_206_fu_1374_p2 is absorbed into DSP mul_ln1118_206_fu_1374_p2.
DSP Report: Generating DSP mul_ln1118_306_fu_1276_p2, operation Mode is: A2*(B:0x3ff68).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_306_fu_1276_p2.
DSP Report: operator mul_ln1118_306_fu_1276_p2 is absorbed into DSP mul_ln1118_306_fu_1276_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_1312_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_262_fu_1312_p2.
DSP Report: operator mul_ln1118_262_fu_1312_p2 is absorbed into DSP mul_ln1118_262_fu_1312_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_1001_p2, operation Mode is: A2*(B:0x19).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_218_fu_1001_p2.
DSP Report: operator mul_ln1118_218_fu_1001_p2 is absorbed into DSP mul_ln1118_218_fu_1001_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_1310_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_260_fu_1310_p2.
DSP Report: operator mul_ln1118_260_fu_1310_p2 is absorbed into DSP mul_ln1118_260_fu_1310_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_1469_p2, operation Mode is: A2*(B:0x2f).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_269_fu_1469_p2.
DSP Report: operator mul_ln1118_269_fu_1469_p2 is absorbed into DSP mul_ln1118_269_fu_1469_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_1498_p2, operation Mode is: A2*(B:0x29).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_247_fu_1498_p2.
DSP Report: operator mul_ln1118_247_fu_1498_p2 is absorbed into DSP mul_ln1118_247_fu_1498_p2.
DSP Report: Generating DSP mul_ln1118_215_fu_998_p2, operation Mode is: A2*(B:0x16).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_215_fu_998_p2.
DSP Report: operator mul_ln1118_215_fu_998_p2 is absorbed into DSP mul_ln1118_215_fu_998_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_1040_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_264_fu_1040_p2.
DSP Report: operator mul_ln1118_264_fu_1040_p2 is absorbed into DSP mul_ln1118_264_fu_1040_p2.
DSP Report: Generating DSP mul_ln1118_276_fu_1431_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_276_fu_1431_p2.
DSP Report: operator mul_ln1118_276_fu_1431_p2 is absorbed into DSP mul_ln1118_276_fu_1431_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_1305_p2, operation Mode is: A2*(B:0x3ffc7).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_255_fu_1305_p2.
DSP Report: operator mul_ln1118_255_fu_1305_p2 is absorbed into DSP mul_ln1118_255_fu_1305_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_1035_p2, operation Mode is: A2*(B:0x99).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_266_fu_1035_p2.
DSP Report: operator mul_ln1118_266_fu_1035_p2 is absorbed into DSP mul_ln1118_266_fu_1035_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_1527_p2, operation Mode is: A2*(B:0x58).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_219_fu_1527_p2.
DSP Report: operator mul_ln1118_219_fu_1527_p2 is absorbed into DSP mul_ln1118_219_fu_1527_p2.
DSP Report: Generating DSP mul_ln1118_398_fu_1208_p2, operation Mode is: A2*(B:0x3feed).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_398_fu_1208_p2.
DSP Report: operator mul_ln1118_398_fu_1208_p2 is absorbed into DSP mul_ln1118_398_fu_1208_p2.
DSP Report: Generating DSP mul_ln1118_413_fu_1271_p2, operation Mode is: A2*(B:0x3fe92).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_413_fu_1271_p2.
DSP Report: operator mul_ln1118_413_fu_1271_p2 is absorbed into DSP mul_ln1118_413_fu_1271_p2.
DSP Report: Generating DSP mul_ln1118_351_fu_1515_p2, operation Mode is: A2*(B:0x3ffd2).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_351_fu_1515_p2.
DSP Report: operator mul_ln1118_351_fu_1515_p2 is absorbed into DSP mul_ln1118_351_fu_1515_p2.
DSP Report: Generating DSP mul_ln1118_366_fu_1569_p2, operation Mode is: A2*(B:0x3ffba).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_366_fu_1569_p2.
DSP Report: operator mul_ln1118_366_fu_1569_p2 is absorbed into DSP mul_ln1118_366_fu_1569_p2.
DSP Report: Generating DSP mul_ln1118_376_fu_1500_p2, operation Mode is: A2*(B:0x25).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_376_fu_1500_p2.
DSP Report: operator mul_ln1118_376_fu_1500_p2 is absorbed into DSP mul_ln1118_376_fu_1500_p2.
DSP Report: Generating DSP mul_ln1118_361_fu_1177_p2, operation Mode is: A2*(B:0xab).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_361_fu_1177_p2.
DSP Report: operator mul_ln1118_361_fu_1177_p2 is absorbed into DSP mul_ln1118_361_fu_1177_p2.
DSP Report: Generating DSP mul_ln1118_375_fu_1572_p2, operation Mode is: A2*(B:0x3ff8f).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_375_fu_1572_p2.
DSP Report: operator mul_ln1118_375_fu_1572_p2 is absorbed into DSP mul_ln1118_375_fu_1572_p2.
DSP Report: Generating DSP mul_ln1118_332_fu_988_p2, operation Mode is: A2*(B:0x3ff6e).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_332_fu_988_p2.
DSP Report: operator mul_ln1118_332_fu_988_p2 is absorbed into DSP mul_ln1118_332_fu_988_p2.
DSP Report: Generating DSP mul_ln1118_346_fu_1510_p2, operation Mode is: A2*(B:0x34).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_346_fu_1510_p2.
DSP Report: operator mul_ln1118_346_fu_1510_p2 is absorbed into DSP mul_ln1118_346_fu_1510_p2.
DSP Report: Generating DSP tmp_410_reg_981504_reg, operation Mode is: (A2*(B:0x3ffc9))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP tmp_410_reg_981504_reg.
DSP Report: register tmp_410_reg_981504_reg is absorbed into DSP tmp_410_reg_981504_reg.
DSP Report: operator mul_ln1118_409_fu_1366_p2 is absorbed into DSP tmp_410_reg_981504_reg.
DSP Report: Generating DSP trunc_ln708_186_reg_981384_reg, operation Mode is: (A2*(B:0xc2))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP trunc_ln708_186_reg_981384_reg.
DSP Report: register trunc_ln708_186_reg_981384_reg is absorbed into DSP trunc_ln708_186_reg_981384_reg.
DSP Report: operator mul_ln1118_347_fu_1511_p2 is absorbed into DSP trunc_ln708_186_reg_981384_reg.
DSP Report: Generating DSP mul_ln1118_377_fu_1227_p2, operation Mode is: A2*(B:0xd5).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_377_fu_1227_p2.
DSP Report: operator mul_ln1118_377_fu_1227_p2 is absorbed into DSP mul_ln1118_377_fu_1227_p2.
DSP Report: Generating DSP mul_ln1118_394_fu_1131_p2, operation Mode is: A2*(B:0x3ff67).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_394_fu_1131_p2.
DSP Report: operator mul_ln1118_394_fu_1131_p2 is absorbed into DSP mul_ln1118_394_fu_1131_p2.
DSP Report: Generating DSP mul_ln1118_321_fu_1015_p2, operation Mode is: A2*(B:0x3ff9e).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_321_fu_1015_p2.
DSP Report: operator mul_ln1118_321_fu_1015_p2 is absorbed into DSP mul_ln1118_321_fu_1015_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_1556_p2, operation Mode is: A2*(B:0x3fec3).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_334_fu_1556_p2.
DSP Report: operator mul_ln1118_334_fu_1556_p2 is absorbed into DSP mul_ln1118_334_fu_1556_p2.
DSP Report: Generating DSP tmp_411_reg_981509_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP tmp_411_reg_981509_reg.
DSP Report: register tmp_411_reg_981509_reg is absorbed into DSP tmp_411_reg_981509_reg.
DSP Report: operator mul_ln1118_410_fu_1579_p2 is absorbed into DSP tmp_411_reg_981509_reg.
DSP Report: Generating DSP mul_ln1118_378_fu_1575_p2, operation Mode is: A2*(B:0x3a).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_378_fu_1575_p2.
DSP Report: operator mul_ln1118_378_fu_1575_p2 is absorbed into DSP mul_ln1118_378_fu_1575_p2.
DSP Report: Generating DSP mul_ln1118_395_fu_1202_p2, operation Mode is: A2*(B:0x3fe3e).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_395_fu_1202_p2.
DSP Report: operator mul_ln1118_395_fu_1202_p2 is absorbed into DSP mul_ln1118_395_fu_1202_p2.
DSP Report: Generating DSP tmp_360_reg_981349_reg, operation Mode is: (A2*(B:0x57))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP tmp_360_reg_981349_reg.
DSP Report: register tmp_360_reg_981349_reg is absorbed into DSP tmp_360_reg_981349_reg.
DSP Report: operator mul_ln1118_322_fu_1171_p2 is absorbed into DSP tmp_360_reg_981349_reg.
DSP Report: Generating DSP mul_ln1118_348_fu_1512_p2, operation Mode is: A2*(B:0x3ffcf).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_348_fu_1512_p2.
DSP Report: operator mul_ln1118_348_fu_1512_p2 is absorbed into DSP mul_ln1118_348_fu_1512_p2.
DSP Report: Generating DSP tmp_408_reg_981489_reg, operation Mode is: (A2*(B:0x3ff96))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP tmp_408_reg_981489_reg.
DSP Report: register tmp_408_reg_981489_reg is absorbed into DSP tmp_408_reg_981489_reg.
DSP Report: operator mul_ln1118_407_fu_1111_p2 is absorbed into DSP tmp_408_reg_981489_reg.
DSP Report: Generating DSP trunc_ln708_166_reg_981339_reg, operation Mode is: (A2*(B:0xa8))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP trunc_ln708_166_reg_981339_reg.
DSP Report: register trunc_ln708_166_reg_981339_reg is absorbed into DSP trunc_ln708_166_reg_981339_reg.
DSP Report: operator mul_ln1118_319_fu_1479_p2 is absorbed into DSP trunc_ln708_166_reg_981339_reg.
DSP Report: Generating DSP mul_ln1118_345_fu_1509_p2, operation Mode is: A2*(B:0x13).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_345_fu_1509_p2.
DSP Report: operator mul_ln1118_345_fu_1509_p2 is absorbed into DSP mul_ln1118_345_fu_1509_p2.
DSP Report: Generating DSP mul_ln1118_360_fu_1215_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_360_fu_1215_p2.
DSP Report: operator mul_ln1118_360_fu_1215_p2 is absorbed into DSP mul_ln1118_360_fu_1215_p2.
DSP Report: Generating DSP mul_ln1118_374_fu_1224_p2, operation Mode is: A2*(B:0x92).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_374_fu_1224_p2.
DSP Report: operator mul_ln1118_374_fu_1224_p2 is absorbed into DSP mul_ln1118_374_fu_1224_p2.
DSP Report: Generating DSP mul_ln1118_392_fu_1476_p2, operation Mode is: A2*(B:0x2f).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_392_fu_1476_p2.
DSP Report: operator mul_ln1118_392_fu_1476_p2 is absorbed into DSP mul_ln1118_392_fu_1476_p2.
DSP Report: Generating DSP trunc_ln708_192_reg_981414_reg, operation Mode is: (A2*(B:0x46))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP trunc_ln708_192_reg_981414_reg.
DSP Report: register trunc_ln708_192_reg_981414_reg is absorbed into DSP trunc_ln708_192_reg_981414_reg.
DSP Report: operator mul_ln1118_359_fu_1059_p2 is absorbed into DSP trunc_ln708_192_reg_981414_reg.
DSP Report: Generating DSP trunc_ln708_204_reg_981444_reg, operation Mode is: (A2*(B:0x3ff64))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP trunc_ln708_204_reg_981444_reg.
DSP Report: register trunc_ln708_204_reg_981444_reg is absorbed into DSP trunc_ln708_204_reg_981444_reg.
DSP Report: operator mul_ln1118_373_fu_1570_p2 is absorbed into DSP trunc_ln708_204_reg_981444_reg.
DSP Report: Generating DSP mul_ln1118_391_fu_1475_p2, operation Mode is: A2*(B:0xde).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_391_fu_1475_p2.
DSP Report: operator mul_ln1118_391_fu_1475_p2 is absorbed into DSP mul_ln1118_391_fu_1475_p2.
DSP Report: Generating DSP mul_ln1118_406_fu_1149_p2, operation Mode is: A2*(B:0x197).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_406_fu_1149_p2.
DSP Report: operator mul_ln1118_406_fu_1149_p2 is absorbed into DSP mul_ln1118_406_fu_1149_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_987_p2, operation Mode is: A2*(B:0xb3).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_331_fu_987_p2.
DSP Report: operator mul_ln1118_331_fu_987_p2 is absorbed into DSP mul_ln1118_331_fu_987_p2.
DSP Report: Generating DSP mul_ln1118_399_fu_1209_p2, operation Mode is: A2*(B:0x3fee1).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_399_fu_1209_p2.
DSP Report: operator mul_ln1118_399_fu_1209_p2 is absorbed into DSP mul_ln1118_399_fu_1209_p2.
DSP Report: Generating DSP mul_ln1118_339_fu_1172_p2, operation Mode is: A2*(B:0x5e9).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_339_fu_1172_p2.
DSP Report: operator mul_ln1118_339_fu_1172_p2 is absorbed into DSP mul_ln1118_339_fu_1172_p2.
DSP Report: Generating DSP mul_ln1118_352_fu_968_p2, operation Mode is: A2*(B:0x3fa03).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_352_fu_968_p2.
DSP Report: operator mul_ln1118_352_fu_968_p2 is absorbed into DSP mul_ln1118_352_fu_968_p2.
DSP Report: Generating DSP mul_ln1118_367_fu_1143_p2, operation Mode is: A2*(B:0x23d).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_367_fu_1143_p2.
DSP Report: operator mul_ln1118_367_fu_1143_p2 is absorbed into DSP mul_ln1118_367_fu_1143_p2.
DSP Report: Generating DSP mul_ln1118_382_fu_969_p2, operation Mode is: A2*(B:0xb7).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_382_fu_969_p2.
DSP Report: operator mul_ln1118_382_fu_969_p2 is absorbed into DSP mul_ln1118_382_fu_969_p2.
DSP Report: Generating DSP mul_ln1118_314_fu_1281_p2, operation Mode is: A2*(B:0x3ff5d).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_314_fu_1281_p2.
DSP Report: operator mul_ln1118_314_fu_1281_p2 is absorbed into DSP mul_ln1118_314_fu_1281_p2.
DSP Report: Generating DSP mul_ln1118_327_fu_1458_p2, operation Mode is: A2*(B:0x31a).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_327_fu_1458_p2.
DSP Report: operator mul_ln1118_327_fu_1458_p2 is absorbed into DSP mul_ln1118_327_fu_1458_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_1376_p2, operation Mode is: A2*(B:0x3ff74).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_383_fu_1376_p2.
DSP Report: operator mul_ln1118_383_fu_1376_p2 is absorbed into DSP mul_ln1118_383_fu_1376_p2.
DSP Report: Generating DSP mul_ln1118_354_fu_1244_p2, operation Mode is: A2*(B:0x3ffcd).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_354_fu_1244_p2.
DSP Report: operator mul_ln1118_354_fu_1244_p2 is absorbed into DSP mul_ln1118_354_fu_1244_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_1492_p2, operation Mode is: A2*(B:0x3ff68).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_368_fu_1492_p2.
DSP Report: operator mul_ln1118_368_fu_1492_p2 is absorbed into DSP mul_ln1118_368_fu_1492_p2.
DSP Report: Generating DSP mul_ln1118_358_fu_1485_p2, operation Mode is: A2*(B:0x9c).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_358_fu_1485_p2.
DSP Report: operator mul_ln1118_358_fu_1485_p2 is absorbed into DSP mul_ln1118_358_fu_1485_p2.
DSP Report: Generating DSP mul_ln1118_357_fu_1329_p2, operation Mode is: A2*(B:0xc2).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_357_fu_1329_p2.
DSP Report: operator mul_ln1118_357_fu_1329_p2 is absorbed into DSP mul_ln1118_357_fu_1329_p2.
DSP Report: Generating DSP mul_ln1118_372_fu_1222_p2, operation Mode is: A2*(B:0xb2).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_372_fu_1222_p2.
DSP Report: operator mul_ln1118_372_fu_1222_p2 is absorbed into DSP mul_ln1118_372_fu_1222_p2.
DSP Report: Generating DSP mul_ln1118_330_fu_1074_p2, operation Mode is: A2*(B:0x8b).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_330_fu_1074_p2.
DSP Report: operator mul_ln1118_330_fu_1074_p2 is absorbed into DSP mul_ln1118_330_fu_1074_p2.
DSP Report: Generating DSP mul_ln1118_344_fu_1119_p2, operation Mode is: A2*(B:0x3ff9f).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_344_fu_1119_p2.
DSP Report: operator mul_ln1118_344_fu_1119_p2 is absorbed into DSP mul_ln1118_344_fu_1119_p2.
DSP Report: Generating DSP mul_ln1118_384_fu_1087_p2, operation Mode is: A2*(B:0x4f).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_384_fu_1087_p2.
DSP Report: operator mul_ln1118_384_fu_1087_p2 is absorbed into DSP mul_ln1118_384_fu_1087_p2.
DSP Report: Generating DSP mul_ln1118_401_fu_1211_p2, operation Mode is: A2*(B:0x73).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_401_fu_1211_p2.
DSP Report: operator mul_ln1118_401_fu_1211_p2 is absorbed into DSP mul_ln1118_401_fu_1211_p2.
DSP Report: Generating DSP trunc_ln708_195_reg_981424_reg, operation Mode is: (A2*(B:0x3ff4e))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP trunc_ln708_195_reg_981424_reg.
DSP Report: register trunc_ln708_195_reg_981424_reg is absorbed into DSP trunc_ln708_195_reg_981424_reg.
DSP Report: operator mul_ln1118_364_fu_1451_p2 is absorbed into DSP trunc_ln708_195_reg_981424_reg.
DSP Report: Generating DSP trunc_ln708_209_reg_981449_reg, operation Mode is: (A2*(B:0x3ffcb))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP trunc_ln708_209_reg_981449_reg.
DSP Report: register trunc_ln708_209_reg_981449_reg is absorbed into DSP trunc_ln708_209_reg_981449_reg.
DSP Report: operator mul_ln1118_379_fu_1229_p2 is absorbed into DSP trunc_ln708_209_reg_981449_reg.
DSP Report: Generating DSP mul_ln1118_396_fu_1206_p2, operation Mode is: A2*(B:0x3ffa3).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_396_fu_1206_p2.
DSP Report: operator mul_ln1118_396_fu_1206_p2 is absorbed into DSP mul_ln1118_396_fu_1206_p2.
DSP Report: Generating DSP mul_ln1118_335_fu_1324_p2, operation Mode is: A2*(B:0x6f).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_335_fu_1324_p2.
DSP Report: operator mul_ln1118_335_fu_1324_p2 is absorbed into DSP mul_ln1118_335_fu_1324_p2.
DSP Report: Generating DSP mul_ln1118_315_fu_1243_p2, operation Mode is: A2*(B:0x3ff44).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_315_fu_1243_p2.
DSP Report: operator mul_ln1118_315_fu_1243_p2 is absorbed into DSP mul_ln1118_315_fu_1243_p2.
DSP Report: Generating DSP mul_ln1118_329_fu_1259_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_329_fu_1259_p2.
DSP Report: operator mul_ln1118_329_fu_1259_p2 is absorbed into DSP mul_ln1118_329_fu_1259_p2.
DSP Report: Generating DSP mul_ln1118_412_fu_1503_p2, operation Mode is: A2*(B:0x3ffad).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_412_fu_1503_p2.
DSP Report: operator mul_ln1118_412_fu_1503_p2 is absorbed into DSP mul_ln1118_412_fu_1503_p2.
DSP Report: Generating DSP trunc_ln708_222_reg_981514_reg, operation Mode is: (A2*(B:0x97))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP trunc_ln708_222_reg_981514_reg.
DSP Report: register trunc_ln708_222_reg_981514_reg is absorbed into DSP trunc_ln708_222_reg_981514_reg.
DSP Report: operator mul_ln1118_411_fu_1347_p2 is absorbed into DSP trunc_ln708_222_reg_981514_reg.
DSP Report: Generating DSP trunc_ln708_187_reg_981394_reg, operation Mode is: (A2*(B:0x3ff6b))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP trunc_ln708_187_reg_981394_reg.
DSP Report: register trunc_ln708_187_reg_981394_reg is absorbed into DSP trunc_ln708_187_reg_981394_reg.
DSP Report: operator mul_ln1118_350_fu_966_p2 is absorbed into DSP trunc_ln708_187_reg_981394_reg.
DSP Report: Generating DSP trunc_ln708_197_reg_981434_reg, operation Mode is: (A2*(B:0x3ff92))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP trunc_ln708_197_reg_981434_reg.
DSP Report: register trunc_ln708_197_reg_981434_reg is absorbed into DSP trunc_ln708_197_reg_981434_reg.
DSP Report: operator mul_ln1118_365_fu_1219_p2 is absorbed into DSP trunc_ln708_197_reg_981434_reg.
DSP Report: Generating DSP mul_ln1118_381_fu_1452_p2, operation Mode is: A2*(B:0x6f).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_381_fu_1452_p2.
DSP Report: operator mul_ln1118_381_fu_1452_p2 is absorbed into DSP mul_ln1118_381_fu_1452_p2.
DSP Report: Generating DSP mul_ln1118_324_fu_1254_p2, operation Mode is: A2*(B:0x47).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_324_fu_1254_p2.
DSP Report: operator mul_ln1118_324_fu_1254_p2 is absorbed into DSP mul_ln1118_324_fu_1254_p2.
DSP Report: Generating DSP mul_ln1118_337_fu_1248_p2, operation Mode is: A2*(B:0x255).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_337_fu_1248_p2.
DSP Report: operator mul_ln1118_337_fu_1248_p2 is absorbed into DSP mul_ln1118_337_fu_1248_p2.
DSP Report: Generating DSP mul_ln1118_349_fu_1239_p2, operation Mode is: A2*(B:0x3fdee).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_349_fu_1239_p2.
DSP Report: operator mul_ln1118_349_fu_1239_p2 is absorbed into DSP mul_ln1118_349_fu_1239_p2.
DSP Report: Generating DSP mul_ln1118_380_fu_1490_p2, operation Mode is: A2*(B:0x3ff3d).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_380_fu_1490_p2.
DSP Report: operator mul_ln1118_380_fu_1490_p2 is absorbed into DSP mul_ln1118_380_fu_1490_p2.
DSP Report: Generating DSP mul_ln1118_397_fu_1207_p2, operation Mode is: A2*(B:0x3ff4d).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_397_fu_1207_p2.
DSP Report: operator mul_ln1118_397_fu_1207_p2 is absorbed into DSP mul_ln1118_397_fu_1207_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_1253_p2, operation Mode is: A2*(B:0x3ff3c).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_323_fu_1253_p2.
DSP Report: operator mul_ln1118_323_fu_1253_p2 is absorbed into DSP mul_ln1118_323_fu_1253_p2.
DSP Report: Generating DSP mul_ln1118_336_fu_1286_p2, operation Mode is: A2*(B:0x3ffa1).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_336_fu_1286_p2.
DSP Report: operator mul_ln1118_336_fu_1286_p2 is absorbed into DSP mul_ln1118_336_fu_1286_p2.
DSP Report: Generating DSP trunc_ln708_200_reg_981439_reg, operation Mode is: (A2*(B:0x3ff8d))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP trunc_ln708_200_reg_981439_reg.
DSP Report: register trunc_ln708_200_reg_981439_reg is absorbed into DSP trunc_ln708_200_reg_981439_reg.
DSP Report: operator mul_ln1118_369_fu_1566_p2 is absorbed into DSP trunc_ln708_200_reg_981439_reg.
DSP Report: Generating DSP trunc_ln708_215_reg_981459_reg, operation Mode is: (A2*(B:0x3ff75))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP trunc_ln708_215_reg_981459_reg.
DSP Report: register trunc_ln708_215_reg_981459_reg is absorbed into DSP trunc_ln708_215_reg_981459_reg.
DSP Report: operator mul_ln1118_385_fu_1494_p2 is absorbed into DSP trunc_ln708_215_reg_981459_reg.
DSP Report: Generating DSP mul_ln1118_402_fu_1301_p2, operation Mode is: A2*(B:0x99).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_402_fu_1301_p2.
DSP Report: operator mul_ln1118_402_fu_1301_p2 is absorbed into DSP mul_ln1118_402_fu_1301_p2.
DSP Report: Generating DSP mul_ln1118_355_fu_1245_p2, operation Mode is: A2*(B:0x36).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_355_fu_1245_p2.
DSP Report: operator mul_ln1118_355_fu_1245_p2 is absorbed into DSP mul_ln1118_355_fu_1245_p2.
DSP Report: Generating DSP tmp_371_reg_981379_reg, operation Mode is: (A2*(B:0x3ffbd))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP tmp_371_reg_981379_reg.
DSP Report: register tmp_371_reg_981379_reg is absorbed into DSP tmp_371_reg_981379_reg.
DSP Report: operator mul_ln1118_342_fu_1252_p2 is absorbed into DSP tmp_371_reg_981379_reg.
DSP Report: Generating DSP mul_ln1118_386_fu_1456_p2, operation Mode is: A2*(B:0x3ffcf).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_386_fu_1456_p2.
DSP Report: operator mul_ln1118_386_fu_1456_p2 is absorbed into DSP mul_ln1118_386_fu_1456_p2.
DSP Report: Generating DSP tmp_381_reg_981409_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP tmp_381_reg_981409_reg.
DSP Report: register tmp_381_reg_981409_reg is absorbed into DSP tmp_381_reg_981409_reg.
DSP Report: operator mul_ln1118_356_fu_1561_p2 is absorbed into DSP tmp_381_reg_981409_reg.
DSP Report: Generating DSP mul_ln1118_343_fu_1545_p2, operation Mode is: A2*(B:0xce).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_343_fu_1545_p2.
DSP Report: operator mul_ln1118_343_fu_1545_p2 is absorbed into DSP mul_ln1118_343_fu_1545_p2.
DSP Report: Generating DSP mul_ln1118_371_fu_1221_p2, operation Mode is: A2*(B:0x3ff94).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_371_fu_1221_p2.
DSP Report: operator mul_ln1118_371_fu_1221_p2 is absorbed into DSP mul_ln1118_371_fu_1221_p2.
DSP Report: Generating DSP mul_ln1118_388_fu_1380_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_388_fu_1380_p2.
DSP Report: operator mul_ln1118_388_fu_1380_p2 is absorbed into DSP mul_ln1118_388_fu_1380_p2.
DSP Report: Generating DSP mul_ln1118_370_fu_1220_p2, operation Mode is: A2*(B:0x3ffd1).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_370_fu_1220_p2.
DSP Report: operator mul_ln1118_370_fu_1220_p2 is absorbed into DSP mul_ln1118_370_fu_1220_p2.
INFO: [Synth 8-3886] merging instance 'sext_ln203_344_reg_981494_reg[20]' (FDE) to 'sext_ln203_344_reg_981494_reg[21]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[1]' (FDE) to 'trunc_ln708_77_reg_981114_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[2]' (FDE) to 'trunc_ln708_77_reg_981114_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[3]' (FDE) to 'trunc_ln708_77_reg_981114_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[4]' (FDE) to 'trunc_ln708_77_reg_981114_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[5]' (FDE) to 'trunc_ln708_77_reg_981114_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[6]' (FDE) to 'trunc_ln708_77_reg_981114_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[7]' (FDE) to 'trunc_ln708_77_reg_981114_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[8]' (FDE) to 'trunc_ln708_77_reg_981114_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[9]' (FDE) to 'trunc_ln708_77_reg_981114_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[10]' (FDE) to 'trunc_ln708_77_reg_981114_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[11]' (FDE) to 'trunc_ln708_77_reg_981114_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[12]' (FDE) to 'trunc_ln708_77_reg_981114_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[13]' (FDE) to 'trunc_ln708_77_reg_981114_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_75_reg_981104_reg[14]' (FDE) to 'trunc_ln708_77_reg_981114_reg[13]'
DSP Report: Generating DSP mul_ln1118_147_fu_900_p2, operation Mode is: A*(B:0x340).
DSP Report: operator mul_ln1118_147_fu_900_p2 is absorbed into DSP mul_ln1118_147_fu_900_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_992_p2, operation Mode is: A*(B:0xf2).
DSP Report: operator mul_ln1118_161_fu_992_p2 is absorbed into DSP mul_ln1118_161_fu_992_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_1056_p2, operation Mode is: A*(B:0x3fa71).
DSP Report: operator mul_ln1118_262_fu_1056_p2 is absorbed into DSP mul_ln1118_262_fu_1056_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_1099_p2, operation Mode is: A*(B:0x3fc62).
DSP Report: operator mul_ln1118_248_fu_1099_p2 is absorbed into DSP mul_ln1118_248_fu_1099_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_862_p2, operation Mode is: A*(B:0x3fe8a).
DSP Report: operator mul_ln1118_177_fu_862_p2 is absorbed into DSP mul_ln1118_177_fu_862_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_958_p2, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_ln1118_192_fu_958_p2 is absorbed into DSP mul_ln1118_192_fu_958_p2.
DSP Report: Generating DSP mul_ln1118_162_fu_980_p2, operation Mode is: A*(B:0x3f524).
DSP Report: operator mul_ln1118_162_fu_980_p2 is absorbed into DSP mul_ln1118_162_fu_980_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1009_p2, operation Mode is: A*(B:0x3f797).
DSP Report: operator mul_ln1118_39_fu_1009_p2 is absorbed into DSP mul_ln1118_39_fu_1009_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_1060_p2, operation Mode is: A*(B:0x686).
DSP Report: operator mul_ln1118_53_fu_1060_p2 is absorbed into DSP mul_ln1118_53_fu_1060_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_1019_p2, operation Mode is: A*(B:0xecd).
DSP Report: operator mul_ln1118_25_fu_1019_p2 is absorbed into DSP mul_ln1118_25_fu_1019_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_1086_p2, operation Mode is: A*(B:0x267).
DSP Report: operator mul_ln1118_68_fu_1086_p2 is absorbed into DSP mul_ln1118_68_fu_1086_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_853_p2, operation Mode is: A*(B:0x3fb75).
DSP Report: operator mul_ln1118_81_fu_853_p2 is absorbed into DSP mul_ln1118_81_fu_853_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_837_p2, operation Mode is: A*(B:0xb6b).
DSP Report: operator mul_ln1118_136_fu_837_p2 is absorbed into DSP mul_ln1118_136_fu_837_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_906_p2, operation Mode is: A*(B:0x3fe53).
DSP Report: operator mul_ln1118_148_fu_906_p2 is absorbed into DSP mul_ln1118_148_fu_906_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_856_p2, operation Mode is: A*(B:0x3fcf8).
DSP Report: operator mul_ln1118_12_fu_856_p2 is absorbed into DSP mul_ln1118_12_fu_856_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_865_p2, operation Mode is: A*(B:0x57e).
DSP Report: operator mul_ln1118_272_fu_865_p2 is absorbed into DSP mul_ln1118_272_fu_865_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_922_p2, operation Mode is: A*(B:0x6d9).
DSP Report: operator mul_ln1118_257_fu_922_p2 is absorbed into DSP mul_ln1118_257_fu_922_p2.
DSP Report: Generating DSP mul_ln1118_172_fu_899_p2, operation Mode is: A*(B:0x3ef0d).
DSP Report: operator mul_ln1118_172_fu_899_p2 is absorbed into DSP mul_ln1118_172_fu_899_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_997_p2, operation Mode is: A*(B:0x75).
DSP Report: operator mul_ln1118_48_fu_997_p2 is absorbed into DSP mul_ln1118_48_fu_997_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_876_p2, operation Mode is: A*(B:0x3cee8).
DSP Report: operator mul_ln1118_63_fu_876_p2 is absorbed into DSP mul_ln1118_63_fu_876_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_1041_p2, operation Mode is: A*(B:0x3f39e).
DSP Report: operator mul_ln1118_35_fu_1041_p2 is absorbed into DSP mul_ln1118_35_fu_1041_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_957_p2, operation Mode is: A*(B:0x3ee86).
DSP Report: operator mul_ln1118_76_fu_957_p2 is absorbed into DSP mul_ln1118_76_fu_957_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_1001_p2, operation Mode is: A*(B:0x3ea).
DSP Report: operator mul_ln1118_89_fu_1001_p2 is absorbed into DSP mul_ln1118_89_fu_1001_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_1118_p2, operation Mode is: A*(B:0xae6).
DSP Report: operator mul_ln1118_143_fu_1118_p2 is absorbed into DSP mul_ln1118_143_fu_1118_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_956_p2, operation Mode is: A*(B:0x3e9e7).
DSP Report: operator mul_ln1118_157_fu_956_p2 is absorbed into DSP mul_ln1118_157_fu_956_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_1066_p2, operation Mode is: A*(B:0x242).
DSP Report: operator mul_ln1118_52_fu_1066_p2 is absorbed into DSP mul_ln1118_52_fu_1066_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_846_p2, operation Mode is: A*(B:0x637).
DSP Report: operator mul_ln1118_67_fu_846_p2 is absorbed into DSP mul_ln1118_67_fu_846_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_988_p2, operation Mode is: A*(B:0x3f67b).
DSP Report: operator mul_ln1118_263_fu_988_p2 is absorbed into DSP mul_ln1118_263_fu_988_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_950_p2, operation Mode is: A*(B:0x3fd8f).
DSP Report: operator mul_ln1118_249_fu_950_p2 is absorbed into DSP mul_ln1118_249_fu_950_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_962_p2, operation Mode is: A*(B:0x11b).
DSP Report: operator mul_ln1118_163_fu_962_p2 is absorbed into DSP mul_ln1118_163_fu_962_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_1111_p2, operation Mode is: A*(B:0xcc).
DSP Report: operator mul_ln1118_40_fu_1111_p2 is absorbed into DSP mul_ln1118_40_fu_1111_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_1024_p2, operation Mode is: A*(B:0x614).
DSP Report: operator mul_ln1118_54_fu_1024_p2 is absorbed into DSP mul_ln1118_54_fu_1024_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_1089_p2, operation Mode is: A*(B:0x3eef9).
DSP Report: operator mul_ln1118_26_fu_1089_p2 is absorbed into DSP mul_ln1118_26_fu_1089_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_923_p2, operation Mode is: A*(B:0x19b).
DSP Report: operator mul_ln1118_69_fu_923_p2 is absorbed into DSP mul_ln1118_69_fu_923_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_879_p2, operation Mode is: A*(B:0x558).
DSP Report: operator mul_ln1118_82_fu_879_p2 is absorbed into DSP mul_ln1118_82_fu_879_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_864_p2, operation Mode is: A*(B:0x3fa).
DSP Report: operator mul_ln1118_149_fu_864_p2 is absorbed into DSP mul_ln1118_149_fu_864_p2.
DSP Report: Generating DSP mul_ln1118_fu_825_p2, operation Mode is: A*(B:0x9a).
DSP Report: operator mul_ln1118_fu_825_p2 is absorbed into DSP mul_ln1118_fu_825_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_901_p2, operation Mode is: A*(B:0xdb).
DSP Report: operator mul_ln1118_13_fu_901_p2 is absorbed into DSP mul_ln1118_13_fu_901_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_994_p2, operation Mode is: A*(B:0x411).
DSP Report: operator mul_ln1118_264_fu_994_p2 is absorbed into DSP mul_ln1118_264_fu_994_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_982_p2, operation Mode is: A*(B:0x213).
DSP Report: operator mul_ln1118_250_fu_982_p2 is absorbed into DSP mul_ln1118_250_fu_982_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_984_p2, operation Mode is: A*(B:0x3feb4).
DSP Report: operator mul_ln1118_179_fu_984_p2 is absorbed into DSP mul_ln1118_179_fu_984_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_1006_p2, operation Mode is: A*(B:0x3fd1e).
DSP Report: operator mul_ln1118_194_fu_1006_p2 is absorbed into DSP mul_ln1118_194_fu_1006_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_1057_p2, operation Mode is: A*(B:0x450).
DSP Report: operator mul_ln1118_164_fu_1057_p2 is absorbed into DSP mul_ln1118_164_fu_1057_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_931_p2, operation Mode is: A*(B:0x49f).
DSP Report: operator mul_ln1118_41_fu_931_p2 is absorbed into DSP mul_ln1118_41_fu_931_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_1000_p2, operation Mode is: A*(B:0x3f08e).
DSP Report: operator mul_ln1118_55_fu_1000_p2 is absorbed into DSP mul_ln1118_55_fu_1000_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_892_p2, operation Mode is: A*(B:0x3f3a0).
DSP Report: operator mul_ln1118_27_fu_892_p2 is absorbed into DSP mul_ln1118_27_fu_892_p2.
DSP Report: Generating DSP mul_ln1118_70_fu_1087_p2, operation Mode is: A*(B:0x3fd38).
DSP Report: operator mul_ln1118_70_fu_1087_p2 is absorbed into DSP mul_ln1118_70_fu_1087_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_999_p2, operation Mode is: A*(B:0x608).
DSP Report: operator mul_ln1118_83_fu_999_p2 is absorbed into DSP mul_ln1118_83_fu_999_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_960_p2, operation Mode is: A*(B:0x1dc).
DSP Report: operator mul_ln1118_150_fu_960_p2 is absorbed into DSP mul_ln1118_150_fu_960_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_990_p2, operation Mode is: A*(B:0x142).
DSP Report: operator mul_ln1118_1_fu_990_p2 is absorbed into DSP mul_ln1118_1_fu_990_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_877_p2, operation Mode is: A*(B:0x64).
DSP Report: operator mul_ln1118_14_fu_877_p2 is absorbed into DSP mul_ln1118_14_fu_877_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_1075_p2, operation Mode is: A*(B:0x3fc6a).
DSP Report: operator mul_ln1118_275_fu_1075_p2 is absorbed into DSP mul_ln1118_275_fu_1075_p2.
DSP Report: Generating DSP trunc_ln708_240_reg_339439_reg, operation Mode is: (A*(B:0x3ff6a))'.
DSP Report: register trunc_ln708_240_reg_339439_reg is absorbed into DSP trunc_ln708_240_reg_339439_reg.
DSP Report: operator mul_ln1118_260_fu_1004_p2 is absorbed into DSP trunc_ln708_240_reg_339439_reg.
DSP Report: Generating DSP mul_ln1118_190_fu_1076_p2, operation Mode is: A*(B:0x3ff73).
DSP Report: operator mul_ln1118_190_fu_1076_p2 is absorbed into DSP mul_ln1118_190_fu_1076_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_844_p2, operation Mode is: A*(B:0x3ffa7).
DSP Report: operator mul_ln1118_204_fu_844_p2 is absorbed into DSP mul_ln1118_204_fu_844_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_1115_p2, operation Mode is: A*(B:0x3fc5b).
DSP Report: operator mul_ln1118_175_fu_1115_p2 is absorbed into DSP mul_ln1118_175_fu_1115_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_849_p2, operation Mode is: A*(B:0x3fd51).
DSP Report: operator mul_ln1118_51_fu_849_p2 is absorbed into DSP mul_ln1118_51_fu_849_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_822_p2, operation Mode is: A*(B:0x3fe57).
DSP Report: operator mul_ln1118_66_fu_822_p2 is absorbed into DSP mul_ln1118_66_fu_822_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_891_p2, operation Mode is: A*(B:0x3fe2a).
DSP Report: operator mul_ln1118_79_fu_891_p2 is absorbed into DSP mul_ln1118_79_fu_891_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_983_p2, operation Mode is: A*(B:0x3fedd).
DSP Report: operator mul_ln1118_92_fu_983_p2 is absorbed into DSP mul_ln1118_92_fu_983_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_820_p2, operation Mode is: A*(B:0x3f64e).
DSP Report: operator mul_ln1118_146_fu_820_p2 is absorbed into DSP mul_ln1118_146_fu_820_p2.
DSP Report: Generating DSP mul_ln1118_160_fu_1034_p2, operation Mode is: A*(B:0x3fea3).
DSP Report: operator mul_ln1118_160_fu_1034_p2 is absorbed into DSP mul_ln1118_160_fu_1034_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_918_p2, operation Mode is: A*(B:0xba).
DSP Report: operator mul_ln1118_11_fu_918_p2 is absorbed into DSP mul_ln1118_11_fu_918_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_854_p2, operation Mode is: A*(B:0x3fc6d).
DSP Report: operator mul_ln1118_23_fu_854_p2 is absorbed into DSP mul_ln1118_23_fu_854_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_841_p2, operation Mode is: A*(B:0x3e8ca).
DSP Report: operator mul_ln1118_265_fu_841_p2 is absorbed into DSP mul_ln1118_265_fu_841_p2.
DSP Report: Generating DSP trunc_ln708_239_reg_339394_reg, operation Mode is: (A*(B:0x3ff39))'.
DSP Report: register trunc_ln708_239_reg_339394_reg is absorbed into DSP trunc_ln708_239_reg_339394_reg.
DSP Report: operator mul_ln1118_251_fu_1052_p2 is absorbed into DSP trunc_ln708_239_reg_339394_reg.
DSP Report: Generating DSP mul_ln1118_165_fu_863_p2, operation Mode is: A*(B:0x709).
DSP Report: operator mul_ln1118_165_fu_863_p2 is absorbed into DSP mul_ln1118_165_fu_863_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_1015_p2, operation Mode is: A*(B:0x7d).
DSP Report: operator mul_ln1118_42_fu_1015_p2 is absorbed into DSP mul_ln1118_42_fu_1015_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_964_p2, operation Mode is: A*(B:0xb1b).
DSP Report: operator mul_ln1118_56_fu_964_p2 is absorbed into DSP mul_ln1118_56_fu_964_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_947_p2, operation Mode is: A*(B:0x3f9ed).
DSP Report: operator mul_ln1118_28_fu_947_p2 is absorbed into DSP mul_ln1118_28_fu_947_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_1088_p2, operation Mode is: A*(B:0x4b4).
DSP Report: operator mul_ln1118_71_fu_1088_p2 is absorbed into DSP mul_ln1118_71_fu_1088_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_1113_p2, operation Mode is: A*(B:0x3f78d).
DSP Report: operator mul_ln1118_137_fu_1113_p2 is absorbed into DSP mul_ln1118_137_fu_1113_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_828_p2, operation Mode is: A*(B:0xea).
DSP Report: operator mul_ln1118_2_fu_828_p2 is absorbed into DSP mul_ln1118_2_fu_828_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_1106_p2, operation Mode is: A*(B:0x4ce).
DSP Report: operator mul_ln1118_15_fu_1106_p2 is absorbed into DSP mul_ln1118_15_fu_1106_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_1003_p2, operation Mode is: A*(B:0x777).
DSP Report: operator mul_ln1118_266_fu_1003_p2 is absorbed into DSP mul_ln1118_266_fu_1003_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_890_p2, operation Mode is: A*(B:0x416).
DSP Report: operator mul_ln1118_252_fu_890_p2 is absorbed into DSP mul_ln1118_252_fu_890_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_885_p2, operation Mode is: A*(B:0x43b).
DSP Report: operator mul_ln1118_181_fu_885_p2 is absorbed into DSP mul_ln1118_181_fu_885_p2.
DSP Report: Generating DSP mul_ln1118_196_fu_970_p2, operation Mode is: A*(B:0xcc).
DSP Report: operator mul_ln1118_196_fu_970_p2 is absorbed into DSP mul_ln1118_196_fu_970_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_1002_p2, operation Mode is: A*(B:0x50b).
DSP Report: operator mul_ln1118_166_fu_1002_p2 is absorbed into DSP mul_ln1118_166_fu_1002_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_943_p2, operation Mode is: A*(B:0x58b).
DSP Report: operator mul_ln1118_43_fu_943_p2 is absorbed into DSP mul_ln1118_43_fu_943_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_993_p2, operation Mode is: A*(B:0x267).
DSP Report: operator mul_ln1118_57_fu_993_p2 is absorbed into DSP mul_ln1118_57_fu_993_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_887_p2, operation Mode is: A*(B:0x3fe59).
DSP Report: operator mul_ln1118_29_fu_887_p2 is absorbed into DSP mul_ln1118_29_fu_887_p2.
DSP Report: Generating DSP mul_ln1118_72_fu_945_p2, operation Mode is: A*(B:0x2ee).
DSP Report: operator mul_ln1118_72_fu_945_p2 is absorbed into DSP mul_ln1118_72_fu_945_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_1044_p2, operation Mode is: A*(B:0x15a).
DSP Report: operator mul_ln1118_84_fu_1044_p2 is absorbed into DSP mul_ln1118_84_fu_1044_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_909_p2, operation Mode is: A*(B:0x7ad).
DSP Report: operator mul_ln1118_138_fu_909_p2 is absorbed into DSP mul_ln1118_138_fu_909_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_840_p2, operation Mode is: A*(B:0x49b).
DSP Report: operator mul_ln1118_151_fu_840_p2 is absorbed into DSP mul_ln1118_151_fu_840_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_904_p2, operation Mode is: A*(B:0xde).
DSP Report: operator mul_ln1118_3_fu_904_p2 is absorbed into DSP mul_ln1118_3_fu_904_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_938_p2, operation Mode is: A*(B:0x5ff).
DSP Report: operator mul_ln1118_16_fu_938_p2 is absorbed into DSP mul_ln1118_16_fu_938_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_925_p2, operation Mode is: A*(B:0x5a5).
DSP Report: operator mul_ln1118_267_fu_925_p2 is absorbed into DSP mul_ln1118_267_fu_925_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_1054_p2, operation Mode is: A*(B:0x3f6ec).
DSP Report: operator mul_ln1118_253_fu_1054_p2 is absorbed into DSP mul_ln1118_253_fu_1054_p2.
DSP Report: Generating DSP mul_ln1118_182_fu_913_p2, operation Mode is: A*(B:0x317).
DSP Report: operator mul_ln1118_182_fu_913_p2 is absorbed into DSP mul_ln1118_182_fu_913_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_910_p2, operation Mode is: A*(B:0x13c).
DSP Report: operator mul_ln1118_197_fu_910_p2 is absorbed into DSP mul_ln1118_197_fu_910_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_928_p2, operation Mode is: A*(B:0x11d3).
DSP Report: operator mul_ln1118_167_fu_928_p2 is absorbed into DSP mul_ln1118_167_fu_928_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_917_p2, operation Mode is: A*(B:0x6f7).
DSP Report: operator mul_ln1118_44_fu_917_p2 is absorbed into DSP mul_ln1118_44_fu_917_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_963_p2, operation Mode is: A*(B:0x437).
DSP Report: operator mul_ln1118_58_fu_963_p2 is absorbed into DSP mul_ln1118_58_fu_963_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_851_p2, operation Mode is: A*(B:0x3f50b).
DSP Report: operator mul_ln1118_30_fu_851_p2 is absorbed into DSP mul_ln1118_30_fu_851_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_1020_p2, operation Mode is: A*(B:0x2ab).
DSP Report: operator mul_ln1118_85_fu_1020_p2 is absorbed into DSP mul_ln1118_85_fu_1020_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_1017_p2, operation Mode is: A*(B:0x3f7fb).
DSP Report: operator mul_ln1118_139_fu_1017_p2 is absorbed into DSP mul_ln1118_139_fu_1017_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_1108_p2, operation Mode is: A*(B:0x3fc83).
DSP Report: operator mul_ln1118_152_fu_1108_p2 is absorbed into DSP mul_ln1118_152_fu_1108_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_882_p2, operation Mode is: A*(B:0x3fd59).
DSP Report: operator mul_ln1118_4_fu_882_p2 is absorbed into DSP mul_ln1118_4_fu_882_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_1100_p2, operation Mode is: A*(B:0x3fbc6).
DSP Report: operator mul_ln1118_17_fu_1100_p2 is absorbed into DSP mul_ln1118_17_fu_1100_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_1005_p2, operation Mode is: A*(B:0x3fd73).
DSP Report: operator mul_ln1118_274_fu_1005_p2 is absorbed into DSP mul_ln1118_274_fu_1005_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_897_p2, operation Mode is: A*(B:0x3fdbf).
DSP Report: operator mul_ln1118_259_fu_897_p2 is absorbed into DSP mul_ln1118_259_fu_897_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_955_p2, operation Mode is: A*(B:0x21d).
DSP Report: operator mul_ln1118_189_fu_955_p2 is absorbed into DSP mul_ln1118_189_fu_955_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_1050_p2, operation Mode is: A*(B:0x451).
DSP Report: operator mul_ln1118_203_fu_1050_p2 is absorbed into DSP mul_ln1118_203_fu_1050_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_845_p2, operation Mode is: A*(B:0x12e).
DSP Report: operator mul_ln1118_174_fu_845_p2 is absorbed into DSP mul_ln1118_174_fu_845_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_1077_p2, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_ln1118_50_fu_1077_p2 is absorbed into DSP mul_ln1118_50_fu_1077_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_834_p2, operation Mode is: A*(B:0x2df).
DSP Report: operator mul_ln1118_65_fu_834_p2 is absorbed into DSP mul_ln1118_65_fu_834_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_1043_p2, operation Mode is: A*(B:0x3f853).
DSP Report: operator mul_ln1118_37_fu_1043_p2 is absorbed into DSP mul_ln1118_37_fu_1043_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_921_p2, operation Mode is: A*(B:0x1ac).
DSP Report: operator mul_ln1118_78_fu_921_p2 is absorbed into DSP mul_ln1118_78_fu_921_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_941_p2, operation Mode is: A*(B:0x17c).
DSP Report: operator mul_ln1118_91_fu_941_p2 is absorbed into DSP mul_ln1118_91_fu_941_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_976_p2, operation Mode is: A*(B:0x3fc23).
DSP Report: operator mul_ln1118_145_fu_976_p2 is absorbed into DSP mul_ln1118_145_fu_976_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_866_p2, operation Mode is: A*(B:0x128).
DSP Report: operator mul_ln1118_159_fu_866_p2 is absorbed into DSP mul_ln1118_159_fu_866_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_898_p2, operation Mode is: A*(B:0x181).
DSP Report: operator mul_ln1118_10_fu_898_p2 is absorbed into DSP mul_ln1118_10_fu_898_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_878_p2, operation Mode is: A*(B:0x1e2).
DSP Report: operator mul_ln1118_22_fu_878_p2 is absorbed into DSP mul_ln1118_22_fu_878_p2.
DSP Report: Generating DSP mul_ln1118_268_fu_1093_p2, operation Mode is: A*(B:0x3f97b).
DSP Report: operator mul_ln1118_268_fu_1093_p2 is absorbed into DSP mul_ln1118_268_fu_1093_p2.
DSP Report: Generating DSP mul_ln1118_254_fu_1042_p2, operation Mode is: A*(B:0x3f924).
DSP Report: operator mul_ln1118_254_fu_1042_p2 is absorbed into DSP mul_ln1118_254_fu_1042_p2.
DSP Report: Generating DSP mul_ln1118_183_fu_1033_p2, operation Mode is: A*(B:0x171e).
DSP Report: operator mul_ln1118_183_fu_1033_p2 is absorbed into DSP mul_ln1118_183_fu_1033_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_880_p2, operation Mode is: A*(B:0x3fdea).
DSP Report: operator mul_ln1118_198_fu_880_p2 is absorbed into DSP mul_ln1118_198_fu_880_p2.
DSP Report: Generating DSP mul_ln1118_168_fu_855_p2, operation Mode is: A*(B:0xfbc).
DSP Report: operator mul_ln1118_168_fu_855_p2 is absorbed into DSP mul_ln1118_168_fu_855_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_995_p2, operation Mode is: A*(B:0x2bef).
DSP Report: operator mul_ln1118_59_fu_995_p2 is absorbed into DSP mul_ln1118_59_fu_995_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_839_p2, operation Mode is: A*(B:0x836).
DSP Report: operator mul_ln1118_31_fu_839_p2 is absorbed into DSP mul_ln1118_31_fu_839_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_883_p2, operation Mode is: A*(B:0x1298).
DSP Report: operator mul_ln1118_73_fu_883_p2 is absorbed into DSP mul_ln1118_73_fu_883_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_852_p2, operation Mode is: A*(B:0x3fd5a).
DSP Report: operator mul_ln1118_86_fu_852_p2 is absorbed into DSP mul_ln1118_86_fu_852_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_1053_p2, operation Mode is: A*(B:0x3f5d5).
DSP Report: operator mul_ln1118_140_fu_1053_p2 is absorbed into DSP mul_ln1118_140_fu_1053_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_965_p2, operation Mode is: A*(B:0x1529).
DSP Report: operator mul_ln1118_153_fu_965_p2 is absorbed into DSP mul_ln1118_153_fu_965_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_996_p2, operation Mode is: A*(B:0x816).
DSP Report: operator mul_ln1118_5_fu_996_p2 is absorbed into DSP mul_ln1118_5_fu_996_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_1069_p2, operation Mode is: A*(B:0x113).
DSP Report: operator mul_ln1118_269_fu_1069_p2 is absorbed into DSP mul_ln1118_269_fu_1069_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_1102_p2, operation Mode is: A*(B:0x328).
DSP Report: operator mul_ln1118_255_fu_1102_p2 is absorbed into DSP mul_ln1118_255_fu_1102_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_919_p2, operation Mode is: A*(B:0x1dc).
DSP Report: operator mul_ln1118_184_fu_919_p2 is absorbed into DSP mul_ln1118_184_fu_919_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_1084_p2, operation Mode is: A*(B:0x27d).
DSP Report: operator mul_ln1118_199_fu_1084_p2 is absorbed into DSP mul_ln1118_199_fu_1084_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_842_p2, operation Mode is: A*(B:0x3fcaf).
DSP Report: operator mul_ln1118_169_fu_842_p2 is absorbed into DSP mul_ln1118_169_fu_842_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_1038_p2, operation Mode is: A*(B:0x36a).
DSP Report: operator mul_ln1118_45_fu_1038_p2 is absorbed into DSP mul_ln1118_45_fu_1038_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_927_p2, operation Mode is: A*(B:0x3fe28).
DSP Report: operator mul_ln1118_60_fu_927_p2 is absorbed into DSP mul_ln1118_60_fu_927_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_821_p2, operation Mode is: A*(B:0x3fbc3).
DSP Report: operator mul_ln1118_32_fu_821_p2 is absorbed into DSP mul_ln1118_32_fu_821_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_859_p2, operation Mode is: A*(B:0x459).
DSP Report: operator mul_ln1118_74_fu_859_p2 is absorbed into DSP mul_ln1118_74_fu_859_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_1067_p2, operation Mode is: A*(B:0x2f4).
DSP Report: operator mul_ln1118_87_fu_1067_p2 is absorbed into DSP mul_ln1118_87_fu_1067_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_978_p2, operation Mode is: A*(B:0x31f).
DSP Report: operator mul_ln1118_154_fu_978_p2 is absorbed into DSP mul_ln1118_154_fu_978_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_966_p2, operation Mode is: A*(B:0x79).
DSP Report: operator mul_ln1118_6_fu_966_p2 is absorbed into DSP mul_ln1118_6_fu_966_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_968_p2, operation Mode is: A*(B:0x106).
DSP Report: operator mul_ln1118_18_fu_968_p2 is absorbed into DSP mul_ln1118_18_fu_968_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_1048_p2, operation Mode is: A*(B:0x6e).
DSP Report: operator mul_ln1118_142_fu_1048_p2 is absorbed into DSP mul_ln1118_142_fu_1048_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_1068_p2, operation Mode is: A*(B:0x3f9c8).
DSP Report: operator mul_ln1118_156_fu_1068_p2 is absorbed into DSP mul_ln1118_156_fu_1068_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_926_p2, operation Mode is: A*(B:0x631).
DSP Report: operator mul_ln1118_46_fu_926_p2 is absorbed into DSP mul_ln1118_46_fu_926_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_1091_p2, operation Mode is: A*(B:0xc54).
DSP Report: operator mul_ln1118_61_fu_1091_p2 is absorbed into DSP mul_ln1118_61_fu_1091_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_902_p2, operation Mode is: A*(B:0x4b1).
DSP Report: operator mul_ln1118_47_fu_902_p2 is absorbed into DSP mul_ln1118_47_fu_902_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_1110_p2, operation Mode is: A*(B:0x3bf).
DSP Report: operator mul_ln1118_62_fu_1110_p2 is absorbed into DSP mul_ln1118_62_fu_1110_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_1047_p2, operation Mode is: A*(B:0x376).
DSP Report: operator mul_ln1118_141_fu_1047_p2 is absorbed into DSP mul_ln1118_141_fu_1047_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_835_p2, operation Mode is: A*(B:0x3fc31).
DSP Report: operator mul_ln1118_155_fu_835_p2 is absorbed into DSP mul_ln1118_155_fu_835_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_985_p2, operation Mode is: A*(B:0x3fcc2).
DSP Report: operator mul_ln1118_273_fu_985_p2 is absorbed into DSP mul_ln1118_273_fu_985_p2.
DSP Report: Generating DSP mul_ln1118_258_fu_886_p2, operation Mode is: A*(B:0x3fcf5).
DSP Report: operator mul_ln1118_258_fu_886_p2 is absorbed into DSP mul_ln1118_258_fu_886_p2.
DSP Report: Generating DSP mul_ln1118_188_fu_1117_p2, operation Mode is: A*(B:0x3fddb).
DSP Report: operator mul_ln1118_188_fu_1117_p2 is absorbed into DSP mul_ln1118_188_fu_1117_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_1049_p2, operation Mode is: A*(B:0x3f69d).
DSP Report: operator mul_ln1118_202_fu_1049_p2 is absorbed into DSP mul_ln1118_202_fu_1049_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_1025_p2, operation Mode is: A*(B:0x3fbad).
DSP Report: operator mul_ln1118_173_fu_1025_p2 is absorbed into DSP mul_ln1118_173_fu_1025_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_929_p2, operation Mode is: A*(B:0x3fade).
DSP Report: operator mul_ln1118_49_fu_929_p2 is absorbed into DSP mul_ln1118_49_fu_929_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_893_p2, operation Mode is: A*(B:0x3fb9f).
DSP Report: operator mul_ln1118_64_fu_893_p2 is absorbed into DSP mul_ln1118_64_fu_893_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_973_p2, operation Mode is: A*(B:0x2b4).
DSP Report: operator mul_ln1118_36_fu_973_p2 is absorbed into DSP mul_ln1118_36_fu_973_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_1065_p2, operation Mode is: A*(B:0x3fe3c).
DSP Report: operator mul_ln1118_77_fu_1065_p2 is absorbed into DSP mul_ln1118_77_fu_1065_p2.
DSP Report: Generating DSP mul_ln1118_90_fu_1031_p2, operation Mode is: A*(B:0x3fed4).
DSP Report: operator mul_ln1118_90_fu_1031_p2 is absorbed into DSP mul_ln1118_90_fu_1031_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_1119_p2, operation Mode is: A*(B:0x9e).
DSP Report: operator mul_ln1118_144_fu_1119_p2 is absorbed into DSP mul_ln1118_144_fu_1119_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_1022_p2, operation Mode is: A*(B:0x3fefa).
DSP Report: operator mul_ln1118_158_fu_1022_p2 is absorbed into DSP mul_ln1118_158_fu_1022_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_1062_p2, operation Mode is: A*(B:0x3fe82).
DSP Report: operator mul_ln1118_21_fu_1062_p2 is absorbed into DSP mul_ln1118_21_fu_1062_p2.
DSP Report: Generating DSP trunc_ln708_27_reg_4519_reg, operation Mode is: (A*(B:0x9d))'.
DSP Report: register trunc_ln708_27_reg_4519_reg is absorbed into DSP trunc_ln708_27_reg_4519_reg.
DSP Report: operator mul_ln1118_26_fu_261_p2 is absorbed into DSP trunc_ln708_27_reg_4519_reg.
DSP Report: Generating DSP mul_ln1118_19_fu_244_p2, operation Mode is: A*(B:0x63dd).
DSP Report: operator mul_ln1118_19_fu_244_p2 is absorbed into DSP mul_ln1118_19_fu_244_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_255_p2, operation Mode is: A*(B:0x4b3).
DSP Report: operator mul_ln1118_21_fu_255_p2 is absorbed into DSP mul_ln1118_21_fu_255_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_241_p2, operation Mode is: A*(B:0x3f8f2).
DSP Report: operator mul_ln1118_24_fu_241_p2 is absorbed into DSP mul_ln1118_24_fu_241_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_253_p2, operation Mode is: A*(B:0x6509).
DSP Report: operator mul_ln1118_11_fu_253_p2 is absorbed into DSP mul_ln1118_11_fu_253_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_238_p2, operation Mode is: A*(B:0x1e6).
DSP Report: operator mul_ln1118_13_fu_238_p2 is absorbed into DSP mul_ln1118_13_fu_238_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_265_p2, operation Mode is: A*(B:0x5b8).
DSP Report: operator mul_ln1118_5_fu_265_p2 is absorbed into DSP mul_ln1118_5_fu_265_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_251_p2, operation Mode is: A*(B:0x3f9ec).
DSP Report: operator mul_ln1118_7_fu_251_p2 is absorbed into DSP mul_ln1118_7_fu_251_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_240_p2, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_ln1118_9_fu_240_p2 is absorbed into DSP mul_ln1118_9_fu_240_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_257_p2, operation Mode is: A*(B:0x3d0d9).
DSP Report: operator mul_ln1118_15_fu_257_p2 is absorbed into DSP mul_ln1118_15_fu_257_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_242_p2, operation Mode is: A*(B:0xc22).
DSP Report: operator mul_ln1118_17_fu_242_p2 is absorbed into DSP mul_ln1118_17_fu_242_p2.
DSP Report: Generating DSP mul_ln1118_fu_246_p2, operation Mode is: A*(B:0x162).
DSP Report: operator mul_ln1118_fu_246_p2 is absorbed into DSP mul_ln1118_fu_246_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_249_p2, operation Mode is: A*(B:0x3dcc).
DSP Report: operator mul_ln1118_27_fu_249_p2 is absorbed into DSP mul_ln1118_27_fu_249_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_243_p2, operation Mode is: A*(B:0xaea).
DSP Report: operator mul_ln1118_20_fu_243_p2 is absorbed into DSP mul_ln1118_20_fu_243_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_260_p2, operation Mode is: A*(B:0x41fa).
DSP Report: operator mul_ln1118_22_fu_260_p2 is absorbed into DSP mul_ln1118_22_fu_260_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_254_p2, operation Mode is: A*(B:0x4351).
DSP Report: operator mul_ln1118_23_fu_254_p2 is absorbed into DSP mul_ln1118_23_fu_254_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_250_p2, operation Mode is: A*(B:0x33c6).
DSP Report: operator mul_ln1118_25_fu_250_p2 is absorbed into DSP mul_ln1118_25_fu_250_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_258_p2, operation Mode is: A*(B:0x3fa16).
DSP Report: operator mul_ln1118_12_fu_258_p2 is absorbed into DSP mul_ln1118_12_fu_258_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_247_p2, operation Mode is: A*(B:0x3b0b0).
DSP Report: operator mul_ln1118_14_fu_247_p2 is absorbed into DSP mul_ln1118_14_fu_247_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_263_p2, operation Mode is: A*(B:0x3bd9a).
DSP Report: operator mul_ln1118_4_fu_263_p2 is absorbed into DSP mul_ln1118_4_fu_263_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_262_p2, operation Mode is: A*(B:0x2fe9).
DSP Report: operator mul_ln1118_6_fu_262_p2 is absorbed into DSP mul_ln1118_6_fu_262_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_239_p2, operation Mode is: A*(B:0x3cccf).
DSP Report: operator mul_ln1118_8_fu_239_p2 is absorbed into DSP mul_ln1118_8_fu_239_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_259_p2, operation Mode is: A*(B:0x28e9).
DSP Report: operator mul_ln1118_10_fu_259_p2 is absorbed into DSP mul_ln1118_10_fu_259_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_256_p2, operation Mode is: A*(B:0x1a3a).
DSP Report: operator mul_ln1118_16_fu_256_p2 is absorbed into DSP mul_ln1118_16_fu_256_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_245_p2, operation Mode is: A*(B:0x35dc).
DSP Report: operator mul_ln1118_18_fu_245_p2 is absorbed into DSP mul_ln1118_18_fu_245_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_264_p2, operation Mode is: A*(B:0x3e41).
DSP Report: operator mul_ln1118_1_fu_264_p2 is absorbed into DSP mul_ln1118_1_fu_264_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_252_p2, operation Mode is: A*(B:0x52bb).
DSP Report: operator mul_ln1118_2_fu_252_p2 is absorbed into DSP mul_ln1118_2_fu_252_p2.
DSP Report: Generating DSP add_ln703_6_fu_3897_p2, operation Mode is: (C:0xfffd47)+A*(B:0x27c).
DSP Report: operator add_ln703_6_fu_3897_p2 is absorbed into DSP add_ln703_6_fu_3897_p2.
DSP Report: operator mul_ln703_1_fu_434_p2 is absorbed into DSP add_ln703_6_fu_3897_p2.
DSP Report: Generating DSP add_ln703_7_fu_3908_p2, operation Mode is: (C:0x16)+A*(B:0x37a).
DSP Report: operator add_ln703_7_fu_3908_p2 is absorbed into DSP add_ln703_7_fu_3908_p2.
DSP Report: operator mul_ln703_2_fu_404_p2 is absorbed into DSP add_ln703_7_fu_3908_p2.
DSP Report: Generating DSP add_ln703_8_fu_3923_p2, operation Mode is: (C:0xfffb79)+A*(B:0x9a1).
DSP Report: operator add_ln703_8_fu_3923_p2 is absorbed into DSP add_ln703_8_fu_3923_p2.
DSP Report: operator mul_ln703_3_fu_422_p2 is absorbed into DSP add_ln703_8_fu_3923_p2.
DSP Report: Generating DSP add_ln703_9_fu_3934_p2, operation Mode is: (C:0xfffca4)+A*(B:0x3cc).
DSP Report: operator add_ln703_9_fu_3934_p2 is absorbed into DSP add_ln703_9_fu_3934_p2.
DSP Report: operator mul_ln703_4_fu_420_p2 is absorbed into DSP add_ln703_9_fu_3934_p2.
DSP Report: Generating DSP add_ln703_10_fu_3945_p2, operation Mode is: (C:0xfffdc8)+A*(B:0x476).
DSP Report: operator add_ln703_10_fu_3945_p2 is absorbed into DSP add_ln703_10_fu_3945_p2.
DSP Report: operator mul_ln703_5_fu_426_p2 is absorbed into DSP add_ln703_10_fu_3945_p2.
DSP Report: Generating DSP add_ln703_11_fu_3956_p2, operation Mode is: (C:0xfffaf7)+A*(B:0x695).
DSP Report: operator add_ln703_11_fu_3956_p2 is absorbed into DSP add_ln703_11_fu_3956_p2.
DSP Report: operator mul_ln703_6_fu_423_p2 is absorbed into DSP add_ln703_11_fu_3956_p2.
DSP Report: Generating DSP add_ln703_12_fu_3967_p2, operation Mode is: (C:0x3ffe84)+A*(B:0xae).
DSP Report: operator add_ln703_12_fu_3967_p2 is absorbed into DSP add_ln703_12_fu_3967_p2.
DSP Report: operator mul_ln703_7_fu_414_p2 is absorbed into DSP add_ln703_12_fu_3967_p2.
DSP Report: Generating DSP add_ln703_13_fu_3982_p2, operation Mode is: (C:0x7ffd00)+A*(B:0x103).
DSP Report: operator add_ln703_13_fu_3982_p2 is absorbed into DSP add_ln703_13_fu_3982_p2.
DSP Report: operator mul_ln703_8_fu_418_p2 is absorbed into DSP add_ln703_13_fu_3982_p2.
DSP Report: Generating DSP add_ln703_14_fu_3997_p2, operation Mode is: (C:0x1ffcdb)+A*(B:0x77).
DSP Report: operator add_ln703_14_fu_3997_p2 is absorbed into DSP add_ln703_14_fu_3997_p2.
DSP Report: operator mul_ln703_9_fu_417_p2 is absorbed into DSP add_ln703_14_fu_3997_p2.
DSP Report: Generating DSP add_ln703_15_fu_4012_p2, operation Mode is: (C:0x3ffdaa)+A*(B:0xdf).
DSP Report: operator add_ln703_15_fu_4012_p2 is absorbed into DSP add_ln703_15_fu_4012_p2.
DSP Report: operator mul_ln703_10_fu_421_p2 is absorbed into DSP add_ln703_15_fu_4012_p2.
DSP Report: Generating DSP add_ln703_16_fu_4027_p2, operation Mode is: (C:0x1fff8a)+A*(B:0x74).
DSP Report: operator add_ln703_16_fu_4027_p2 is absorbed into DSP add_ln703_16_fu_4027_p2.
DSP Report: operator mul_ln703_11_fu_405_p2 is absorbed into DSP add_ln703_16_fu_4027_p2.
DSP Report: Generating DSP add_ln703_17_fu_4042_p2, operation Mode is: (C:0x30)+A*(B:0xbd).
DSP Report: operator add_ln703_17_fu_4042_p2 is absorbed into DSP add_ln703_17_fu_4042_p2.
DSP Report: operator mul_ln703_12_fu_416_p2 is absorbed into DSP add_ln703_17_fu_4042_p2.
DSP Report: Generating DSP add_ln703_18_fu_4057_p2, operation Mode is: (C:0x7fff1c)+A*(B:0x1d0).
DSP Report: operator add_ln703_18_fu_4057_p2 is absorbed into DSP add_ln703_18_fu_4057_p2.
DSP Report: operator mul_ln703_13_fu_407_p2 is absorbed into DSP add_ln703_18_fu_4057_p2.
DSP Report: Generating DSP add_ln703_19_fu_4072_p2, operation Mode is: (C:0xfffd25)+A*(B:0x697).
DSP Report: operator add_ln703_19_fu_4072_p2 is absorbed into DSP add_ln703_19_fu_4072_p2.
DSP Report: operator mul_ln703_14_fu_427_p2 is absorbed into DSP add_ln703_19_fu_4072_p2.
DSP Report: Generating DSP add_ln703_20_fu_4083_p2, operation Mode is: (C:0x78)+A*(B:0x1d2).
DSP Report: operator add_ln703_20_fu_4083_p2 is absorbed into DSP add_ln703_20_fu_4083_p2.
DSP Report: operator mul_ln703_15_fu_419_p2 is absorbed into DSP add_ln703_20_fu_4083_p2.
DSP Report: Generating DSP add_ln703_21_fu_4098_p2, operation Mode is: (C:0x7fff0f)+A*(B:0x145).
DSP Report: operator add_ln703_21_fu_4098_p2 is absorbed into DSP add_ln703_21_fu_4098_p2.
DSP Report: operator mul_ln703_16_fu_431_p2 is absorbed into DSP add_ln703_21_fu_4098_p2.
DSP Report: Generating DSP add_ln703_22_fu_4113_p2, operation Mode is: (C:0x7ffdaf)+A*(B:0x196).
DSP Report: operator add_ln703_22_fu_4113_p2 is absorbed into DSP add_ln703_22_fu_4113_p2.
DSP Report: operator mul_ln703_17_fu_408_p2 is absorbed into DSP add_ln703_22_fu_4113_p2.
DSP Report: Generating DSP add_ln703_23_fu_4128_p2, operation Mode is: (C:0x7ffe22)+A*(B:0x1c7).
DSP Report: operator add_ln703_23_fu_4128_p2 is absorbed into DSP add_ln703_23_fu_4128_p2.
DSP Report: operator mul_ln703_18_fu_428_p2 is absorbed into DSP add_ln703_23_fu_4128_p2.
DSP Report: Generating DSP add_ln703_24_fu_4143_p2, operation Mode is: (C:0x7ff3dc)+A*(B:0x1a2).
DSP Report: operator add_ln703_24_fu_4143_p2 is absorbed into DSP add_ln703_24_fu_4143_p2.
DSP Report: operator mul_ln703_19_fu_410_p2 is absorbed into DSP add_ln703_24_fu_4143_p2.
DSP Report: Generating DSP add_ln703_26_fu_4180_p2, operation Mode is: (C:0x7ff6c4)+A*(B:0x135).
DSP Report: operator add_ln703_26_fu_4180_p2 is absorbed into DSP add_ln703_26_fu_4180_p2.
DSP Report: operator mul_ln703_20_fu_406_p2 is absorbed into DSP add_ln703_26_fu_4180_p2.
DSP Report: Generating DSP add_ln703_27_fu_4195_p2, operation Mode is: (C:0x7ff3c5)+A*(B:0x1d3).
DSP Report: operator add_ln703_27_fu_4195_p2 is absorbed into DSP add_ln703_27_fu_4195_p2.
DSP Report: operator mul_ln703_21_fu_424_p2 is absorbed into DSP add_ln703_27_fu_4195_p2.
DSP Report: Generating DSP add_ln703_28_fu_4210_p2, operation Mode is: (C:0xfffd49)+A*(B:0x4b0).
DSP Report: operator add_ln703_28_fu_4210_p2 is absorbed into DSP add_ln703_28_fu_4210_p2.
DSP Report: operator mul_ln703_22_fu_413_p2 is absorbed into DSP add_ln703_28_fu_4210_p2.
DSP Report: Generating DSP add_ln703_29_fu_4221_p2, operation Mode is: (C:0x1ff298)+A*(B:0x49).
DSP Report: operator add_ln703_29_fu_4221_p2 is absorbed into DSP add_ln703_29_fu_4221_p2.
DSP Report: operator mul_ln703_23_fu_429_p2 is absorbed into DSP add_ln703_29_fu_4221_p2.
DSP Report: Generating DSP add_ln703_30_fu_4236_p2, operation Mode is: (C:0xfff77e)+A*(B:0xf02).
DSP Report: operator add_ln703_30_fu_4236_p2 is absorbed into DSP add_ln703_30_fu_4236_p2.
DSP Report: operator mul_ln703_24_fu_409_p2 is absorbed into DSP add_ln703_30_fu_4236_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_fixed_ap_fixed_config11_0_0_0 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_2_reg_4479_reg[-1111111083]' (FD) to 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_2_reg_4479_reg[-1111111086]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_2_reg_4479_reg[-1111111086]' (FD) to 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_2_reg_4479_reg[-1111111085]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_2_reg_4479_reg[-1111111085]' (FD) to 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/trunc_ln708_2_reg_4479_reg[-1111111084]'
INFO: [Synth 8-3886] merging instance 'layer2_out_29_V_reg_1137_reg[20]' (FDE) to 'layer2_out_29_V_reg_1137_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_29_V_reg_1137_reg[21]' (FDE) to 'layer2_out_29_V_reg_1137_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_29_V_reg_1137_reg[22]' (FDE) to 'layer2_out_29_V_reg_1137_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_27_V_reg_1127_reg[22]' (FDE) to 'layer2_out_27_V_reg_1127_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_26_V_reg_1122_reg[22]' (FDE) to 'layer2_out_26_V_reg_1122_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[0]' (FDE) to 'layer2_out_0_V_reg_992_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[1]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[2]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[3]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[4]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[5]' (FDE) to 'layer2_out_0_V_reg_992_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[6]' (FDE) to 'layer2_out_0_V_reg_992_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[7]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[21]' (FDE) to 'layer2_out_25_V_reg_1117_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_25_V_reg_1117_reg[22]' (FDE) to 'layer2_out_25_V_reg_1117_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_24_V_reg_1112_reg[22]' (FDE) to 'layer2_out_24_V_reg_1112_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_23_V_reg_1107_reg[22]' (FDE) to 'layer2_out_23_V_reg_1107_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_22_V_reg_1102_reg[22]' (FDE) to 'layer2_out_22_V_reg_1102_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_21_V_reg_1097_reg[22]' (FDE) to 'layer2_out_21_V_reg_1097_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_20_V_reg_1092_reg[22]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_20_V_reg_1092_reg[23]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_18_V_reg_1082_reg[22]' (FDE) to 'layer2_out_18_V_reg_1082_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_17_V_reg_1077_reg[21]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_17_V_reg_1077_reg[22]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_17_V_reg_1077_reg[23]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_16_V_reg_1072_reg[20]' (FDE) to 'layer2_out_16_V_reg_1072_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_16_V_reg_1072_reg[21]' (FDE) to 'layer2_out_16_V_reg_1072_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_16_V_reg_1072_reg[22]' (FDE) to 'layer2_out_16_V_reg_1072_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_15_V_reg_1067_reg[21]' (FDE) to 'layer2_out_15_V_reg_1067_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_15_V_reg_1067_reg[22]' (FDE) to 'layer2_out_15_V_reg_1067_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_14_V_reg_1062_reg[20]' (FDE) to 'layer2_out_14_V_reg_1062_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_14_V_reg_1062_reg[21]' (FDE) to 'layer2_out_14_V_reg_1062_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_14_V_reg_1062_reg[22]' (FDE) to 'layer2_out_14_V_reg_1062_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_13_V_reg_1057_reg[22]' (FDE) to 'layer2_out_13_V_reg_1057_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_12_V_reg_1052_reg[21]' (FDE) to 'layer2_out_12_V_reg_1052_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_12_V_reg_1052_reg[22]' (FDE) to 'layer2_out_12_V_reg_1052_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_7_V_reg_1027_reg[23]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3886] merging instance 'layer2_out_5_V_reg_1017_reg[19]' (FDE) to 'layer2_out_5_V_reg_1017_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_5_V_reg_1017_reg[20]' (FDE) to 'layer2_out_5_V_reg_1017_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_5_V_reg_1017_reg[21]' (FDE) to 'layer2_out_5_V_reg_1017_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_5_V_reg_1017_reg[22]' (FDE) to 'layer2_out_5_V_reg_1017_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_4_V_reg_1012_reg[0]' (FDE) to 'layer2_out_0_V_reg_992_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer2_out_4_V_reg_1012_reg[18]' (FDE) to 'layer2_out_4_V_reg_1012_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_4_V_reg_1012_reg[19]' (FDE) to 'layer2_out_4_V_reg_1012_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_4_V_reg_1012_reg[20]' (FDE) to 'layer2_out_4_V_reg_1012_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_4_V_reg_1012_reg[21]' (FDE) to 'layer2_out_4_V_reg_1012_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_4_V_reg_1012_reg[22]' (FDE) to 'layer2_out_4_V_reg_1012_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_3_V_reg_1007_reg[0]' (FDE) to 'layer2_out_0_V_reg_992_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer2_out_3_V_reg_1007_reg[1]' (FDE) to 'layer2_out_0_V_reg_992_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer2_out_3_V_reg_1007_reg[2]' (FDE) to 'layer2_out_0_V_reg_992_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer2_out_3_V_reg_1007_reg[3]' (FDE) to 'layer2_out_0_V_reg_992_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer2_out_3_V_reg_1007_reg[19]' (FDE) to 'layer2_out_3_V_reg_1007_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_3_V_reg_1007_reg[20]' (FDE) to 'layer2_out_3_V_reg_1007_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_3_V_reg_1007_reg[21]' (FDE) to 'layer2_out_3_V_reg_1007_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_3_V_reg_1007_reg[22]' (FDE) to 'layer2_out_3_V_reg_1007_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_2_V_reg_1002_reg[17]' (FDE) to 'layer2_out_2_V_reg_1002_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_2_V_reg_1002_reg[18]' (FDE) to 'layer2_out_2_V_reg_1002_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_2_V_reg_1002_reg[19]' (FDE) to 'layer2_out_2_V_reg_1002_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_2_V_reg_1002_reg[20]' (FDE) to 'layer2_out_2_V_reg_1002_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_2_V_reg_1002_reg[21]' (FDE) to 'layer2_out_2_V_reg_1002_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_2_V_reg_1002_reg[22]' (FDE) to 'layer2_out_2_V_reg_1002_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_1_V_reg_997_reg[17]' (FDE) to 'layer2_out_1_V_reg_997_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_1_V_reg_997_reg[18]' (FDE) to 'layer2_out_1_V_reg_997_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_1_V_reg_997_reg[19]' (FDE) to 'layer2_out_1_V_reg_997_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_1_V_reg_997_reg[20]' (FDE) to 'layer2_out_1_V_reg_997_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_1_V_reg_997_reg[21]' (FDE) to 'layer2_out_1_V_reg_997_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_1_V_reg_997_reg[22]' (FDE) to 'layer2_out_1_V_reg_997_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_out_0_V_reg_992_reg[0] )
INFO: [Synth 8-3886] merging instance 'layer2_out_0_V_reg_992_reg[1]' (FDE) to 'layer2_out_0_V_reg_992_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_out_0_V_reg_992_reg[2] )
INFO: [Synth 8-3886] merging instance 'layer2_out_0_V_reg_992_reg[17]' (FDE) to 'layer2_out_0_V_reg_992_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_0_V_reg_992_reg[18]' (FDE) to 'layer2_out_0_V_reg_992_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_0_V_reg_992_reg[19]' (FDE) to 'layer2_out_0_V_reg_992_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_0_V_reg_992_reg[20]' (FDE) to 'layer2_out_0_V_reg_992_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_0_V_reg_992_reg[21]' (FDE) to 'layer2_out_0_V_reg_992_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer2_out_0_V_reg_992_reg[22]' (FDE) to 'layer2_out_0_V_reg_992_reg[23]'
INFO: [Synth 8-3886] merging instance 'layer6_out_19_V_reg_1242_reg[10]' (FDE) to 'layer6_out_19_V_reg_1242_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer6_out_19_V_reg_1242_reg[11]' (FDE) to 'layer6_out_19_V_reg_1242_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer6_out_19_V_reg_1242_reg[12]' (FDE) to 'layer6_out_19_V_reg_1242_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer6_out_19_V_reg_1242_reg[13]' (FDE) to 'layer6_out_19_V_reg_1242_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer6_out_19_V_reg_1242_reg[14]' (FDE) to 'layer6_out_19_V_reg_1242_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer6_out_19_V_reg_1242_reg[15]' (FDE) to 'layer6_out_19_V_reg_1242_reg[16]'
INFO: [Synth 8-3886] merging instance 'layer6_out_19_V_reg_1242_reg[16]' (FDE) to 'layer6_out_19_V_reg_1242_reg[17]'
INFO: [Synth 8-3886] merging instance 'layer6_out_19_V_reg_1242_reg[17]' (FDE) to 'layer6_out_19_V_reg_1242_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_444/ap_ce_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\layer2_out_4_V_reg_1012_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer2_out_0_V_reg_992_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:56 . Memory (MB): peak = 2814.500 ; gain = 555.027 ; free physical = 17493 ; free virtual = 110507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff61)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x2cb))'          | 24     | 11     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x7b)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xa7)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xfd)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x8f)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd6)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff5c)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff49)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2ac)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fd91)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3d)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x369)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2bb)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f9d4)           | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A2*(B:0x3ffdb)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A2*(B:0x54)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff32)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe6)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff0c)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x10f)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcb)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5d9)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x12c)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff57)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x46)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff8a)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1a)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcb)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2c)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff75))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffaf)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffa1)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffce)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff27)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x36)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xc7)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x8b)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff33)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x165)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x4b)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2d)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xe6)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xf9)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x47)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xfb)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x26)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xea))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffa7)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fed8)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x99)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffc7)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xcc)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A2*(B:0x134)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xcc))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x59))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x9c)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x8d)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A2*(B:0x3ff51)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fdd0)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x7a)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x85)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff8d)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x35)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1b)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe6)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe45)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3b8)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xc7))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x9d))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fd15)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fde4)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x34e)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5d7)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd4)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5d)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd6)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xd9)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3ffcf))'         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f9df)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x60a)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3face)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x5d5)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x445)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xcf)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x25a)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x330)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fcd4)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fea0)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x113)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xf5)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x13b)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff2f)            | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3e8eb)            | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fda9)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4b4)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fdca)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f5f0)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fbfa)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x356)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1fc9)             | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x344)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ed)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f8b6)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x156)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fa6d)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe0d)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x5e)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3a8)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x339)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4f)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fa4b)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x20f)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1078)             | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x53)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x40f)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe19)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3e66d)            | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x36d)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x77b)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x10b)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fdcc)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff5e)            | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff5d)            | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x356)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xd1)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe92)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x85)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4c3)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x417)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x8b)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fb93)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fbc8)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1a8)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe07)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fef1)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fdcb)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff8b)            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x9b)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x799)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fdea)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f0cd)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe58)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fefa)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x252)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x199e)             | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe7a)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fda2)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd3d)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2fa)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xe9)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x13e)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xb1)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff45)            | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fefa)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x296)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fea2)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2eb)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ffc7)            | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x59)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xd5)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fdd9)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe3f)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ffc9)            | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xee)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1d)               | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x295)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff9b)            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff23)            | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fa0c)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x89)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff7b)            | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fdeb)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fc2b)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff96)            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x673)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fb1c)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff8e)            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4c3)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4a)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe3e)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fb99)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2f)               | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x12a)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x643)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x57d)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3feb6)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x422)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fee5)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ffaa)            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1d4)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x186)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x5b))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff5d))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2c6)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x13e)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffea)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffea)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe6)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fd64)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x484)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x11b5)            | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1320)            | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe5d)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x4c))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6b6)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fa04)           | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x583)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3eae9)           | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xcd7)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x17)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe5)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe5)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd9)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff83)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffed)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffc3)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcf)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x4e)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x19))'           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xc2)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3feb6)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffdd)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcb)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe7)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffda)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd1)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x15)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff58))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd7)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcb)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcd)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x89)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe5e)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x36)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff92)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x68)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd3)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffb9)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd4)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1a)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff2c)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff87)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff5a))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xac))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff7a))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6a)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x5b))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x29)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe9)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x15)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff7a)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffb6))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x13))'           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x29)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xbd))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x109)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x39c)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff9a))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x76))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x230)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x10e)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fd23)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x4c4)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x39))'           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x74)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffea)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x4f))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x94))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x45)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x37)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x27)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2e)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd3)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffda)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x29)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffed)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffc6)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2e)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd7)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffed)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffbb)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x46)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd6)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffb4)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x113)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff4b)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffed)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffca))'        | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff9d))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff50))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x91))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcc)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x58)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe96)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffe6))'        | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x49))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2e)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffbb)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x15c)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffe6))'        | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x37)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe88)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff58)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2f)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x17))'           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffb9)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe9b)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff8b)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x53)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x67)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe87)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff43)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2f)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fea5)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x49)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2d)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x23)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff9a)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffed)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff9b)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2e2)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff4a))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd9)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x47)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff86)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x153)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe3)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2b)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffba)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffdd)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2d)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd9)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2e)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffbb)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x49)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffa9))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffb9))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x15a)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xa5))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xc1)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2ce)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fbe3)           | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x49e)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fa13)           | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x65)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x365)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x52)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x64)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffa4)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff65)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe6)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x95))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe53)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x11d)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6d)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x79)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fde5)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x96)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffdb)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x53)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffa4)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2d)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x137)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x12b)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd7)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x52))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x51))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffaf)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x34)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x4f)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffca)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fd99)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff06))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff1b)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3  | A2*(B:0xe1)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xec)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd7)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffc9)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x160)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe85)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x6a))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6a)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3  | A2*(B:0x37)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffda)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x4b)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fdcb)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3  | A2*(B:0x3f30f)           | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe5)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x59))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB3  | A2*(B:0x1b)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd7)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5e)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffbd)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1d)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd3)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f994)           | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff97)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff68)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffea)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x19)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe9)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4  | A2*(B:0x2f)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x29)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x16)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffe6)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4  | A2*(B:0x35)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffc7)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0__GB4  | A2*(B:0x99)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x58)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3feed)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe92)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd2)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffba)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x25)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xab)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff8f)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff6e)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x34)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffc9))'        | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xc2))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xd5)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff67)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff9e)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fec3)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x15))'           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3a)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe3e)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x57))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcf)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff96))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xa8))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x13)              | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2e)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x92)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2f)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x46))'           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff64))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xde)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x197)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xb3)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fee1)           | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5e9)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fa03)           | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x23d)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xb7)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff5d)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x31a)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff74)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcd)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff68)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x9c)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xc2)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xb2)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x8b)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff9f)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x4f)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x73)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff4e))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffcb))'        | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffa3)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6f)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff44)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffda)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffad)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x97))'           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff6b))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff92))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6f)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x47)              | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x255)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fdee)           | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff3d)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff4d)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff3c)           | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffa1)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff8d))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff75))'        | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x99)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x36)              | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffbd))'        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcf)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ffea))'        | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xce)              | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff94)           | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffed)           | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd1)           | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x340)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xf2)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fa71)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fc62)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe8a)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff94)            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f524)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f797)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x686)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xecd)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x267)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fb75)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xb6b)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe53)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fcf8)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x57e)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x6d9)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ef0d)            | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x75)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3cee8)            | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f39e)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ee86)            | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ea)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xae6)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3e9e7)            | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x242)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x637)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f67b)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd8f)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x11b)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xcc)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x614)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3eef9)            | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x19b)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x558)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fa)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x9a)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xdb)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x411)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x213)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3feb4)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd1e)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x450)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x49f)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f08e)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f3a0)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd38)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x608)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1dc)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x142)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x64)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fc6a)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3ff6a))'         | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ff73)            | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ffa7)            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fc5b)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd51)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe57)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe2a)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fedd)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f64e)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fea3)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xba)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fc6d)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3e8ca)            | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3ff39))'         | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x709)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x7d)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xb1b)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f9ed)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4b4)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f78d)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xea)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4ce)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x777)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x416)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x43b)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xcc)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x50b)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x58b)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x267)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe59)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ee)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x15a)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x7ad)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x49b)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xde)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x5ff)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x5a5)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f6ec)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x317)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x13c)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x11d3)             | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x6f7)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x437)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f50b)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ab)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f7fb)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fc83)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd59)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fbc6)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd73)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fdbf)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x21d)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x451)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x12e)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ffe7)            | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2df)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f853)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1ac)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x17c)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fc23)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x128)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x181)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1e2)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f97b)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f924)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x171e)             | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fdea)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xfbc)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2bef)             | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x836)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1298)             | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd5a)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f5d5)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1529)             | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x816)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x113)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x328)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1dc)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x27d)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fcaf)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x36a)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe28)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fbc3)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x459)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2f4)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x31f)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x79)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x106)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x6e)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f9c8)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x631)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xc54)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4b1)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3bf)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x376)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fc31)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fcc2)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fcf5)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fddb)            | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f69d)            | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fbad)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fade)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fb9f)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2b4)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe3c)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fed4)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x9e)               | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fefa)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fe82)            | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | (A*(B:0x9d))'            | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x63dd)             | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x4b3)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3f8f2)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x6509)             | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1e6)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x5b8)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3f9ec)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x6b)               | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3d0d9)            | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xc22)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x162)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3dcc)             | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xaea)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x41fa)             | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x4351)             | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x33c6)             | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3fa16)            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3b0b0)            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3bd9a)            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x2fe9)             | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3cccf)            | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x28e9)             | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1a3a)             | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x35dc)             | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3e41)             | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x52bb)             | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfffd47)+A*(B:0x27c) | 13     | 10     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x16)+A*(B:0x37a)     | 13     | 10     | 5      | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfffb79)+A*(B:0x9a1) | 13     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfffca4)+A*(B:0x3cc) | 13     | 10     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfffdc8)+A*(B:0x476) | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfffaf7)+A*(B:0x695) | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x3ffe84)+A*(B:0xae)  | 13     | 8      | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7ffd00)+A*(B:0x103) | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x1ffcdb)+A*(B:0x77)  | 13     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x3ffdaa)+A*(B:0xdf)  | 13     | 8      | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x1fff8a)+A*(B:0x74)  | 13     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x30)+A*(B:0xbd)      | 13     | 8      | 6      | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7fff1c)+A*(B:0x1d0) | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfffd25)+A*(B:0x697) | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x78)+A*(B:0x1d2)     | 13     | 9      | 7      | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7fff0f)+A*(B:0x145) | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7ffdaf)+A*(B:0x196) | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7ffe22)+A*(B:0x1c7) | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7ff3dc)+A*(B:0x1a2) | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7ff6c4)+A*(B:0x135) | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7ff3c5)+A*(B:0x1d3) | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfffd49)+A*(B:0x4b0) | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x1ff298)+A*(B:0x49)  | 13     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfff77e)+A*(B:0xf02) | 13     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'pcie_clk'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
WARNING: [Synth 8-565] redefining clock 'clk40_in_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:03:13 . Memory (MB): peak = 2814.500 ; gain = 555.027 ; free physical = 28542 ; free virtual = 121578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:03:32 . Memory (MB): peak = 2934.480 ; gain = 675.008 ; free physical = 29204 ; free virtual = 122252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'pcie_clk'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
WARNING: [Synth 8-565] redefining clock 'clk40_in_p'
WARNING: [Synth 8-565] redefining clock 'pcie_clk'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
WARNING: [Synth 8-565] redefining clock 'clk40_in_p'
WARNING: [Synth 8-565] redefining clock 'pcie_clk'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
WARNING: [Synth 8-565] redefining clock 'clk40_in_p'
WARNING: [Synth 8-565] redefining clock 'pcie_clk'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
WARNING: [Synth 8-565] redefining clock 'clk40_in_p'
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/i_0/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:04:01 . Memory (MB): peak = 2971.434 ; gain = 711.961 ; free physical = 34579 ; free virtual = 127628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_tanh_tcud_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:04:10 . Memory (MB): peak = 2971.434 ; gain = 711.961 ; free physical = 34677 ; free virtual = 127755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:04:10 . Memory (MB): peak = 2971.434 ; gain = 711.961 ; free physical = 34661 ; free virtual = 127739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:04:36 . Memory (MB): peak = 2971.434 ; gain = 711.961 ; free physical = 35712 ; free virtual = 128799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:04:36 . Memory (MB): peak = 2971.434 ; gain = 711.961 ; free physical = 35709 ; free virtual = 128796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:04:36 . Memory (MB): peak = 2974.449 ; gain = 714.977 ; free physical = 35728 ; free virtual = 128815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:04:36 . Memory (MB): peak = 2974.449 ; gain = 714.977 ; free physical = 35711 ; free virtual = 128798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|emtfptnn    | grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/ap_enable_reg_pp0_iter1_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|emtfptnn    | ap_enable_reg_pp0_iter5_reg                                                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|test_algo   | data_out_reg[34]                                                                          | 4      | 27    | NO           | NO                 | YES               | 27     | 0       | 
|test_algo   | data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[3]                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|test_algo   | data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_0   |         1|
|2     |eleven2nine_lut |         1|
|3     |eleven2two_lut  |         1|
|4     |usrclk_mmcm     |         1|
|5     |ctoc_mmcm_in    |         1|
|6     |ctoc_mmcm       |         1|
|7     |ctoc_ififo      |         1|
|8     |inject_mem_64   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox   |     1|
|2     |ctoc_ififo_bbox      |     1|
|3     |ctoc_mmcm_bbox       |     1|
|4     |ctoc_mmcm_in_bbox    |     1|
|5     |eleven2nine_lut_bbox |     1|
|6     |eleven2two_lut_bbox  |     1|
|7     |inject_mem_64_bbox   |     1|
|8     |usrclk_mmcm_bbox     |     1|
|9     |BUFG                 |     2|
|10    |CARRY4               |  6158|
|11    |DSP48E1              |   699|
|22    |IBUFDS_GTE2          |     1|
|23    |ISERDESE2            |    14|
|24    |LUT1                 |  1621|
|25    |LUT2                 | 13645|
|26    |LUT3                 |  6802|
|27    |LUT4                 |  6912|
|28    |LUT5                 |   826|
|29    |LUT6                 |  1324|
|30    |OSERDESE2            |    14|
|31    |RAMB18E1             |    18|
|34    |SRL16E               |    31|
|35    |USR_ACCESSE2         |     1|
|36    |FDRE                 | 11483|
|37    |FDSE                 |   356|
|38    |IBUF                 |    18|
|39    |IBUFG                |     2|
|40    |OBUF                 |    15|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:04:36 . Memory (MB): peak = 2974.449 ; gain = 714.977 ; free physical = 35711 ; free virtual = 128798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:47 ; elapsed = 00:04:24 . Memory (MB): peak = 2978.355 ; gain = 509.414 ; free physical = 40786 ; free virtual = 133873
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:04:38 . Memory (MB): peak = 2978.355 ; gain = 718.883 ; free physical = 40793 ; free virtual = 133873
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2978.355 ; gain = 0.000 ; free physical = 40753 ; free virtual = 133833
INFO: [Netlist 29-17] Analyzing 6891 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ctoc/ext_clk_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'pcie_clk_buff' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.035 ; gain = 0.000 ; free physical = 42562 ; free virtual = 135638
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
359 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:05:22 . Memory (MB): peak = 3064.035 ; gain = 833.527 ; free physical = 42801 ; free virtual = 135876
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/mtf7_core_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3096.055 ; gain = 32.020 ; free physical = 42691 ; free virtual = 135775
INFO: [runtcl-4] Executing : report_utilization -file mtf7_core_top_utilization_synth.rpt -pb mtf7_core_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 09:55:50 2022...
