@W: FA279 |Inconsistent Quartus device library version: Verilog/VHDL was compiled using quartus_II101 device library, but clearbox version is quartus_II121.
@W: FA401 |This design contains flop with asynchronous set.Altera Hardware doesn't have a flop with asynchronous set.Extracted the set signal from the flop, and implemented the set functionality by creating a latch.
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_bypass inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1e inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1d inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1c inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1b inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x1a inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x19 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x18 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x17 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x16 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x15 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x14 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x13 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x12 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x11 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x10 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0f inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0e inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0d inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0c inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x0a inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x07 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x06 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x05 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x02 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: BN393 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":720:2:720:32|Resolving multiple drivers on net fibre_tx_disable, connecting output pin:sc_updateDR_0x00 inst:COMP_ladder_fpga_SC_TAP_CONTROL of work.tap_control(a) to fibre_tx_disable
@W: MT462 :|Net COMP_LADDER_FPGA_SC_CONFIG.data_in[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.stokage_token.tokenout_echelle[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell_avec_pulse.vhd":70:13:70:48|Net comp_gestion_hybrides_v4.rallumage[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_DATA0~ / RESERVED_INPUT
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_DCLK~ / RESERVED_INPUT
@W: BN105 |Cannot apply constraint altera_chip_pin_lc to ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN
