11:46:30 INFO  : Registering command handlers for SDK TCF services
11:46:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
11:46:33 INFO  : XSCT server has started successfully.
11:46:34 INFO  : Successfully done setting XSCT server connection channel  
11:46:34 INFO  : Successfully done setting SDK workspace  
11:46:34 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
11:50:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
11:50:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:38 INFO  : ps7_init is completed.
11:51:38 INFO  : ps7_post_config is completed.
11:51:39 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:52 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:59:17 INFO  : Registering command handlers for SDK TCF services
11:59:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
11:59:20 INFO  : XSCT server has started successfully.
11:59:21 INFO  : Successfully done setting XSCT server connection channel  
11:59:21 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
11:59:21 INFO  : Successfully done setting SDK workspace  
11:59:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:17:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1498040159833,  Project:1498038153000
12:17:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:17:15 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:17:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:17:23 INFO  : 
12:17:24 INFO  : Updating hardware inferred compiler options for tester.
12:17:24 INFO  : Clearing existing target manager status.
12:17:25 INFO  : Closing and re-opening the MSS file of ther project tester_bsp
12:17:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:17:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
12:27:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:27:35 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:01:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:01:23 INFO  : ps7_init is completed.
13:01:23 INFO  : ps7_post_config is completed.
13:01:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:02:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:02:45 INFO  : ps7_init is completed.
13:02:45 INFO  : ps7_post_config is completed.
13:02:47 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:03:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:03:44 INFO  : System reset is completed.
13:03:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:03:49 INFO  : ps7_init is completed.
13:03:50 INFO  : ps7_post_config is completed.
13:04:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:04:24 INFO  : System reset is completed.
13:04:30 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
    Reason: Programming failed


13:04:30 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
    Reason: Programming failed


13:04:30 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
13:04:40 INFO  : System reset is completed.
13:04:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:46 INFO  : ps7_init is completed.
13:04:46 INFO  : ps7_post_config is completed.
13:50:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1498045780064,  Project:1498040159833
13:50:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:50:46 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:50:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:50:54 INFO  : 
13:50:55 INFO  : Updating hardware inferred compiler options for tester.
13:50:55 INFO  : Clearing existing target manager status.
13:50:55 INFO  : Closing and re-opening the MSS file of ther project tester_bsp
13:50:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:50:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:51:51 INFO  : System reset is completed.
13:51:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:51:56 INFO  : ps7_init is completed.
13:51:56 INFO  : ps7_post_config is completed.
13:56:44 INFO  : System reset is completed.
13:56:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:56:49 INFO  : ps7_init is completed.
13:56:49 INFO  : ps7_post_config is completed.
14:00:06 INFO  : System reset is completed.
14:00:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:00:13 INFO  : ps7_init is completed.
14:00:14 INFO  : ps7_post_config is completed.
14:02:35 INFO  : Processor reset is completed for ps7_cortexa9_0
15:06:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1498050372460,  Project:1498045780064
15:06:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:06:46 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:06:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:06:56 INFO  : 
15:06:57 INFO  : Updating hardware inferred compiler options for tester.
15:06:57 INFO  : Clearing existing target manager status.
15:06:57 INFO  : Closing and re-opening the MSS file of ther project tester_bsp
15:06:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:07:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:08:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:14 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:25:20 INFO  : Registering command handlers for SDK TCF services
11:25:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
11:25:23 INFO  : XSCT server has started successfully.
11:25:23 INFO  : Successfully done setting XSCT server connection channel  
11:25:24 INFO  : Successfully done setting SDK workspace  
11:25:24 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
11:25:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:11:50 INFO  : Registering command handlers for SDK TCF services
11:11:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
11:11:54 INFO  : XSCT server has started successfully.
11:11:55 INFO  : Successfully done setting XSCT server connection channel  
11:11:55 INFO  : Successfully done setting SDK workspace  
11:11:55 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
11:11:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
11:12:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:12:51 INFO  : ps7_init is completed.
11:12:52 INFO  : ps7_post_config is completed.
11:12:52 INFO  : Processor reset is completed for ps7_cortexa9_0
11:12:52 ERROR : No such port: COM4
11:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
11:15:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:22 INFO  : ps7_init is completed.
11:15:22 INFO  : ps7_post_config is completed.
11:15:22 INFO  : Processor reset is completed for ps7_cortexa9_0
11:16:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
11:16:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:16:52 INFO  : ps7_init is completed.
11:16:52 INFO  : ps7_post_config is completed.
11:16:53 INFO  : Processor reset is completed for ps7_cortexa9_0
11:18:29 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1498216747805,  Project:1498050372460
13:21:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:23:45 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:23:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:23:55 INFO  : 
13:23:56 INFO  : Updating hardware inferred compiler options for tester.
13:23:56 INFO  : Clearing existing target manager status.
13:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:35:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:36:08 INFO  : Processor reset is completed for ps7_cortexa9_0
13:43:01 INFO  : Processor reset is completed for ps7_cortexa9_0
13:44:44 INFO  : Processor reset is completed for ps7_cortexa9_0
13:45:07 INFO  : Processor reset is completed for ps7_cortexa9_0
14:26:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1498219957765,  Project:1498216747805
14:26:58 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:27:00 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:27:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:27:09 INFO  : 
14:27:11 INFO  : 
14:27:12 INFO  : Updating hardware inferred compiler options for tester.
14:27:12 INFO  : Clearing existing target manager status.
14:27:12 INFO  : Closing and re-opening the MSS file of ther project tester_bsp
14:27:13 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
14:27:13 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:27:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
14:27:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:45 INFO  : Processor reset is completed for ps7_cortexa9_0
14:29:06 INFO  : Processor reset is completed for ps7_cortexa9_0
14:29:37 INFO  : Processor reset is completed for ps7_cortexa9_0
14:33:10 INFO  : Processor reset is completed for ps7_cortexa9_0
14:35:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
14:35:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:36:06 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
14:36:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:37 INFO  : ps7_init is completed.
14:36:37 INFO  : ps7_post_config is completed.
14:36:38 INFO  : Processor reset is completed for ps7_cortexa9_0
14:39:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:39:22 INFO  : Processor reset is completed for ps7_cortexa9_0
14:39:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:39:55 INFO  : System reset is completed.
14:39:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:40:02 INFO  : ps7_init is completed.
14:40:02 INFO  : ps7_post_config is completed.
14:41:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:41:25 INFO  : System reset is completed.
14:41:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:31 INFO  : ps7_init is completed.
14:41:31 INFO  : ps7_post_config is completed.
14:45:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:45:07 INFO  : System reset is completed.
14:45:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:45:13 INFO  : ps7_init is completed.
14:45:13 INFO  : ps7_post_config is completed.
14:47:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:47:42 INFO  : System reset is completed.
14:47:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:46 INFO  : ps7_init is completed.
14:47:46 INFO  : ps7_post_config is completed.
14:48:15 INFO  : System reset is completed.
14:48:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:19 INFO  : ps7_init is completed.
14:48:19 INFO  : ps7_post_config is completed.
14:49:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:49:14 INFO  : System reset is completed.
14:49:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:20 INFO  : ps7_init is completed.
14:49:20 INFO  : ps7_post_config is completed.
14:50:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:50:46 INFO  : System reset is completed.
14:50:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:52 INFO  : ps7_init is completed.
14:50:52 INFO  : ps7_post_config is completed.
14:51:34 INFO  : System reset is completed.
14:51:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:51:39 INFO  : ps7_init is completed.
14:51:39 INFO  : ps7_post_config is completed.
14:52:39 INFO  : Processor reset is completed for ps7_cortexa9_0
19:37:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:57:57 INFO  : Registering command handlers for SDK TCF services
14:57:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
14:58:00 INFO  : XSCT server has started successfully.
14:58:00 INFO  : Successfully done setting XSCT server connection channel  
14:58:00 INFO  : Successfully done setting SDK workspace  
14:58:00 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
14:58:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:58:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1498239455754,  Project:1498219957765
14:58:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
14:58:03 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:58:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:58:12 INFO  : 
14:58:14 INFO  : 
14:58:15 INFO  : Updating hardware inferred compiler options for tester.
14:58:15 INFO  : Clearing existing target manager status.
15:00:32 INFO  : Processor reset is completed for ps7_cortexa9_0
15:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:00:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:00:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:01:01 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
15:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:01:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:01:19 INFO  : ps7_init is completed.
15:01:19 INFO  : ps7_post_config is completed.
15:01:21 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:02:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:50 INFO  : Processor reset is completed for ps7_cortexa9_0
15:04:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:24:58 INFO  : Registering command handlers for SDK TCF services
15:24:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
15:25:02 INFO  : XSCT server has started successfully.
15:25:02 INFO  : Successfully done setting XSCT server connection channel  
15:25:03 INFO  : Successfully done setting SDK workspace  
15:25:03 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
15:25:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:25:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1499261049368,  Project:1498239455754
15:25:08 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
15:25:08 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:25:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:25:53 INFO  : 
15:25:56 INFO  : 
15:25:56 INFO  : Updating hardware inferred compiler options for tester.
15:25:56 INFO  : Clearing existing target manager status.
15:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:26:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:25 INFO  : Processor reset is completed for ps7_cortexa9_0
15:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:28:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:33:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:33:27 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:17:45 INFO  : Registering command handlers for SDK TCF services
16:17:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
16:17:48 INFO  : XSCT server has started successfully.
16:17:50 INFO  : Successfully done setting XSCT server connection channel  
16:17:50 INFO  : Successfully done setting SDK workspace  
16:17:50 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
16:17:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:17:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1499264229751,  Project:1499261049368
16:17:53 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
16:17:53 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:18:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:18:27 INFO  : 
16:18:30 INFO  : 
16:18:30 INFO  : Updating hardware inferred compiler options for tester.
16:18:30 INFO  : Clearing existing target manager status.
16:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
16:21:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:10 INFO  : Processor reset is completed for ps7_cortexa9_0
16:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
16:21:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:30 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
16:24:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
16:25:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:25:19 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
16:25:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:25:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:07 INFO  : System reset is completed.
16:27:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:14 INFO  : ps7_init is completed.
16:27:14 INFO  : ps7_post_config is completed.
16:28:29 INFO  : System reset is completed.
16:28:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:28:34 INFO  : ps7_init is completed.
16:28:34 INFO  : ps7_post_config is completed.
17:28:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1499268492544,  Project:1499264229751
17:28:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:28:43 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:28:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:28:50 INFO  : 
17:28:53 INFO  : 
17:28:54 INFO  : Updating hardware inferred compiler options for tester.
17:28:54 INFO  : Clearing existing target manager status.
17:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
17:29:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:38 INFO  : System reset is completed.
17:29:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:42 INFO  : ps7_init is completed.
17:29:42 INFO  : ps7_post_config is completed.
17:30:29 INFO  : System reset is completed.
17:30:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:35 INFO  : ps7_init is completed.
17:30:35 INFO  : ps7_post_config is completed.
17:32:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:56 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:26:59 INFO  : Registering command handlers for SDK TCF services
13:26:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
13:27:03 INFO  : XSCT server has started successfully.
13:27:04 INFO  : Successfully done setting XSCT server connection channel  
13:27:04 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
13:27:04 INFO  : Successfully done setting SDK workspace  
13:27:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:27:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1499426705352,  Project:1499268492544
13:27:07 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
13:27:07 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:27:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:27:38 INFO  : 
13:27:41 INFO  : 
13:27:41 INFO  : Updating hardware inferred compiler options for tester.
13:27:42 INFO  : Clearing existing target manager status.
13:28:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:28:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:28:38 INFO  : ps7_init is completed.
13:28:38 INFO  : ps7_post_config is completed.
13:28:38 INFO  : Processor reset is completed for ps7_cortexa9_0
13:29:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:31:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:31:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:33:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:34:00 INFO  : Processor reset is completed for ps7_cortexa9_0
13:34:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:34:46 INFO  : Processor reset is completed for ps7_cortexa9_0
13:34:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:35:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:35:20 INFO  : Processor reset is completed for ps7_cortexa9_0
13:35:32 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:54:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1499435651821,  Project:1499426705352
15:54:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:54:30 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:54:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:54:39 INFO  : 
15:54:41 INFO  : 
15:54:42 INFO  : Updating hardware inferred compiler options for tester.
15:54:42 INFO  : Clearing existing target manager status.
15:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:57:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:59:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
15:59:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:59:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:00:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:12:21 INFO  : Registering command handlers for SDK TCF services
09:12:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\SingleCycleMIPS-AXI\SingleCycleMIPS-AXI.sdk\temp_xsdb_launch_script.tcl
09:12:25 INFO  : XSCT server has started successfully.
09:12:25 INFO  : Successfully done setting XSCT server connection channel  
09:12:26 INFO  : Successfully done setting SDK workspace  
09:12:26 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf.
09:12:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
09:27:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:27:14 INFO  : ps7_init is completed.
09:27:14 INFO  : ps7_post_config is completed.
09:27:14 INFO  : Processor reset is completed for ps7_cortexa9_0
09:31:06 INFO  : Processor reset is completed for ps7_cortexa9_0
09:31:46 INFO  : Processor reset is completed for ps7_cortexa9_0
09:32:26 INFO  : Processor reset is completed for ps7_cortexa9_0
09:33:20 INFO  : Processor reset is completed for ps7_cortexa9_0
09:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
09:35:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:35:22 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:02 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
10:47:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:38 INFO  : Processor reset is completed for ps7_cortexa9_0
10:52:11 INFO  : Processor reset is completed for ps7_cortexa9_0
10:52:48 INFO  : Processor reset is completed for ps7_cortexa9_0
10:58:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:36 INFO  : Processor reset is completed for ps7_cortexa9_0
11:06:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:08:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:02 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:12:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:12:48 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:14:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1499677506228,  Project:1499435651821
11:14:39 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:14:40 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:14:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:14:48 INFO  : 
11:14:51 INFO  : 
11:14:52 INFO  : Updating hardware inferred compiler options for tester.
11:14:52 INFO  : Clearing existing target manager status.
11:15:35 INFO  : Processor reset is completed for ps7_cortexa9_0
11:34:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
