
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034545                       # Number of seconds simulated
sim_ticks                                 34545498500                       # Number of ticks simulated
final_tick                               461745938500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92685                       # Simulator instruction rate (inst/s)
host_op_rate                                   155373                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32018326                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211056                       # Number of bytes of host memory used
host_seconds                                  1078.93                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     167636863                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             36544                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             84736                       # Number of bytes read from this memory
system.physmem.bytes_read::total               121280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        36544                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36544                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                571                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1324                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1895                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1057851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2452881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3510732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1057851                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1057851                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1057851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2452881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3510732                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1395.621654                       # Cycle average of tags in use
system.l2.total_refs                           360597                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1579                       # Sample count of references to valid blocks.
system.l2.avg_refs                         228.370488                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           360.620681                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             501.393159                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             533.607814                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088042                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.122410                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.130275                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.340728                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 8279                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               220459                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  228738                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           231848                       # number of Writeback hits
system.l2.Writeback_hits::total                231848                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             187049                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187049                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  8279                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                407508                       # number of demand (read+write) hits
system.l2.demand_hits::total                   415787                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 8279                       # number of overall hits
system.l2.overall_hits::cpu.data               407508                       # number of overall hits
system.l2.overall_hits::total                  415787                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                571                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                680                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1251                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 644                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 571                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1324                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1895                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                571                       # number of overall misses
system.l2.overall_misses::cpu.data               1324                       # number of overall misses
system.l2.overall_misses::total                  1895                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30655500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     37767500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        68423000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     33830500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33830500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      71598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102253500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30655500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     71598000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102253500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           221139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              229989                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       231848                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            231848                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187693                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8850                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            408832                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               417682                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8850                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           408832                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              417682                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.064520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.003075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005439                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003431                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.064520                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004537                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.064520                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004537                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53687.390543                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55540.441176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54694.644285                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52531.832298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52531.832298                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53687.390543                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54077.039275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53959.630607                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53687.390543                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54077.039275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53959.630607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           571                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           680                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1251                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            644                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1895                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23703000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29504500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     53207500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26058000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23703000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     55562500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79265500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23703000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     55562500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79265500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.064520                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.003075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005439                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003431                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.064520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.064520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004537                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41511.383538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43388.970588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42531.974420                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40462.732919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40462.732919                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41511.383538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41965.634441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41828.759894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41511.383538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41965.634441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41828.759894                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16334406                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16334406                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1116273                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9723842                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9192930                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.540101                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         69090997                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19736325                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      123743339                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16334406                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9192930                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      34863072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5140217                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               10415563                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18811863                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                360072                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           69026747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.042629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.479542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 34751195     50.34%     50.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2005359      2.91%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   824159      1.19%     54.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4961411      7.19%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1588300      2.30%     63.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1739018      2.52%     66.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3080033      4.46%     70.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2661768      3.86%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 17415504     25.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             69026747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.236419                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.791020                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 23104069                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8335668                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  32504683                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1070533                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4011787                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              206117831                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                4011787                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 25138039                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3366013                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  31256916                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5253985                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              202216677                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1132873                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 291989                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2528344                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           237406471                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             493622510                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        303993831                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         189628679                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 37590645                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12596518                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33039821                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9193392                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2368353                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           988319                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  195130017                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               22461                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 182011673                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3040074                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        27477090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     44639093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          10741                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      69026747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.636828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.687993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10303346     14.93%     14.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8725050     12.64%     27.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11799093     17.09%     44.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14828457     21.48%     66.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14949949     21.66%     87.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5685263      8.24%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2221628      3.22%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              464501      0.67%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               49460      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        69026747                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                15180888     80.17%     80.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3598532     19.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 147215      0.78%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8076      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            150903      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             105327820     57.87%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            37000041     20.33%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31716432     17.43%     95.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7816477      4.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              182011673                       # Type of FU issued
system.cpu.iq.rate                           2.634376                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    18934711                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.104030                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          333886608                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         149259301                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    121613806                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           121138264                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           73379063                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57554057                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              138509898                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                62285583                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2387191                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4642181                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6947                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8851                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1963520                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4011787                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  470256                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 34349                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           195152478                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            258077                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33039821                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9193392                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   8983                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6349                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8851                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1032871                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        99849                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1132720                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             180324658                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              31311891                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1687009                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38911448                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13194870                       # Number of branches executed
system.cpu.iew.exec_stores                    7599557                       # Number of stores executed
system.cpu.iew.exec_rate                     2.609959                       # Inst execution rate
system.cpu.iew.wb_sent                      179581382                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     179167863                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 138668626                       # num instructions producing a value
system.cpu.iew.wb_consumers                 214008886                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.593216                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647957                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        27515599                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1116273                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     65014960                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.578435                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.906492                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     22880433     35.19%     35.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11350245     17.46%     52.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4917077      7.56%     60.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6827358     10.50%     70.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4588260      7.06%     77.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1392171      2.14%     79.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1133088      1.74%     81.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1552657      2.39%     84.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10373671     15.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     65014960                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              167636863                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627502                       # Number of memory references committed
system.cpu.commit.loads                      28397631                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683873                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087435                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              10373671                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    249793751                       # The number of ROB reads
system.cpu.rob.rob_writes                   394324682                       # The number of ROB writes
system.cpu.timesIdled                            5587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           64250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     167636863                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               0.690910                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.690910                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.447367                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.447367                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                264174173                       # number of integer regfile reads
system.cpu.int_regfile_writes               161515282                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  97029196                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 51939951                       # number of floating regfile writes
system.cpu.misc_regfile_reads                73425558                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8405                       # number of replacements
system.cpu.icache.tagsinuse                405.575900                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18802269                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8850                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2124.550169                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     405.575900                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.792140                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.792140                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18802269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18802269                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18802269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18802269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18802269                       # number of overall hits
system.cpu.icache.overall_hits::total        18802269                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9594                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9594                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9594                       # number of overall misses
system.cpu.icache.overall_misses::total          9594                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    148908000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148908000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    148908000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148908000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    148908000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148908000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18811863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18811863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18811863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18811863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18811863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18811863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000510                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000510                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15520.950594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15520.950594                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15520.950594                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15520.950594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15520.950594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15520.950594                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          744                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          744                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          744                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          744                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          744                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          744                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8850                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8850                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    122695000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122695000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    122695000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122695000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    122695000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122695000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000470                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13863.841808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13863.841808                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13863.841808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13863.841808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13863.841808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13863.841808                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 408320                       # number of replacements
system.cpu.dcache.tagsinuse                511.585577                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35590377                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 408832                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  87.053795                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           428246495000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.585577                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999191                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999191                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     28548202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28548202                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042175                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      35590377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35590377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35590377                       # number of overall hits
system.cpu.dcache.overall_hits::total        35590377                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       369432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        369432                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187696                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       557128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         557128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       557128                       # number of overall misses
system.cpu.dcache.overall_misses::total        557128                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4901256500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4901256500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2467989000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2467989000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7369245500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7369245500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7369245500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7369245500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28917634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28917634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36147505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36147505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36147505                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36147505                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012775                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025961                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015413                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015413                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015413                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015413                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13267.005836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13267.005836                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13148.863055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13148.863055                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13227.203623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13227.203623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13227.203623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13227.203623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        54154                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4605                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.759826                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       231848                       # number of writebacks
system.cpu.dcache.writebacks::total            231848                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       148293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       148293                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       148296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       148296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       148296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       148296                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       221139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       221139                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187693                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       408832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       408832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       408832                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       408832                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2507882000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2507882000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2092516500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2092516500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4600398500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4600398500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4600398500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4600398500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011310                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011310                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11340.749483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11340.749483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11148.612362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11148.612362                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11252.540163                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11252.540163                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11252.540163                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11252.540163                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
