
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ShiftLeft2.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_5.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd"
set_global_assignment -name VHDL_FILE "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd"
