0.6
2019.1
May 24 2019
14:51:52
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.sim/sim_1/behav/xsim/glbl.v,1597007365,verilog,,,,glbl,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sim_1/imports/MIPS/PIPELINE_tb.v,1597015344,verilog,,,,PIPELINE_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v,,ADDER,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v,,ALU,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v,,ALU_CONTROL,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/AND_Gate.v,,ALU_MUX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/AND_Gate.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v,,AND_Gate,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v,,BOTTOM_MUX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v,1597009703,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v,,CONTROL,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v,,D_MEM,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v,1597018863,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v,,EX_MEM,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v,,FORWARDING_UNIT,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v,1597018395,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v,1597018402,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v,,I_DECODE,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v,1597018904,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/I_FETCH.v,,I_EXECUTE,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v,1597019164,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v,,MEM,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v,1597019228,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/MUX.v,,MEM_WB,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v,1597020391,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v,,PIPELINE,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v,,REG,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v,,S_EXTEND,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sim_1/imports/MIPS/PIPELINE_tb.v,,THREE_ONE_MUX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/INSTR_MEM.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v,,INSTR_MEM,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/I_FETCH.v,1597020104,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v,,I_FETCH,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/imports/MIPS/WB.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sim_1/imports/MIPS/PIPELINE_tb.v,,WB,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v,1597020158,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/INCR.v,,IF_ID,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/INCR.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/INSTR_MEM.v,,INCR,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/MUX.v,1597007365,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/PC.v,,MUX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/PC.v,1597013008,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v,,PC,,,,,,,,
