$date
    Mon Aug 15 23:35:51 2011
$end
$version
    MyHDL 0.7
$end
$timescale
    1ns
$end

$scope module testBench $end
$var reg 1 ! A $end
$var reg 1 " Sum_out $end
$var reg 1 # B $end
$var reg 1 $ C_in $end
$var reg 1 % C_out $end
$scope module FA_inst $end
$var reg 1 ! A $end
$var reg 1 % C_out $end
$var reg 1 # B $end
$var reg 1 $ C_in $end
$var reg 1 " Sum_out $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
0%
$end
