{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519315405211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519315405226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 10:03:24 2018 " "Processing started: Thu Feb 22 10:03:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519315405226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315405226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 381_proj_part1 -c 381_proj_part1 " "Command: quartus_sta 381_proj_part1 -c 381_proj_part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315405226 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1519315405315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315406482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315406482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315406529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315406529 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "381_proj_part1.sdc " "Synopsys Design Constraints File file not found: '381_proj_part1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315409488 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315409488 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clock i_clock " "create_clock -period 1.000 -name i_clock i_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519315409613 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315409613 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315410035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315410035 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1519315410051 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519315410176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1519315425392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315425392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.767 " "Worst-case setup slack is -30.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.767         -818846.787 i_clock  " "  -30.767         -818846.787 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315425439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.292 " "Worst-case hold slack is 1.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 i_clock  " "    1.292               0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315425705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315425736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315425783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -43384.600 i_clock  " "   -3.000          -43384.600 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315425830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315425830 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -30.767 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -30.767" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_clock\}\] " "-to_clock \[get_clocks \{i_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315427640 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -30.767 (VIOLATED) " "Path #1: Setup slack is -30.767 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q " "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "To Node      : register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_clock " "Launch Clock : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_clock " "Latch Clock  : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      3.063  R        clock network delay " "     3.063      3.063  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.232     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q " "     3.295      0.232     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.000 FF  CELL  reg_file_32bit\|\\generate_registers:5:register_32bit\|\\GENFOR:5:flip_flop\|s_Q\|q " "     3.295      0.000 FF  CELL  reg_file_32bit\|\\generate_registers:5:register_32bit\|\\GENFOR:5:flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.127      0.832 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~12\|datad " "     4.127      0.832 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.252      0.125 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~12\|combout " "     4.252      0.125 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.479      0.227 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~13\|datad " "     4.479      0.227 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.629      0.150 FR  CELL  reg_file_32bit\|mux_RD2\|Mux26~13\|combout " "     4.629      0.150 FR  CELL  reg_file_32bit\|mux_RD2\|Mux26~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.308      0.679 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~14\|datad " "     5.308      0.679 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.463      0.155 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~14\|combout " "     5.463      0.155 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.667      0.204 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~15\|datad " "     5.667      0.204 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.822      0.155 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~15\|combout " "     5.822      0.155 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.777      0.955 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~16\|datad " "     6.777      0.955 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.932      0.155 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~16\|combout " "     6.932      0.155 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.258      2.326 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~19\|datad " "     9.258      2.326 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.413      0.155 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~19\|combout " "     9.413      0.155 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.639      0.226 RR    IC  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|datad " "     9.639      0.226 RR    IC  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.794      0.155 RR  CELL  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|combout " "     9.794      0.155 RR  CELL  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.043      0.249 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|datac " "    10.043      0.249 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.330      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|combout " "    10.330      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.046      0.716 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|datad " "    11.046      0.716 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.201      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|combout " "    11.201      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.429      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|datad " "    11.429      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.584      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|combout " "    11.584      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.813      0.229 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|datad " "    11.813      0.229 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.968      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|combout " "    11.968      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.194      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|datad " "    12.194      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.349      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|combout " "    12.349      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.577      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|datac " "    12.577      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.864      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|combout " "    12.864      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.090      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|datad " "    13.090      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.245      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|combout " "    13.245      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.472      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|datad " "    13.472      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.627      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|combout " "    13.627      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.855      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|datad " "    13.855      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.010      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|combout " "    14.010      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.239      0.229 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|datad " "    14.239      0.229 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.394      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|combout " "    14.394      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.620      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|datad " "    14.620      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.775      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|combout " "    14.775      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.002      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|datad " "    15.002      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.157      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|combout " "    15.157      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.385      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|datad " "    15.385      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.540      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|combout " "    15.540      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.953      0.413 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|datad " "    15.953      0.413 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.108      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|combout " "    16.108      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.335      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|datad " "    16.335      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.490      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|combout " "    16.490      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.716      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|datac " "    16.716      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.003      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|combout " "    17.003      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.226      0.223 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|datac " "    17.226      0.223 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.513      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|combout " "    17.513      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.742      0.229 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|datad " "    17.742      0.229 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.897      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|combout " "    17.897      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.123      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|datad " "    18.123      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.278      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|combout " "    18.278      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.503      0.225 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|datac " "    18.503      0.225 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.790      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|combout " "    18.790      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.017      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|datad " "    19.017      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.172      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|combout " "    19.172      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.399      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|datad " "    19.399      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.554      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|combout " "    19.554      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.782      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|datad " "    19.782      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.937      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|combout " "    19.937      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.164      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|datad " "    20.164      0.227 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.319      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|combout " "    20.319      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.543      0.224 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|datac " "    20.543      0.224 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.830      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|combout " "    20.830      0.287 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.058      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|datad " "    21.058      0.228 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.213      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|combout " "    21.213      0.155 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.440      0.227 RR    IC  ALU\|SELECT_OPERATION\|Mux31~8\|datad " "    21.440      0.227 RR    IC  ALU\|SELECT_OPERATION\|Mux31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.579      0.139 RF  CELL  ALU\|SELECT_OPERATION\|Mux31~8\|combout " "    21.579      0.139 RF  CELL  ALU\|SELECT_OPERATION\|Mux31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.816      0.237 FF    IC  ALU\|SELECT_OPERATION\|Mux31~9\|datac " "    21.816      0.237 FF    IC  ALU\|SELECT_OPERATION\|Mux31~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.097      0.281 FF  CELL  ALU\|SELECT_OPERATION\|Mux31~9\|combout " "    22.097      0.281 FF  CELL  ALU\|SELECT_OPERATION\|Mux31~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.346      0.249 FF    IC  s_convert_to_nat\[0\]~3\|datad " "    22.346      0.249 FF    IC  s_convert_to_nat\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.471      0.125 FF  CELL  s_convert_to_nat\[0\]~3\|combout " "    22.471      0.125 FF  CELL  s_convert_to_nat\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.999      2.528 FF    IC  memory_unit\|ram~42246\|datad " "    24.999      2.528 FF    IC  memory_unit\|ram~42246\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.149      0.150 FR  CELL  memory_unit\|ram~42246\|combout " "    25.149      0.150 FR  CELL  memory_unit\|ram~42246\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.352      0.203 RR    IC  memory_unit\|ram~42249\|datad " "    25.352      0.203 RR    IC  memory_unit\|ram~42249\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.507      0.155 RR  CELL  memory_unit\|ram~42249\|combout " "    25.507      0.155 RR  CELL  memory_unit\|ram~42249\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.796      1.289 RR    IC  memory_unit\|ram~42260\|datad " "    26.796      1.289 RR    IC  memory_unit\|ram~42260\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.951      0.155 RR  CELL  memory_unit\|ram~42260\|combout " "    26.951      0.155 RR  CELL  memory_unit\|ram~42260\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.154      0.203 RR    IC  memory_unit\|ram~42271\|datac " "    27.154      0.203 RR    IC  memory_unit\|ram~42271\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.424      0.270 RF  CELL  memory_unit\|ram~42271\|combout " "    27.424      0.270 RF  CELL  memory_unit\|ram~42271\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.656      0.232 FF    IC  memory_unit\|ram~42314\|datac " "    27.656      0.232 FF    IC  memory_unit\|ram~42314\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.937      0.281 FF  CELL  memory_unit\|ram~42314\|combout " "    27.937      0.281 FF  CELL  memory_unit\|ram~42314\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.344      2.407 FF    IC  memory_unit\|ram~42357\|datac " "    30.344      2.407 FF    IC  memory_unit\|ram~42357\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.604      0.260 FR  CELL  memory_unit\|ram~42357\|combout " "    30.604      0.260 FR  CELL  memory_unit\|ram~42357\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.839      0.235 RR    IC  memory_unit\|ram~42358\|dataa " "    30.839      0.235 RR    IC  memory_unit\|ram~42358\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.222      0.383 RR  CELL  memory_unit\|ram~42358\|combout " "    31.222      0.383 RR  CELL  memory_unit\|ram~42358\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.991      1.769 RR    IC  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|datad " "    32.991      1.769 RR    IC  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.146      0.155 RR  CELL  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|combout " "    33.146      0.155 RR  CELL  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.384      1.238 RR    IC  reg_file_32bit\|\\generate_registers:12:register_32bit\|\\GENFOR:18:flip_flop\|s_Q\|asdata " "    34.384      1.238 RR    IC  reg_file_32bit\|\\generate_registers:12:register_32bit\|\\GENFOR:18:flip_flop\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.790      0.406 RR  CELL  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "    34.790      0.406 RR  CELL  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.993      2.993  R        clock network delay " "     3.993      2.993  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.025      0.032           clock pessimism removed " "     4.025      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.005     -0.020           clock uncertainty " "     4.005     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.023      0.018     uTsu  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "     4.023      0.018     uTsu  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    34.790 " "Data Arrival Time  :    34.790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.023 " "Data Required Time :     4.023" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -30.767 (VIOLATED) " "Slack              :   -30.767 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427640 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315427640 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.292 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.292" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_clock\}\] " "-to_clock \[get_clocks \{i_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315427984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.292  " "Path #1: Hold slack is 1.292 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q " "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:memory_unit\|ram~32799 " "To Node      : mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_clock " "Launch Clock : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_clock " "Latch Clock  : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413      3.413  R        clock network delay " "     3.413      3.413  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.645      0.232     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q " "     3.645      0.232     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.645      0.000 RR  CELL  reg_file_32bit\|\\generate_registers:10:register_32bit\|\\GENFOR:20:flip_flop\|s_Q\|q " "     3.645      0.000 RR  CELL  reg_file_32bit\|\\generate_registers:10:register_32bit\|\\GENFOR:20:flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.645      0.000 RR    IC  reg_file_32bit\|mux_RD2\|Mux11~1\|datac " "     3.645      0.000 RR    IC  reg_file_32bit\|mux_RD2\|Mux11~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.020      0.375 RR  CELL  reg_file_32bit\|mux_RD2\|Mux11~1\|combout " "     4.020      0.375 RR  CELL  reg_file_32bit\|mux_RD2\|Mux11~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.212      0.192 RR    IC  reg_file_32bit\|mux_RD2\|Mux11~19\|datac " "     4.212      0.192 RR    IC  reg_file_32bit\|mux_RD2\|Mux11~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.276 RR  CELL  reg_file_32bit\|mux_RD2\|Mux11~19\|combout " "     4.488      0.276 RR  CELL  reg_file_32bit\|mux_RD2\|Mux11~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.000 RR    IC  memory_unit\|ram~32799\|d " "     4.488      0.000 RR    IC  memory_unit\|ram~32799\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.557      0.069 RR  CELL  mem:memory_unit\|ram~32799 " "     4.557      0.069 RR  CELL  mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.111      3.111  R        clock network delay " "     3.111      3.111  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.079     -0.032           clock pessimism removed " "     3.079     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.079      0.000           clock uncertainty " "     3.079      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.186      uTh  mem:memory_unit\|ram~32799 " "     3.265      0.186      uTh  mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.557 " "Data Arrival Time  :     4.557" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.265 " "Data Required Time :     3.265" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.292  " "Slack              :     1.292 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315427984 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315427984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519315427984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315428046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315431062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315432923 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1519315433595 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315433595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.382 " "Worst-case setup slack is -28.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315433626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315433626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.382         -755828.242 i_clock  " "  -28.382         -755828.242 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315433626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315433626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.179 " "Worst-case hold slack is 1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315433876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315433876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 i_clock  " "    1.179               0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315433876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315433876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315433923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315433954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315434017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315434017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -43384.600 i_clock  " "   -3.000          -43384.600 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315434017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315434017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -28.382 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -28.382" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_clock\}\] " "-to_clock \[get_clocks \{i_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315435816 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -28.382 (VIOLATED) " "Path #1: Setup slack is -28.382 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q " "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "To Node      : register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_clock " "Launch Clock : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_clock " "Latch Clock  : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.776      2.776  R        clock network delay " "     2.776      2.776  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.989      0.213     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q " "     2.989      0.213     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.989      0.000 RR  CELL  reg_file_32bit\|\\generate_registers:5:register_32bit\|\\GENFOR:5:flip_flop\|s_Q\|q " "     2.989      0.000 RR  CELL  reg_file_32bit\|\\generate_registers:5:register_32bit\|\\GENFOR:5:flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.735 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~12\|datad " "     3.724      0.735 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.868      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~12\|combout " "     3.868      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.056      0.188 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~13\|datad " "     4.056      0.188 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.200      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~13\|combout " "     4.200      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.842      0.642 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~14\|datad " "     4.842      0.642 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.986      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~14\|combout " "     4.986      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.174      0.188 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~15\|datad " "     5.174      0.188 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.318      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~15\|combout " "     5.318      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.217      0.899 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~16\|datad " "     6.217      0.899 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.361      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~16\|combout " "     6.361      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.541      2.180 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~19\|datad " "     8.541      2.180 RR    IC  reg_file_32bit\|mux_RD2\|Mux26~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.685      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~19\|combout " "     8.685      0.144 RR  CELL  reg_file_32bit\|mux_RD2\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.893      0.208 RR    IC  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|datad " "     8.893      0.208 RR    IC  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.037      0.144 RR  CELL  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|combout " "     9.037      0.144 RR  CELL  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.263      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|datac " "     9.263      0.226 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.528      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|combout " "     9.528      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.202      0.674 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|datad " "    10.202      0.674 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.346      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|combout " "    10.346      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.557      0.211 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|datad " "    10.557      0.211 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.701      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|combout " "    10.701      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.912      0.211 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|datad " "    10.912      0.211 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.056      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|combout " "    11.056      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.264      0.208 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|datad " "    11.264      0.208 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.408      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|combout " "    11.408      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.618      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|datac " "    11.618      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.883      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|combout " "    11.883      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.091      0.208 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|datad " "    12.091      0.208 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.235      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|combout " "    12.235      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.444      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|datad " "    12.444      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.588      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|combout " "    12.588      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.798      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|datad " "    12.798      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.942      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|combout " "    12.942      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.153      0.211 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|datad " "    13.153      0.211 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.297      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|combout " "    13.297      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.506      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|datad " "    13.506      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.650      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|combout " "    13.650      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.859      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|datad " "    13.859      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.003      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|combout " "    14.003      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.213      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|datad " "    14.213      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.357      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|combout " "    14.357      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.748      0.391 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|datad " "    14.748      0.391 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.892      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|combout " "    14.892      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.101      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|datad " "    15.101      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.245      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|combout " "    15.245      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.453      0.208 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|datac " "    15.453      0.208 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.718      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|combout " "    15.718      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.923      0.205 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|datac " "    15.923      0.205 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.188      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|combout " "    16.188      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.399      0.211 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|datad " "    16.399      0.211 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.543      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|combout " "    16.543      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.752      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|datad " "    16.752      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.896      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|combout " "    16.896      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.103      0.207 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|datac " "    17.103      0.207 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.368      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|combout " "    17.368      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.577      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|datad " "    17.577      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.721      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|combout " "    17.721      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.930      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|datad " "    17.930      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.074      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|combout " "    18.074      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.284      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|datad " "    18.284      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.428      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|combout " "    18.428      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.637      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|datad " "    18.637      0.209 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.781      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|combout " "    18.781      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.987      0.206 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|datac " "    18.987      0.206 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.252      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|combout " "    19.252      0.265 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.462      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|datad " "    19.462      0.210 RR    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.606      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|combout " "    19.606      0.144 RR  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.815      0.209 RR    IC  ALU\|SELECT_OPERATION\|Mux31~8\|datad " "    19.815      0.209 RR    IC  ALU\|SELECT_OPERATION\|Mux31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.940      0.125 RF  CELL  ALU\|SELECT_OPERATION\|Mux31~8\|combout " "    19.940      0.125 RF  CELL  ALU\|SELECT_OPERATION\|Mux31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.156      0.216 FF    IC  ALU\|SELECT_OPERATION\|Mux31~9\|datac " "    20.156      0.216 FF    IC  ALU\|SELECT_OPERATION\|Mux31~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.408      0.252 FF  CELL  ALU\|SELECT_OPERATION\|Mux31~9\|combout " "    20.408      0.252 FF  CELL  ALU\|SELECT_OPERATION\|Mux31~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.636      0.228 FF    IC  s_convert_to_nat\[0\]~3\|datad " "    20.636      0.228 FF    IC  s_convert_to_nat\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.746      0.110 FF  CELL  s_convert_to_nat\[0\]~3\|combout " "    20.746      0.110 FF  CELL  s_convert_to_nat\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.017      2.271 FF    IC  memory_unit\|ram~42246\|datad " "    23.017      2.271 FF    IC  memory_unit\|ram~42246\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.151      0.134 FR  CELL  memory_unit\|ram~42246\|combout " "    23.151      0.134 FR  CELL  memory_unit\|ram~42246\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.338      0.187 RR    IC  memory_unit\|ram~42249\|datad " "    23.338      0.187 RR    IC  memory_unit\|ram~42249\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.482      0.144 RR  CELL  memory_unit\|ram~42249\|combout " "    23.482      0.144 RR  CELL  memory_unit\|ram~42249\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.685      1.203 RR    IC  memory_unit\|ram~42260\|datad " "    24.685      1.203 RR    IC  memory_unit\|ram~42260\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.829      0.144 RR  CELL  memory_unit\|ram~42260\|combout " "    24.829      0.144 RR  CELL  memory_unit\|ram~42260\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.015      0.186 RR    IC  memory_unit\|ram~42271\|datac " "    25.015      0.186 RR    IC  memory_unit\|ram~42271\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.280      0.265 RR  CELL  memory_unit\|ram~42271\|combout " "    25.280      0.265 RR  CELL  memory_unit\|ram~42271\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.465      0.185 RR    IC  memory_unit\|ram~42314\|datac " "    25.465      0.185 RR    IC  memory_unit\|ram~42314\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.730      0.265 RR  CELL  memory_unit\|ram~42314\|combout " "    25.730      0.265 RR  CELL  memory_unit\|ram~42314\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.946      2.216 RR    IC  memory_unit\|ram~42357\|datac " "    27.946      2.216 RR    IC  memory_unit\|ram~42357\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.211      0.265 RR  CELL  memory_unit\|ram~42357\|combout " "    28.211      0.265 RR  CELL  memory_unit\|ram~42357\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.429      0.218 RR    IC  memory_unit\|ram~42358\|dataa " "    28.429      0.218 RR    IC  memory_unit\|ram~42358\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.775      0.346 RR  CELL  memory_unit\|ram~42358\|combout " "    28.775      0.346 RR  CELL  memory_unit\|ram~42358\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.439      1.664 RR    IC  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|datad " "    30.439      1.664 RR    IC  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.583      0.144 RR  CELL  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|combout " "    30.583      0.144 RR  CELL  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.754      1.171 RR    IC  reg_file_32bit\|\\generate_registers:12:register_32bit\|\\GENFOR:18:flip_flop\|s_Q\|asdata " "    31.754      1.171 RR    IC  reg_file_32bit\|\\generate_registers:12:register_32bit\|\\GENFOR:18:flip_flop\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.124      0.370 RR  CELL  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "    32.124      0.370 RR  CELL  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.715      2.715  R        clock network delay " "     3.715      2.715  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.743      0.028           clock pessimism removed " "     3.743      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.723     -0.020           clock uncertainty " "     3.723     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.742      0.019     uTsu  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "     3.742      0.019     uTsu  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    32.124 " "Data Arrival Time  :    32.124" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.742 " "Data Required Time :     3.742" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -28.382 (VIOLATED) " "Slack              :   -28.382 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315435816 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315435816 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.179 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.179" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_clock\}\] " "-to_clock \[get_clocks \{i_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315436161 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.179  " "Path #1: Hold slack is 1.179 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q " "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:memory_unit\|ram~32799 " "To Node      : mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_clock " "Launch Clock : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_clock " "Latch Clock  : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103      3.103  R        clock network delay " "     3.103      3.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.213     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q " "     3.316      0.213     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000 FF  CELL  reg_file_32bit\|\\generate_registers:10:register_32bit\|\\GENFOR:20:flip_flop\|s_Q\|q " "     3.316      0.000 FF  CELL  reg_file_32bit\|\\generate_registers:10:register_32bit\|\\GENFOR:20:flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000 FF    IC  reg_file_32bit\|mux_RD2\|Mux11~1\|datac " "     3.316      0.000 FF    IC  reg_file_32bit\|mux_RD2\|Mux11~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.635      0.319 FF  CELL  reg_file_32bit\|mux_RD2\|Mux11~1\|combout " "     3.635      0.319 FF  CELL  reg_file_32bit\|mux_RD2\|Mux11~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.202 FF    IC  reg_file_32bit\|mux_RD2\|Mux11~19\|datac " "     3.837      0.202 FF    IC  reg_file_32bit\|mux_RD2\|Mux11~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.078      0.241 FF  CELL  reg_file_32bit\|mux_RD2\|Mux11~19\|combout " "     4.078      0.241 FF  CELL  reg_file_32bit\|mux_RD2\|Mux11~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.078      0.000 FF    IC  memory_unit\|ram~32799\|d " "     4.078      0.000 FF    IC  memory_unit\|ram~32799\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.143      0.065 FF  CELL  mem:memory_unit\|ram~32799 " "     4.143      0.065 FF  CELL  mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793     -0.028           clock pessimism removed " "     2.793     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793      0.000           clock uncertainty " "     2.793      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      0.171      uTh  mem:memory_unit\|ram~32799 " "     2.964      0.171      uTh  mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.143 " "Data Arrival Time  :     4.143" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.964 " "Data Required Time :     2.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.179  " "Slack              :     1.179 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315436161 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315436161 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519315436161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315437391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1519315437625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315437625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.139 " "Worst-case setup slack is -15.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315437672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315437672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.139         -393604.694 i_clock  " "  -15.139         -393604.694 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315437672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315437672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.586 " "Worst-case hold slack is 0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315437922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315437922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 i_clock  " "    0.586               0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315437922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315437922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315437969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315438000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315438063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315438063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -35970.081 i_clock  " "   -3.000          -35970.081 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519315438063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315438063 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -15.139 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -15.139" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_clock\}\] " "-to_clock \[get_clocks \{i_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439844 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315439844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -15.139 (VIOLATED) " "Path #1: Setup slack is -15.139 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q " "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "To Node      : register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_clock " "Launch Clock : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_clock " "Latch Clock  : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.621      1.621  R        clock network delay " "     1.621      1.621  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.726      0.105     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q " "     1.726      0.105     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:5:register_32bit\|dff_MS:\\GENFOR:5:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.726      0.000 FF  CELL  reg_file_32bit\|\\generate_registers:5:register_32bit\|\\GENFOR:5:flip_flop\|s_Q\|q " "     1.726      0.000 FF  CELL  reg_file_32bit\|\\generate_registers:5:register_32bit\|\\GENFOR:5:flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.167      0.441 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~12\|datad " "     2.167      0.441 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.230      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~12\|combout " "     2.230      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.337      0.107 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~13\|datad " "     2.337      0.107 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.400      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~13\|combout " "     2.400      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.765      0.365 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~14\|datad " "     2.765      0.365 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.828      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~14\|combout " "     2.828      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      0.108 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~15\|datad " "     2.936      0.108 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.999      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~15\|combout " "     2.999      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.496 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~16\|datad " "     3.495      0.496 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.558      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~16\|combout " "     3.558      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.801      1.243 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~19\|datad " "     4.801      1.243 FF    IC  reg_file_32bit\|mux_RD2\|Mux26~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~19\|combout " "     4.864      0.063 FF  CELL  reg_file_32bit\|mux_RD2\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.982      0.118 FF    IC  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|datad " "     4.982      0.118 FF    IC  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.045      0.063 FF  CELL  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|combout " "     5.045      0.063 FF  CELL  imm_or_reg\|\\GENFOR:5:or_xysel\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.181      0.136 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|datac " "     5.181      0.136 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.314      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|combout " "     5.314      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:5:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.695      0.381 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|datad " "     5.695      0.381 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.758      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|combout " "     5.758      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:6:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.879      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|datad " "     5.879      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.942      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|combout " "     5.942      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:7:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.064      0.122 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|datad " "     6.064      0.122 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.127      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|combout " "     6.127      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:8:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.245      0.118 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|datad " "     6.245      0.118 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|combout " "     6.308      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:9:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.434      0.126 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|datac " "     6.434      0.126 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.567      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|combout " "     6.567      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:10:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.687      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|datad " "     6.687      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.750      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|combout " "     6.750      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:11:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.870      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|datad " "     6.870      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.933      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|combout " "     6.933      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:12:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.053      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|datad " "     7.053      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.116      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|combout " "     7.116      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:13:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      0.122 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|datad " "     7.238      0.122 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.301      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|combout " "     7.301      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:14:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.421      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|datad " "     7.421      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.484      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|combout " "     7.484      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:15:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.604      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|datad " "     7.604      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.667      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|combout " "     7.667      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:16:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.788      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|datad " "     7.788      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.851      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|combout " "     7.851      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:17:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.063      0.212 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|datad " "     8.063      0.212 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.126      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|combout " "     8.126      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:18:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.245      0.119 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|datad " "     8.245      0.119 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.308      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|combout " "     8.308      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:19:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.433      0.125 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|datac " "     8.433      0.125 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.566      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|combout " "     8.566      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:20:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.687      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|datac " "     8.687      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.820      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|combout " "     8.820      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:21:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.942      0.122 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|datad " "     8.942      0.122 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.005      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|combout " "     9.005      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:22:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.123      0.118 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|datad " "     9.123      0.118 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.186      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|combout " "     9.186      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:23:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.309      0.123 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|datac " "     9.309      0.123 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.442      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|combout " "     9.442      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:24:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.562      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|datad " "     9.562      0.120 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.625      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|combout " "     9.625      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:25:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.744      0.119 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|datad " "     9.744      0.119 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.807      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|combout " "     9.807      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:26:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.929      0.122 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|datad " "     9.929      0.122 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.992      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|combout " "     9.992      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:27:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.110      0.118 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|datad " "    10.110      0.118 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.173      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|combout " "    10.173      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:28:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.294      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|datac " "    10.294      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.427      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|combout " "    10.427      0.133 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:29:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.548      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|datad " "    10.548      0.121 FF    IC  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.611      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|combout " "    10.611      0.063 FF  CELL  ALU\|ARITH_OP\|adder\|\\GENFOR:30:or_fin\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.730      0.119 FF    IC  ALU\|SELECT_OPERATION\|Mux31~8\|datad " "    10.730      0.119 FF    IC  ALU\|SELECT_OPERATION\|Mux31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.793      0.063 FF  CELL  ALU\|SELECT_OPERATION\|Mux31~8\|combout " "    10.793      0.063 FF  CELL  ALU\|SELECT_OPERATION\|Mux31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.907      0.114 FF    IC  ALU\|SELECT_OPERATION\|Mux31~9\|datac " "    10.907      0.114 FF    IC  ALU\|SELECT_OPERATION\|Mux31~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.040      0.133 FF  CELL  ALU\|SELECT_OPERATION\|Mux31~9\|combout " "    11.040      0.133 FF  CELL  ALU\|SELECT_OPERATION\|Mux31~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.161      0.121 FF    IC  s_convert_to_nat\[0\]~3\|datad " "    11.161      0.121 FF    IC  s_convert_to_nat\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.224      0.063 FF  CELL  s_convert_to_nat\[0\]~3\|combout " "    11.224      0.063 FF  CELL  s_convert_to_nat\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.632      1.408 FF    IC  memory_unit\|ram~42246\|datad " "    12.632      1.408 FF    IC  memory_unit\|ram~42246\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.695      0.063 FF  CELL  memory_unit\|ram~42246\|combout " "    12.695      0.063 FF  CELL  memory_unit\|ram~42246\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.801      0.106 FF    IC  memory_unit\|ram~42249\|datad " "    12.801      0.106 FF    IC  memory_unit\|ram~42249\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.864      0.063 FF  CELL  memory_unit\|ram~42249\|combout " "    12.864      0.063 FF  CELL  memory_unit\|ram~42249\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.540      0.676 FF    IC  memory_unit\|ram~42260\|datad " "    13.540      0.676 FF    IC  memory_unit\|ram~42260\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.603      0.063 FF  CELL  memory_unit\|ram~42260\|combout " "    13.603      0.063 FF  CELL  memory_unit\|ram~42260\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.715      0.112 FF    IC  memory_unit\|ram~42271\|datac " "    13.715      0.112 FF    IC  memory_unit\|ram~42271\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.848      0.133 FF  CELL  memory_unit\|ram~42271\|combout " "    13.848      0.133 FF  CELL  memory_unit\|ram~42271\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.959      0.111 FF    IC  memory_unit\|ram~42314\|datac " "    13.959      0.111 FF    IC  memory_unit\|ram~42314\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.092      0.133 FF  CELL  memory_unit\|ram~42314\|combout " "    14.092      0.133 FF  CELL  memory_unit\|ram~42314\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.440      1.348 FF    IC  memory_unit\|ram~42357\|datac " "    15.440      1.348 FF    IC  memory_unit\|ram~42357\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.573      0.133 FF  CELL  memory_unit\|ram~42357\|combout " "    15.573      0.133 FF  CELL  memory_unit\|ram~42357\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.706      0.133 FF    IC  memory_unit\|ram~42358\|dataa " "    15.706      0.133 FF    IC  memory_unit\|ram~42358\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.899      0.193 FF  CELL  memory_unit\|ram~42358\|combout " "    15.899      0.193 FF  CELL  memory_unit\|ram~42358\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.838      0.939 FF    IC  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|datad " "    16.838      0.939 FF    IC  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.901      0.063 FF  CELL  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|combout " "    16.901      0.063 FF  CELL  mem_or_reg\|\\GENFOR:18:or_xysel\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.561      0.660 FF    IC  reg_file_32bit\|\\generate_registers:12:register_32bit\|\\GENFOR:18:flip_flop\|s_Q\|asdata " "    17.561      0.660 FF    IC  reg_file_32bit\|\\generate_registers:12:register_32bit\|\\GENFOR:18:flip_flop\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.736      0.175 FF  CELL  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "    17.736      0.175 FF  CELL  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.590      1.590  R        clock network delay " "     2.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.020           clock pessimism removed " "     2.610      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.590     -0.020           clock uncertainty " "     2.590     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.597      0.007     uTsu  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q " "     2.597      0.007     uTsu  register_file:reg_file_32bit\|register_nbit:\\generate_registers:12:register_32bit\|dff_MS:\\GENFOR:18:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.736 " "Data Arrival Time  :    17.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.597 " "Data Required Time :     2.597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -15.139 (VIOLATED) " "Slack              :   -15.139 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315439860 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315439860 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.586 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.586" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_clock\}\] " "-to_clock \[get_clocks \{i_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315440188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.586  " "Path #1: Hold slack is 0.586 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q " "From Node    : register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:memory_unit\|ram~32799 " "To Node      : mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_clock " "Launch Clock : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_clock " "Latch Clock  : i_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.791      1.791  R        clock network delay " "     1.791      1.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.896      0.105     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q " "     1.896      0.105     uTco  register_file:reg_file_32bit\|register_nbit:\\generate_registers:10:register_32bit\|dff_MS:\\GENFOR:20:flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.896      0.000 RR  CELL  reg_file_32bit\|\\generate_registers:10:register_32bit\|\\GENFOR:20:flip_flop\|s_Q\|q " "     1.896      0.000 RR  CELL  reg_file_32bit\|\\generate_registers:10:register_32bit\|\\GENFOR:20:flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.896      0.000 RR    IC  reg_file_32bit\|mux_RD2\|Mux11~1\|datac " "     1.896      0.000 RR    IC  reg_file_32bit\|mux_RD2\|Mux11~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.067      0.171 RR  CELL  reg_file_32bit\|mux_RD2\|Mux11~1\|combout " "     2.067      0.171 RR  CELL  reg_file_32bit\|mux_RD2\|Mux11~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.151      0.084 RR    IC  reg_file_32bit\|mux_RD2\|Mux11~19\|datac " "     2.151      0.084 RR    IC  reg_file_32bit\|mux_RD2\|Mux11~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.276      0.125 RR  CELL  reg_file_32bit\|mux_RD2\|Mux11~19\|combout " "     2.276      0.125 RR  CELL  reg_file_32bit\|mux_RD2\|Mux11~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.276      0.000 RR    IC  memory_unit\|ram~32799\|d " "     2.276      0.000 RR    IC  memory_unit\|ram~32799\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307      0.031 RR  CELL  mem:memory_unit\|ram~32799 " "     2.307      0.031 RR  CELL  mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657      1.657  R        clock network delay " "     1.657      1.657  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637     -0.020           clock pessimism removed " "     1.637     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      0.000           clock uncertainty " "     1.637      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.084      uTh  mem:memory_unit\|ram~32799 " "     1.721      0.084      uTh  mem:memory_unit\|ram~32799" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.307 " "Data Arrival Time  :     2.307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.721 " "Data Required Time :     1.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.586  " "Slack              :     0.586 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1519315440188 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315440188 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315453353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315465957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1728 " "Peak virtual memory: 1728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519315466904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 10:04:26 2018 " "Processing ended: Thu Feb 22 10:04:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519315466904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519315466904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519315466904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519315466904 ""}
