Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 31 12:28:34 2017
| Host         : DESKTOP-K472J0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[15]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[17]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[18]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_jump/W_action_cnt_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 184 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 297 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.623        0.000                      0                  469        0.069        0.000                      0                  469        3.000        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen    {0.000 25.000}     50.000          20.000          
  clkfbout_pixelClkGen    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen_1  {0.000 25.000}     50.000          20.000          
  clkfbout_pixelClkGen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_pixelClkGen         38.623        0.000                      0                  469        0.172        0.000                      0                  469       24.500        0.000                       0                   299  
  clkfbout_pixelClkGen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pixelClkGen_1       38.626        0.000                      0                  469        0.172        0.000                      0                  469       24.500        0.000                       0                   299  
  clkfbout_pixelClkGen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pixelClkGen_1  clk_out1_pixelClkGen         38.623        0.000                      0                  469        0.069        0.000                      0                  469  
clk_out1_pixelClkGen    clk_out1_pixelClkGen_1       38.623        0.000                      0                  469        0.069        0.000                      0                  469  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       38.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.623ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.214ns  (logic 3.613ns (32.219%)  route 7.601ns (67.781%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.994    10.217    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.341 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    10.341    inst_graphic/inst_vga/pixel_in__59[3]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 38.623    

Slack (MET) :             38.628ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 3.613ns (32.232%)  route 7.596ns (67.768%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.990    10.213    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.337 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000    10.337    inst_graphic/inst_vga/pixel_in__59[7]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.032    48.965    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 38.628    

Slack (MET) :             38.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 3.613ns (32.246%)  route 7.591ns (67.754%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.985    10.208    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.332 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.332    inst_graphic/inst_vga/pixel_in__59[6]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 38.632    

Slack (MET) :             38.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 3.613ns (32.243%)  route 7.592ns (67.757%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.986    10.209    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.333 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000    10.333    inst_graphic/inst_vga/pixel_in__59[4]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.032    48.965    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 38.632    

Slack (MET) :             38.634ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 3.613ns (32.253%)  route 7.589ns (67.747%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.983    10.206    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.330 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.330    inst_graphic/inst_vga/pixel_in__59[0]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                 38.634    

Slack (MET) :             38.665ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 3.613ns (32.342%)  route 7.558ns (67.658%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.952    10.175    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000    10.299    inst_graphic/inst_vga/pixel_in__59[10]
    SLICE_X73Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y120        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 38.665    

Slack (MET) :             38.716ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 3.613ns (32.495%)  route 7.506ns (67.505%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.899    10.122    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.246    inst_graphic/inst_vga/pixel_in__59[1]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.029    48.962    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         48.962    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 38.716    

Slack (MET) :             38.724ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.113ns  (logic 3.613ns (32.513%)  route 7.500ns (67.487%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.893    10.116    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.240 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000    10.240    inst_graphic/inst_vga/pixel_in__59[11]
    SLICE_X72Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y120        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                 38.724    

Slack (MET) :             38.728ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.108ns  (logic 3.613ns (32.526%)  route 7.495ns (67.474%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.889    10.111    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.235 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.235    inst_graphic/inst_vga/pixel_in__59[5]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 38.728    

Slack (MET) :             38.730ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 3.613ns (32.538%)  route 7.491ns (67.462%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.885    10.107    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    10.231    inst_graphic/inst_vga/pixel_in__59[2]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.029    48.962    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         48.962    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 38.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.556%)  route 0.121ns (39.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.550    -0.614    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  inst_graphic/inst_vga/h_counter_reg[6]/Q
                         net (fo=6, routed)           0.121    -0.352    inst_graphic/inst_vga/h_counter_reg__0[6]
    SLICE_X60Y128        LUT6 (Prop_lut6_I4_O)        0.045    -0.307 r  inst_graphic/inst_vga/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    inst_graphic/inst_vga/plusOp[7]
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.819    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.121    -0.479    inst_graphic/inst_vga/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/counter_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.025%)  route 0.135ns (41.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.598    -0.566    inst_graphic/clk_out1
    SLICE_X77Y98         FDRE                                         r  inst_graphic/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_graphic/counter_h_reg[5]/Q
                         net (fo=5, routed)           0.135    -0.291    inst_graphic/counter_h_reg__0[5]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.246 r  inst_graphic/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/plusOp__1[6]
    SLICE_X76Y98         FDRE                                         r  inst_graphic/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.871    -0.802    inst_graphic/clk_out1
    SLICE_X76Y98         FDRE                                         r  inst_graphic/counter_h_reg[6]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.121    -0.432    inst_graphic/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.548    -0.616    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=8, routed)           0.144    -0.332    inst_graphic/inst_vga/v_counter_reg__0[1]
    SLICE_X58Y123        LUT5 (Prop_lut5_I2_O)        0.048    -0.284 r  inst_graphic/inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    inst_graphic/inst_vga/plusOp__0[4]
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.816    -0.857    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.131    -0.472    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.548    -0.616    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=8, routed)           0.144    -0.332    inst_graphic/inst_vga/v_counter_reg__0[1]
    SLICE_X58Y123        LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  inst_graphic/inst_vga/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    inst_graphic/inst_vga/plusOp__0[3]
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.816    -0.857    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.120    -0.483    inst_graphic/inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.639%)  route 0.167ns (47.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X64Y84         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Pedana2_cntH_reg[1]/Q
                         net (fo=11, routed)          0.167    -0.292    inst_graphic/Pedana2_cntH_reg_n_0_[1]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  inst_graphic/Pedana2_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_graphic/Pedana2_cntH[5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X66Y85         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.120    -0.465    inst_graphic/Pedana2_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.502%)  route 0.149ns (44.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X68Y109        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Wolvie_cntV_reg[4]/Q
                         net (fo=13, routed)          0.149    -0.313    inst_graphic/Wolvie_cntV_reg__0[4]
    SLICE_X69Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  inst_graphic/Wolvie_cntV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/p_0_in__2[5]
    SLICE_X69Y108        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.833    -0.840    inst_graphic/clk_out1
    SLICE_X69Y108        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X69Y108        FDRE (Hold_fdre_C_D)         0.092    -0.495    inst_graphic/Wolvie_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.219%)  route 0.156ns (42.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.551    -0.613    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y129        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  inst_graphic/inst_vga/h_counter_reg[3]/Q
                         net (fo=7, routed)           0.156    -0.293    inst_graphic/inst_vga/h_counter_reg__0[3]
    SLICE_X60Y128        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/inst_vga/plusOp[5]
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.819    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.121    -0.479    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.505%)  route 0.182ns (49.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X71Y85         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Wolvie_Life_cntH_reg[4]/Q
                         net (fo=7, routed)           0.182    -0.277    inst_graphic/Wolvie_Life_cntH_reg_n_0_[4]
    SLICE_X70Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  inst_graphic/Wolvie_Life_cntH[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    inst_graphic/Wolvie_Life_cntH[5]_i_3_n_0
    SLICE_X70Y86         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X70Y86         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X70Y86         FDRE (Hold_fdre_C_D)         0.120    -0.465    inst_graphic/Wolvie_Life_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.814%)  route 0.153ns (45.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.565    -0.599    inst_graphic/clk_out1
    SLICE_X67Y87         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  inst_graphic/Pedana1_cntH_reg[0]/Q
                         net (fo=12, routed)          0.153    -0.305    inst_graphic/Pedana1_cntH_reg_n_0_[0]
    SLICE_X67Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    inst_graphic/Pedana1_cntH[5]_i_1_n_0
    SLICE_X67Y86         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X67Y86         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.092    -0.493    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/map_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.281%)  route 0.101ns (30.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.591    -0.573    inst_graphic/clk_out1
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  inst_graphic/map_col_reg[4]/Q
                         net (fo=15, routed)          0.101    -0.345    inst_graphic/map_col_reg__0[4]
    SLICE_X75Y103        LUT6 (Prop_lut6_I4_O)        0.099    -0.246 r  inst_graphic/map_col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/plusOp__2[5]
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.864    -0.809    inst_graphic/clk_out1
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[5]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X75Y103        FDRE (Hold_fdre_C_D)         0.092    -0.481    inst_graphic/map_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y22     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y16     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y14     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y23     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y21     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y22     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y15     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y13     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y23     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X78Y116    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y129    inst_graphic/inst_vga/h_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y129    inst_graphic/inst_vga/h_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y129    inst_graphic/inst_vga/h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y129    inst_graphic/inst_vga/h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y96     frame_clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y95     frame_clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y95     frame_clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y95     frame_clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y95     frame_clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X78Y116    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y96     frame_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y97     frame_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y97     frame_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y97     frame_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y98     frame_clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y98     frame_clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y98     frame_clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y98     frame_clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y99     frame_clk_cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       38.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.626ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.214ns  (logic 3.613ns (32.219%)  route 7.601ns (67.781%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.994    10.217    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.341 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    10.341    inst_graphic/inst_vga/pixel_in__59[3]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.031    48.967    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 38.626    

Slack (MET) :             38.631ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 3.613ns (32.232%)  route 7.596ns (67.768%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.990    10.213    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.337 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000    10.337    inst_graphic/inst_vga/pixel_in__59[7]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.032    48.968    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         48.968    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 38.631    

Slack (MET) :             38.635ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 3.613ns (32.246%)  route 7.591ns (67.754%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.985    10.208    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.332 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.332    inst_graphic/inst_vga/pixel_in__59[6]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.031    48.967    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 38.635    

Slack (MET) :             38.635ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 3.613ns (32.243%)  route 7.592ns (67.757%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.986    10.209    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.333 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000    10.333    inst_graphic/inst_vga/pixel_in__59[4]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.032    48.968    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         48.968    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 38.635    

Slack (MET) :             38.637ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 3.613ns (32.253%)  route 7.589ns (67.747%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.983    10.206    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.330 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.330    inst_graphic/inst_vga/pixel_in__59[0]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.031    48.967    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                 38.637    

Slack (MET) :             38.668ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 3.613ns (32.342%)  route 7.558ns (67.658%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.952    10.175    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000    10.299    inst_graphic/inst_vga/pixel_in__59[10]
    SLICE_X73Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X73Y120        FDRE (Setup_fdre_C_D)        0.031    48.967    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 38.668    

Slack (MET) :             38.719ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 3.613ns (32.495%)  route 7.506ns (67.505%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.899    10.122    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.246    inst_graphic/inst_vga/pixel_in__59[1]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.029    48.965    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 38.719    

Slack (MET) :             38.727ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.113ns  (logic 3.613ns (32.513%)  route 7.500ns (67.487%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.893    10.116    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.240 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000    10.240    inst_graphic/inst_vga/pixel_in__59[11]
    SLICE_X72Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X72Y120        FDRE (Setup_fdre_C_D)        0.031    48.967    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                 38.727    

Slack (MET) :             38.731ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.108ns  (logic 3.613ns (32.526%)  route 7.495ns (67.474%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.889    10.111    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.235 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.235    inst_graphic/inst_vga/pixel_in__59[5]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.031    48.967    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 38.731    

Slack (MET) :             38.733ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 3.613ns (32.538%)  route 7.491ns (67.462%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.885    10.107    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    10.231    inst_graphic/inst_vga/pixel_in__59[2]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.100    48.936    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.029    48.965    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 38.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.556%)  route 0.121ns (39.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.550    -0.614    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  inst_graphic/inst_vga/h_counter_reg[6]/Q
                         net (fo=6, routed)           0.121    -0.352    inst_graphic/inst_vga/h_counter_reg__0[6]
    SLICE_X60Y128        LUT6 (Prop_lut6_I4_O)        0.045    -0.307 r  inst_graphic/inst_vga/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    inst_graphic/inst_vga/plusOp[7]
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.819    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.121    -0.479    inst_graphic/inst_vga/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/counter_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.025%)  route 0.135ns (41.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.598    -0.566    inst_graphic/clk_out1
    SLICE_X77Y98         FDRE                                         r  inst_graphic/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_graphic/counter_h_reg[5]/Q
                         net (fo=5, routed)           0.135    -0.291    inst_graphic/counter_h_reg__0[5]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.246 r  inst_graphic/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/plusOp__1[6]
    SLICE_X76Y98         FDRE                                         r  inst_graphic/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.871    -0.802    inst_graphic/clk_out1
    SLICE_X76Y98         FDRE                                         r  inst_graphic/counter_h_reg[6]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.121    -0.432    inst_graphic/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.548    -0.616    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=8, routed)           0.144    -0.332    inst_graphic/inst_vga/v_counter_reg__0[1]
    SLICE_X58Y123        LUT5 (Prop_lut5_I2_O)        0.048    -0.284 r  inst_graphic/inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    inst_graphic/inst_vga/plusOp__0[4]
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.816    -0.857    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.131    -0.472    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.548    -0.616    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=8, routed)           0.144    -0.332    inst_graphic/inst_vga/v_counter_reg__0[1]
    SLICE_X58Y123        LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  inst_graphic/inst_vga/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    inst_graphic/inst_vga/plusOp__0[3]
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.816    -0.857    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.120    -0.483    inst_graphic/inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.639%)  route 0.167ns (47.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X64Y84         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Pedana2_cntH_reg[1]/Q
                         net (fo=11, routed)          0.167    -0.292    inst_graphic/Pedana2_cntH_reg_n_0_[1]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  inst_graphic/Pedana2_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_graphic/Pedana2_cntH[5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X66Y85         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.120    -0.465    inst_graphic/Pedana2_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.502%)  route 0.149ns (44.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X68Y109        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Wolvie_cntV_reg[4]/Q
                         net (fo=13, routed)          0.149    -0.313    inst_graphic/Wolvie_cntV_reg__0[4]
    SLICE_X69Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  inst_graphic/Wolvie_cntV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/p_0_in__2[5]
    SLICE_X69Y108        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.833    -0.840    inst_graphic/clk_out1
    SLICE_X69Y108        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X69Y108        FDRE (Hold_fdre_C_D)         0.092    -0.495    inst_graphic/Wolvie_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.219%)  route 0.156ns (42.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.551    -0.613    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y129        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  inst_graphic/inst_vga/h_counter_reg[3]/Q
                         net (fo=7, routed)           0.156    -0.293    inst_graphic/inst_vga/h_counter_reg__0[3]
    SLICE_X60Y128        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/inst_vga/plusOp[5]
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.819    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.121    -0.479    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.505%)  route 0.182ns (49.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X71Y85         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Wolvie_Life_cntH_reg[4]/Q
                         net (fo=7, routed)           0.182    -0.277    inst_graphic/Wolvie_Life_cntH_reg_n_0_[4]
    SLICE_X70Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  inst_graphic/Wolvie_Life_cntH[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    inst_graphic/Wolvie_Life_cntH[5]_i_3_n_0
    SLICE_X70Y86         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X70Y86         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X70Y86         FDRE (Hold_fdre_C_D)         0.120    -0.465    inst_graphic/Wolvie_Life_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.814%)  route 0.153ns (45.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.565    -0.599    inst_graphic/clk_out1
    SLICE_X67Y87         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  inst_graphic/Pedana1_cntH_reg[0]/Q
                         net (fo=12, routed)          0.153    -0.305    inst_graphic/Pedana1_cntH_reg_n_0_[0]
    SLICE_X67Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    inst_graphic/Pedana1_cntH[5]_i_1_n_0
    SLICE_X67Y86         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X67Y86         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.092    -0.493    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/map_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.281%)  route 0.101ns (30.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.591    -0.573    inst_graphic/clk_out1
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  inst_graphic/map_col_reg[4]/Q
                         net (fo=15, routed)          0.101    -0.345    inst_graphic/map_col_reg__0[4]
    SLICE_X75Y103        LUT6 (Prop_lut6_I4_O)        0.099    -0.246 r  inst_graphic/map_col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/plusOp__2[5]
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.864    -0.809    inst_graphic/clk_out1
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[5]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X75Y103        FDRE (Hold_fdre_C_D)         0.092    -0.481    inst_graphic/map_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y22     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y16     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y14     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y23     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y21     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y22     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y15     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y13     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y23     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X78Y116    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y129    inst_graphic/inst_vga/h_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y129    inst_graphic/inst_vga/h_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y129    inst_graphic/inst_vga/h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y129    inst_graphic/inst_vga/h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y96     frame_clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y95     frame_clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y95     frame_clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y95     frame_clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y95     frame_clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X78Y116    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y96     frame_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y97     frame_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y97     frame_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y97     frame_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y98     frame_clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y98     frame_clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y98     frame_clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y98     frame_clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y99     frame_clk_cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen_1
  To Clock:  clkfbout_pixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       38.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.623ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.214ns  (logic 3.613ns (32.219%)  route 7.601ns (67.781%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.994    10.217    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.341 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    10.341    inst_graphic/inst_vga/pixel_in__59[3]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 38.623    

Slack (MET) :             38.628ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 3.613ns (32.232%)  route 7.596ns (67.768%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.990    10.213    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.337 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000    10.337    inst_graphic/inst_vga/pixel_in__59[7]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.032    48.965    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 38.628    

Slack (MET) :             38.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 3.613ns (32.246%)  route 7.591ns (67.754%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.985    10.208    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.332 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.332    inst_graphic/inst_vga/pixel_in__59[6]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 38.632    

Slack (MET) :             38.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 3.613ns (32.243%)  route 7.592ns (67.757%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.986    10.209    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.333 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000    10.333    inst_graphic/inst_vga/pixel_in__59[4]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.032    48.965    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 38.632    

Slack (MET) :             38.634ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 3.613ns (32.253%)  route 7.589ns (67.747%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.983    10.206    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.330 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.330    inst_graphic/inst_vga/pixel_in__59[0]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                 38.634    

Slack (MET) :             38.665ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 3.613ns (32.342%)  route 7.558ns (67.658%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.952    10.175    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000    10.299    inst_graphic/inst_vga/pixel_in__59[10]
    SLICE_X73Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y120        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 38.665    

Slack (MET) :             38.716ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 3.613ns (32.495%)  route 7.506ns (67.505%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.899    10.122    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.246    inst_graphic/inst_vga/pixel_in__59[1]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.029    48.962    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         48.962    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 38.716    

Slack (MET) :             38.724ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.113ns  (logic 3.613ns (32.513%)  route 7.500ns (67.487%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.893    10.116    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.240 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000    10.240    inst_graphic/inst_vga/pixel_in__59[11]
    SLICE_X72Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y120        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                 38.724    

Slack (MET) :             38.728ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.108ns  (logic 3.613ns (32.526%)  route 7.495ns (67.474%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.889    10.111    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.235 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.235    inst_graphic/inst_vga/pixel_in__59[5]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 38.728    

Slack (MET) :             38.730ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen rise@50.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 3.613ns (32.538%)  route 7.491ns (67.462%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.885    10.107    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    10.231    inst_graphic/inst_vga/pixel_in__59[2]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.029    48.962    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         48.962    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 38.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.556%)  route 0.121ns (39.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.550    -0.614    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  inst_graphic/inst_vga/h_counter_reg[6]/Q
                         net (fo=6, routed)           0.121    -0.352    inst_graphic/inst_vga/h_counter_reg__0[6]
    SLICE_X60Y128        LUT6 (Prop_lut6_I4_O)        0.045    -0.307 r  inst_graphic/inst_vga/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    inst_graphic/inst_vga/plusOp[7]
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.819    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.103    -0.497    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.121    -0.376    inst_graphic/inst_vga/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/counter_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.025%)  route 0.135ns (41.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.598    -0.566    inst_graphic/clk_out1
    SLICE_X77Y98         FDRE                                         r  inst_graphic/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_graphic/counter_h_reg[5]/Q
                         net (fo=5, routed)           0.135    -0.291    inst_graphic/counter_h_reg__0[5]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.246 r  inst_graphic/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/plusOp__1[6]
    SLICE_X76Y98         FDRE                                         r  inst_graphic/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.871    -0.802    inst_graphic/clk_out1
    SLICE_X76Y98         FDRE                                         r  inst_graphic/counter_h_reg[6]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.121    -0.329    inst_graphic/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.548    -0.616    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=8, routed)           0.144    -0.332    inst_graphic/inst_vga/v_counter_reg__0[1]
    SLICE_X58Y123        LUT5 (Prop_lut5_I2_O)        0.048    -0.284 r  inst_graphic/inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    inst_graphic/inst_vga/plusOp__0[4]
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.816    -0.857    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.103    -0.500    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.131    -0.369    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.548    -0.616    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=8, routed)           0.144    -0.332    inst_graphic/inst_vga/v_counter_reg__0[1]
    SLICE_X58Y123        LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  inst_graphic/inst_vga/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    inst_graphic/inst_vga/plusOp__0[3]
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.816    -0.857    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.103    -0.500    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.120    -0.380    inst_graphic/inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.639%)  route 0.167ns (47.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X64Y84         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Pedana2_cntH_reg[1]/Q
                         net (fo=11, routed)          0.167    -0.292    inst_graphic/Pedana2_cntH_reg_n_0_[1]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  inst_graphic/Pedana2_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_graphic/Pedana2_cntH[5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X66Y85         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.120    -0.362    inst_graphic/Pedana2_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.502%)  route 0.149ns (44.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X68Y109        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Wolvie_cntV_reg[4]/Q
                         net (fo=13, routed)          0.149    -0.313    inst_graphic/Wolvie_cntV_reg__0[4]
    SLICE_X69Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  inst_graphic/Wolvie_cntV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/p_0_in__2[5]
    SLICE_X69Y108        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.833    -0.840    inst_graphic/clk_out1
    SLICE_X69Y108        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.103    -0.484    
    SLICE_X69Y108        FDRE (Hold_fdre_C_D)         0.092    -0.392    inst_graphic/Wolvie_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.219%)  route 0.156ns (42.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.551    -0.613    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y129        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  inst_graphic/inst_vga/h_counter_reg[3]/Q
                         net (fo=7, routed)           0.156    -0.293    inst_graphic/inst_vga/h_counter_reg__0[3]
    SLICE_X60Y128        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/inst_vga/plusOp[5]
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.819    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.103    -0.497    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.121    -0.376    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.505%)  route 0.182ns (49.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X71Y85         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Wolvie_Life_cntH_reg[4]/Q
                         net (fo=7, routed)           0.182    -0.277    inst_graphic/Wolvie_Life_cntH_reg_n_0_[4]
    SLICE_X70Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  inst_graphic/Wolvie_Life_cntH[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    inst_graphic/Wolvie_Life_cntH[5]_i_3_n_0
    SLICE_X70Y86         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X70Y86         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X70Y86         FDRE (Hold_fdre_C_D)         0.120    -0.362    inst_graphic/Wolvie_Life_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.814%)  route 0.153ns (45.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.565    -0.599    inst_graphic/clk_out1
    SLICE_X67Y87         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  inst_graphic/Pedana1_cntH_reg[0]/Q
                         net (fo=12, routed)          0.153    -0.305    inst_graphic/Pedana1_cntH_reg_n_0_[0]
    SLICE_X67Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    inst_graphic/Pedana1_cntH[5]_i_1_n_0
    SLICE_X67Y86         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X67Y86         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.092    -0.390    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/map_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.281%)  route 0.101ns (30.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.591    -0.573    inst_graphic/clk_out1
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  inst_graphic/map_col_reg[4]/Q
                         net (fo=15, routed)          0.101    -0.345    inst_graphic/map_col_reg__0[4]
    SLICE_X75Y103        LUT6 (Prop_lut6_I4_O)        0.099    -0.246 r  inst_graphic/map_col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/plusOp__2[5]
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.864    -0.809    inst_graphic/clk_out1
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[5]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.103    -0.470    
    SLICE_X75Y103        FDRE (Hold_fdre_C_D)         0.092    -0.378    inst_graphic/map_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       38.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.623ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.214ns  (logic 3.613ns (32.219%)  route 7.601ns (67.781%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.994    10.217    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.341 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    10.341    inst_graphic/inst_vga/pixel_in__59[3]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 38.623    

Slack (MET) :             38.628ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 3.613ns (32.232%)  route 7.596ns (67.768%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.990    10.213    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.337 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000    10.337    inst_graphic/inst_vga/pixel_in__59[7]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.032    48.965    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 38.628    

Slack (MET) :             38.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 3.613ns (32.246%)  route 7.591ns (67.754%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.985    10.208    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.332 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.332    inst_graphic/inst_vga/pixel_in__59[6]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 38.632    

Slack (MET) :             38.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 3.613ns (32.243%)  route 7.592ns (67.757%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.986    10.209    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.333 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000    10.333    inst_graphic/inst_vga/pixel_in__59[4]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.032    48.965    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                 38.632    

Slack (MET) :             38.634ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 3.613ns (32.253%)  route 7.589ns (67.747%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.983    10.206    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.330 r  inst_graphic/inst_vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.330    inst_graphic/inst_vga/pixel_in__59[0]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[0]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                 38.634    

Slack (MET) :             38.665ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 3.613ns (32.342%)  route 7.558ns (67.658%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.952    10.175    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  inst_graphic/inst_vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000    10.299    inst_graphic/inst_vga/pixel_in__59[10]
    SLICE_X73Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y120        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 38.665    

Slack (MET) :             38.716ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 3.613ns (32.495%)  route 7.506ns (67.505%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.899    10.122    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.246 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.246    inst_graphic/inst_vga/pixel_in__59[1]
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y119        FDRE (Setup_fdre_C_D)        0.029    48.962    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         48.962    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 38.716    

Slack (MET) :             38.724ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.113ns  (logic 3.613ns (32.513%)  route 7.500ns (67.487%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.893    10.116    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.240 r  inst_graphic/inst_vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000    10.240    inst_graphic/inst_vga/pixel_in__59[11]
    SLICE_X72Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y120        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X72Y120        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                 38.724    

Slack (MET) :             38.728ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.108ns  (logic 3.613ns (32.526%)  route 7.495ns (67.474%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.889    10.111    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.235 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.235    inst_graphic/inst_vga/pixel_in__59[5]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.031    48.964    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         48.964    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 38.728    

Slack (MET) :             38.730ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pixelClkGen_1 rise@50.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 3.613ns (32.538%)  route 7.491ns (67.462%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 48.547 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.667    -0.873    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.806     3.388    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_83_out[4]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.124     3.512 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     3.512    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241     3.753 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.290     6.042    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.298     6.340 f  inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.335     7.675    inst_graphic/inst_vga/douta[7]
    SLICE_X72Y121        LUT4 (Prop_lut4_I1_O)        0.124     7.799 r  inst_graphic/inst_vga/red[3]_i_16/O
                         net (fo=1, routed)           0.300     8.099    inst_graphic/inst_vga/red[3]_i_16_n_0
    SLICE_X72Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  inst_graphic/inst_vga/red[3]_i_12/O
                         net (fo=1, routed)           0.876     9.099    inst_graphic/inst_vga/red[3]_i_12_n_0
    SLICE_X70Y112        LUT5 (Prop_lut5_I4_O)        0.124     9.223 r  inst_graphic/inst_vga/red[3]_i_6/O
                         net (fo=12, routed)          0.885    10.107    inst_graphic/inst_vga/pixel_in1__2
    SLICE_X73Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    10.231    inst_graphic/inst_vga/pixel_in__59[2]
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         1.568    48.547    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y119        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.488    49.036    
                         clock uncertainty           -0.103    48.933    
    SLICE_X73Y119        FDRE (Setup_fdre_C_D)        0.029    48.962    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         48.962    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 38.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.556%)  route 0.121ns (39.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.550    -0.614    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  inst_graphic/inst_vga/h_counter_reg[6]/Q
                         net (fo=6, routed)           0.121    -0.352    inst_graphic/inst_vga/h_counter_reg__0[6]
    SLICE_X60Y128        LUT6 (Prop_lut6_I4_O)        0.045    -0.307 r  inst_graphic/inst_vga/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    inst_graphic/inst_vga/plusOp[7]
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.819    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.103    -0.497    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.121    -0.376    inst_graphic/inst_vga/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/counter_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.025%)  route 0.135ns (41.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.598    -0.566    inst_graphic/clk_out1
    SLICE_X77Y98         FDRE                                         r  inst_graphic/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  inst_graphic/counter_h_reg[5]/Q
                         net (fo=5, routed)           0.135    -0.291    inst_graphic/counter_h_reg__0[5]
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.246 r  inst_graphic/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/plusOp__1[6]
    SLICE_X76Y98         FDRE                                         r  inst_graphic/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.871    -0.802    inst_graphic/clk_out1
    SLICE_X76Y98         FDRE                                         r  inst_graphic/counter_h_reg[6]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.121    -0.329    inst_graphic/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.548    -0.616    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=8, routed)           0.144    -0.332    inst_graphic/inst_vga/v_counter_reg__0[1]
    SLICE_X58Y123        LUT5 (Prop_lut5_I2_O)        0.048    -0.284 r  inst_graphic/inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    inst_graphic/inst_vga/plusOp__0[4]
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.816    -0.857    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.103    -0.500    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.131    -0.369    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.548    -0.616    inst_graphic/inst_vga/clk_out1
    SLICE_X59Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_graphic/inst_vga/v_counter_reg[1]/Q
                         net (fo=8, routed)           0.144    -0.332    inst_graphic/inst_vga/v_counter_reg__0[1]
    SLICE_X58Y123        LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  inst_graphic/inst_vga/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    inst_graphic/inst_vga/plusOp__0[3]
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.816    -0.857    inst_graphic/inst_vga/clk_out1
    SLICE_X58Y123        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.103    -0.500    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.120    -0.380    inst_graphic/inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.639%)  route 0.167ns (47.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X64Y84         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Pedana2_cntH_reg[1]/Q
                         net (fo=11, routed)          0.167    -0.292    inst_graphic/Pedana2_cntH_reg_n_0_[1]
    SLICE_X66Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  inst_graphic/Pedana2_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_graphic/Pedana2_cntH[5]_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X66Y85         FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.120    -0.362    inst_graphic/Pedana2_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_cntV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Wolvie_cntV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.502%)  route 0.149ns (44.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X68Y109        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Wolvie_cntV_reg[4]/Q
                         net (fo=13, routed)          0.149    -0.313    inst_graphic/Wolvie_cntV_reg__0[4]
    SLICE_X69Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  inst_graphic/Wolvie_cntV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/p_0_in__2[5]
    SLICE_X69Y108        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.833    -0.840    inst_graphic/clk_out1
    SLICE_X69Y108        FDRE                                         r  inst_graphic/Wolvie_cntV_reg[5]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.103    -0.484    
    SLICE_X69Y108        FDRE (Hold_fdre_C_D)         0.092    -0.392    inst_graphic/Wolvie_cntV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.219%)  route 0.156ns (42.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.551    -0.613    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y129        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  inst_graphic/inst_vga/h_counter_reg[3]/Q
                         net (fo=7, routed)           0.156    -0.293    inst_graphic/inst_vga/h_counter_reg__0[3]
    SLICE_X60Y128        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    inst_graphic/inst_vga/plusOp[5]
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.819    -0.854    inst_graphic/inst_vga/clk_out1
    SLICE_X60Y128        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.103    -0.497    
    SLICE_X60Y128        FDRE (Hold_fdre_C_D)         0.121    -0.376    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_graphic/Wolvie_Life_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Wolvie_Life_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.505%)  route 0.182ns (49.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.564    -0.600    inst_graphic/clk_out1
    SLICE_X71Y85         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  inst_graphic/Wolvie_Life_cntH_reg[4]/Q
                         net (fo=7, routed)           0.182    -0.277    inst_graphic/Wolvie_Life_cntH_reg_n_0_[4]
    SLICE_X70Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  inst_graphic/Wolvie_Life_cntH[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    inst_graphic/Wolvie_Life_cntH[5]_i_3_n_0
    SLICE_X70Y86         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X70Y86         FDRE                                         r  inst_graphic/Wolvie_Life_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X70Y86         FDRE (Hold_fdre_C_D)         0.120    -0.362    inst_graphic/Wolvie_Life_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.814%)  route 0.153ns (45.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.565    -0.599    inst_graphic/clk_out1
    SLICE_X67Y87         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  inst_graphic/Pedana1_cntH_reg[0]/Q
                         net (fo=12, routed)          0.153    -0.305    inst_graphic/Pedana1_cntH_reg_n_0_[0]
    SLICE_X67Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    inst_graphic/Pedana1_cntH[5]_i_1_n_0
    SLICE_X67Y86         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X67Y86         FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.092    -0.390    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_graphic/map_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.281%)  route 0.101ns (30.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.591    -0.573    inst_graphic/clk_out1
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  inst_graphic/map_col_reg[4]/Q
                         net (fo=15, routed)          0.101    -0.345    inst_graphic/map_col_reg__0[4]
    SLICE_X75Y103        LUT6 (Prop_lut6_I4_O)        0.099    -0.246 r  inst_graphic/map_col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    inst_graphic/plusOp__2[5]
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=297, routed)         0.864    -0.809    inst_graphic/clk_out1
    SLICE_X75Y103        FDRE                                         r  inst_graphic/map_col_reg[5]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.103    -0.470    
    SLICE_X75Y103        FDRE (Hold_fdre_C_D)         0.092    -0.378    inst_graphic/map_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.133    





