{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467274844260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467274844263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 17:20:43 2016 " "Processing started: Thu Jun 30 17:20:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467274844263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467274844263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467274844265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1467274844604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram01-SYN " "Found design unit 1: ram01-SYN" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845225 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram01 " "Found entity 1: ram01" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIMPLE.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SIMPLE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE " "Found entity 1: SIMPLE" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/014/a0147801/hard3/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/014/a0147801/hard3/alu.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "/home/014/a0147801/hard3/shifter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/ir.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.v" "" { Text "/home/014/a0147801/hard3/rf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "szcv.v(11) " "Verilog HDL information at szcv.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467274845265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szcv.v 1 1 " "Found 1 design units, including 1 entities, in source file szcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 szcv " "Found entity 1: szcv" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/014/a0147801/hard3/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "output_files/7seg.bdf" "" { Schematic "/home/014/a0147801/hard3/output_files/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/014/a0147801/hard3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul1.v 1 1 " "Found 1 design units, including 1 entities, in source file mul1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1 " "Found entity 1: mul1" {  } { { "mul1.v" "" { Text "/home/014/a0147801/hard3/mul1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.v 1 1 " "Found 1 design units, including 1 entities, in source file calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845295 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rab.v(11) " "Verilog HDL information at rab.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/rab.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467274845300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rab.v 1 1 " "Found 1 design units, including 1 entities, in source file rab.v" { { "Info" "ISGN_ENTITY_NAME" "1 rab " "Found entity 1: rab" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/rab.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4 " "Found entity 1: mul4" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/mul4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul5.v 1 1 " "Found 1 design units, including 1 entities, in source file mul5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul5 " "Found entity 1: mul5" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/mul5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_reg " "Found entity 1: out_reg" {  } { { "out_reg.v" "" { Text "/home/014/a0147801/hard3/out_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul6.v 1 1 " "Found 1 design units, including 1 entities, in source file mul6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul6 " "Found entity 1: mul6" {  } { { "mul6.v" "" { Text "/home/014/a0147801/hard3/mul6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMPLE " "Elaborating entity \"SIMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467274845427 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 176 1784 1896 176 "" "" } { 168 1896 1896 176 "" "" } { 192 1808 1896 192 "" "" } { 184 1896 1896 192 "" "" } { 344 1848 1896 344 "" "" } { 344 1896 1896 352 "" "" } { 416 1792 1872 416 "" "" } { 416 1872 1872 488 "" "" } { 432 1784 1864 432 "" "" } { 432 1864 1864 496 "" "" } { 496 1864 1896 496 "" "" } { 496 1896 1896 504 "" "" } { 440 1776 1856 440 "" "" } { 440 1856 1856 520 "" "" } { 448 1768 1840 448 "" "" } { 448 1840 1840 536 "" "" } { 464 1760 1824 464 "" "" } { 688 1808 1896 688 "" "" } { 680 1896 1896 688 "" "" } { 464 1824 1824 664 "" "" } { 440 1624 1760 456 "d\[12\]" "" } { 512 1624 1760 528 "d\[15\]" "" } { 152 1768 1768 168 "" "" } { 176 1784 1784 192 "" "" } { 192 1808 1808 216 "" "" } { 200 1624 1808 216 "d\[2\]" "" } { 200 1896 1896 240 "" "" } { 224 1624 1896 240 "d\[3\]" "" } { 264 1896 1896 320 "" "" } { 248 1624 1896 264 "d\[4\]" "" } { 272 1624 1880 288 "d\[5\]" "" } { 288 1880 1880 336 "" "" } { 312 1848 1848 344 "" "" } { 296 1624 1848 312 "d\[6\]" "" } { 336 1824 1824 368 "" "" } { 360 1792 1792 416 "" "" } { 344 1624 1792 360 "d\[8\]" "" } { 384 1784 1784 432 "" "" } { 368 1624 1784 384 "d\[9\]" "" } { 408 1776 1776 440 "" "" } { 392 1624 1776 408 "d\[10\]" "" } { 432 1768 1768 448 "" "" } { 416 1624 1768 432 "d\[11\]" "" } { 456 1760 1760 464 "" "" } { 480 1808 1808 688 "" "" } { 464 1624 1808 480 "d\[13\]" "" } { 504 1792 1792 696 "" "" } { 528 1760 1760 712 "" "" } { 176 1624 1784 192 "d\[1\]" "" } { 240 1624 1624 264 "" "" } { 264 1624 1624 288 "" "" } { 288 1624 1624 312 "" "" } { 312 1624 1624 336 "" "" } { 336 1624 1624 360 "" "" } { 360 1624 1624 384 "" "" } { 384 1624 1624 408 "" "" } { 408 1624 1624 432 "" "" } { 432 1624 1624 456 "" "" } { 456 1624 1624 480 "" "" } { 480 1624 1624 504 "" "" } { 504 1624 1624 528 "" "" } { 152 1624 1624 168 "" "" } { 168 1624 1624 192 "" "" } { 192 1624 1624 216 "" "" } { 216 1624 1624 240 "" "" } { 664 1824 1896 664 "" "" } { 696 1792 1896 696 "" "" } { 712 1760 1896 712 "" "" } { 488 1624 1792 504 "d\[14\]" "" } { 488 1872 1896 488 "" "" } { 520 1856 1896 520 "" "" } { 536 1840 1896 536 "" "" } { 320 1624 1824 336 "d\[7\]" "" } { 336 1880 1896 336 "" "" } { 368 1824 1896 368 "" "" } { 152 1624 1768 168 "d\[0\]" "" } { 152 1768 1896 152 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1467274845439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:inst7 " "Elaborating entity \"7seg\" for hierarchy \"7seg:inst7\"" {  } { { "SIMPLE.bdf" "inst7" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 120 1896 2048 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_reg out_reg:inst " "Elaborating entity \"out_reg\" for hierarchy \"out_reg:inst\"" {  } { { "SIMPLE.bdf" "inst" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 816 1504 1672 928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul6 mul6:inst26 " "Elaborating entity \"mul6\" for hierarchy \"mul6:inst26\"" {  } { { "SIMPLE.bdf" "inst26" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 600 1496 1664 680 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir1 " "Elaborating entity \"ir\" for hierarchy \"ir:ir1\"" {  } { { "SIMPLE.bdf" "ir1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 288 904 1016 480 "ir1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst27 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst27\"" {  } { { "SIMPLE.bdf" "inst27" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -72 992 1224 40 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845474 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase_counter.v(15) " "Verilog HDL Case Statement information at phase_counter.v(15): all case item expressions in this case statement are onehot" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/phase_counter.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1467274845476 "|SIMPLE|phase_counter:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram01 ram01:ram1 " "Elaborating entity \"ram01\" for hierarchy \"ram01:ram1\"" {  } { { "SIMPLE.bdf" "ram1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 120 600 816 248 "ram1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram01:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram01:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram01.vhd" "altsyncram_component" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram01:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram01:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./output_files/SIMPLE.mif " "Parameter \"init_file\" = \"./output_files/SIMPLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845589 ""}  } { { "ram01.vhd" "" { Text "/home/014/a0147801/hard3/ram01.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467274845589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jie1 " "Found entity 1: altsyncram_jie1" {  } { { "db/altsyncram_jie1.tdf" "" { Text "/home/014/a0147801/hard3/db/altsyncram_jie1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467274845661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467274845661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jie1 ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated " "Elaborating entity \"altsyncram_jie1\" for hierarchy \"ram01:ram1\|altsyncram:altsyncram_component\|altsyncram_jie1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "SIMPLE.bdf" "pc1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 104 160 352 216 "pc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul5 mul5:mul5 " "Elaborating entity \"mul5\" for hierarchy \"mul5:mul5\"" {  } { { "SIMPLE.bdf" "mul5" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 104 -144 80 216 "mul5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "SIMPLE.bdf" "adder" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { -8 160 328 72 "adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul4 mul4:inst21 " "Elaborating entity \"mul4\" for hierarchy \"mul4:inst21\"" {  } { { "SIMPLE.bdf" "inst21" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 1240 760 968 1352 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc calc:calc1 " "Elaborating entity \"calc\" for hierarchy \"calc:calc1\"" {  } { { "SIMPLE.bdf" "calc1" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 1024 1144 1256 1208 "calc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845692 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "s2 calc.v(26) " "Verilog HDL warning at calc.v(26): object s2 used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467274845696 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "z2 calc.v(26) " "Verilog HDL warning at calc.v(26): object z2 used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467274845696 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shift calc.v(29) " "Verilog HDL warning at calc.v(29): object shift used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1467274845696 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"result1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845696 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"z1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"v1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 calc.v(149) " "Verilog HDL assignment warning at calc.v(149): truncated value with size 17 to match size of target (16)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work0 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"work0\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work1 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"work1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work2 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"work2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845697 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v2 calc.v(130) " "Verilog HDL Always Construct warning at calc.v(130): inferring latch(es) for variable \"v2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845698 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code calc.v(190) " "Verilog HDL Always Construct warning at calc.v(190): inferring latch(es) for variable \"code\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467274845698 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shift 0 calc.v(29) " "Net \"shift\" at calc.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467274845698 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s2 0 calc.v(26) " "Net \"s2\" at calc.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467274845698 "|SIMPLE|calc:calc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "z2 0 calc.v(26) " "Net \"z2\" at calc.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467274845698 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\] calc.v(193) " "Inferred latch for \"code\[0\]\" at calc.v(193)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\] calc.v(193) " "Inferred latch for \"code\[1\]\" at calc.v(193)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\] calc.v(193) " "Inferred latch for \"code\[2\]\" at calc.v(193)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\] calc.v(193) " "Inferred latch for \"code\[3\]\" at calc.v(193)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1 calc.v(115) " "Inferred latch for \"v1\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1 calc.v(115) " "Inferred latch for \"z1\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1 calc.v(115) " "Inferred latch for \"s1\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1 calc.v(115) " "Inferred latch for \"c1\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] calc.v(115) " "Inferred latch for \"result1\[0\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845699 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] calc.v(115) " "Inferred latch for \"result1\[1\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] calc.v(115) " "Inferred latch for \"result1\[2\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] calc.v(115) " "Inferred latch for \"result1\[3\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] calc.v(115) " "Inferred latch for \"result1\[4\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] calc.v(115) " "Inferred latch for \"result1\[5\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] calc.v(115) " "Inferred latch for \"result1\[6\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[7\] calc.v(115) " "Inferred latch for \"result1\[7\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[8\] calc.v(115) " "Inferred latch for \"result1\[8\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[9\] calc.v(115) " "Inferred latch for \"result1\[9\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845700 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[10\] calc.v(115) " "Inferred latch for \"result1\[10\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845701 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[11\] calc.v(115) " "Inferred latch for \"result1\[11\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845701 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[12\] calc.v(115) " "Inferred latch for \"result1\[12\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845701 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[13\] calc.v(115) " "Inferred latch for \"result1\[13\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845701 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[14\] calc.v(115) " "Inferred latch for \"result1\[14\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845701 "|SIMPLE|calc:calc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[15\] calc.v(115) " "Inferred latch for \"result1\[15\]\" at calc.v(115)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/calc.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467274845701 "|SIMPLE|calc:calc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rab rab:inst19 " "Elaborating entity \"rab\" for hierarchy \"rab:inst19\"" {  } { { "SIMPLE.bdf" "inst19" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 776 1096 1240 968 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul1 mul1:inst25 " "Elaborating entity \"mul1\" for hierarchy \"mul1:inst25\"" {  } { { "SIMPLE.bdf" "inst25" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 600 936 1128 680 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:register_file " "Elaborating entity \"rf\" for hierarchy \"rf:register_file\"" {  } { { "SIMPLE.bdf" "register_file" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 616 528 744 760 "register_file" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "szcv szcv:inst20 " "Elaborating entity \"szcv\" for hierarchy \"szcv:inst20\"" {  } { { "SIMPLE.bdf" "inst20" { Schematic "/home/014/a0147801/hard3/SIMPLE.bdf" { { 984 688 840 1096 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467274845725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "szcv_reg szcv.v(8) " "Verilog HDL or VHDL warning at szcv.v(8): object \"szcv_reg\" assigned a value but never read" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/szcv.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467274845726 "|SIMPLE|szcv:inst20"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/014/a0147801/hard3/output_files/SIMPLE.map.smsg " "Generated suppressed messages file /home/014/a0147801/hard3/output_files/SIMPLE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1467274847975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467274848195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467274848195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467274848351 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467274848351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "633 " "Implemented 633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467274848351 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1467274848351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467274848351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467274848397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 17:20:48 2016 " "Processing ended: Thu Jun 30 17:20:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467274848397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467274848397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467274848397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467274848397 ""}
