# Day 1 - Inception of OpenSource EDA ,OPENLANE and SKY130 PDK

![image](https://github.com/vivek8904/pes_pd/assets/130572147/3deab4a6-6194-4cc9-80b5-911c3dcf9ab1)
- Digital ASIC Design - 
- PDK - 
- Open PDK - 
- Open world digital asic design

## Simplified RTL to GDS flow
![image](https://github.com/vivek8904/pes_pd/assets/130572147/cdfbfba6-8703-4e40-8158-dfc29d9a793f)

- Synthesis
- Floor and Power Planning
- Placement
- Clock Tree Synthesis
Routing
Sign Off

## Introduction to OpenLane and Strive Chipsets

Strive SoC Family
**OpenLane ASIC FLow**
![image](https://github.com/vivek8904/pes_pd/assets/130572147/72004c00-fa73-4fc4-aeed-5249ff95ce36)
OpenLane regression testing
Design For Test
Physical Implementation
Logic Equivalence Check
Dealing with antenna rules and regulations
STA

## Labwork
![image](https://github.com/vivek8904/pes_pd/assets/130572147/5605207e-1a7e-4e9b-ab7e-74cb14c0176b)

![image](https://github.com/vivek8904/pes_pd/assets/130572147/23934c64-6a6d-4acf-875a-c465dd651c7e)

![image](https://github.com/vivek8904/pes_pd/assets/130572147/1abcfd46-2e4d-40fa-b747-a971cfe6f737)
![image](https://github.com/vivek8904/pes_pd/assets/130572147/240fd32d-d1b3-4efe-87be-d5b7e7b14acd)
![image](https://github.com/vivek8904/pes_pd/assets/130572147/60a4fef3-2299-489d-9f1c-be556cfda84a)

# Day 2-Chip Foorplanning and Synthesis
'run_placement'
![image](https://github.com/vivek8904/pes_pd/assets/130572147/817cdee3-fa38-4c43-99ec-0de16fe6d599)







