// Seed: 3350590822
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wire id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9,
    output uwire id_10,
    input supply1 id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    output tri1 id_15,
    input supply0 id_16,
    input uwire id_17,
    input supply1 id_18
    , id_21,
    input supply0 id_19
);
  assign id_0 = id_4 ? 1 : id_3 | 1;
  module_0(
      id_21, id_21, id_21
  );
endmodule
