<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPAE C API: samples/cxl_hello_fpga/cxl_hello_fpga.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPAE C API
   &#160;<span id="projectnumber">-..</span>
   </div>
   <div id="projectbrief">FPGA API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6f9635d4fbfa321d4c00f29df5cd540c.html">samples</a></li><li class="navelem"><a class="el" href="dir_a0502a35101a3d2bc1693195c7853a68.html">cxl_hello_fpga</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cxl_hello_fpga.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cxl__hello__fpga_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright(c) 2023, Intel Corporation</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Redistribution  and  use  in source  and  binary  forms,  with  or  without</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// * Redistributions of  source code  must retain the  above copyright notice,</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//   this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// * Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   this list of conditions and the following disclaimer in the documentation</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// * Neither the name  of Intel Corporation  nor the names of its contributors</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   may be used to  endorse or promote  products derived  from this  software</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   without specific prior written permission.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING,  BUT NOT LIMITED TO,  THE</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// IMPLIED WARRANTIES OF  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// ARE DISCLAIMED.  IN NO EVENT  SHALL THE COPYRIGHT OWNER  OR CONTRIBUTORS BE</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// LIABLE  FOR  ANY  DIRECT,  INDIRECT,  INCIDENTAL,  SPECIAL,  EXEMPLARY,  OR</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// CONSEQUENTIAL  DAMAGES  (INCLUDING,  BUT  NOT LIMITED  TO,  PROCUREMENT  OF</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// SUBSTITUTE GOODS OR SERVICES;  LOSS OF USE,  DATA, OR PROFITS;  OR BUSINESS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// INTERRUPTION)  HOWEVER CAUSED  AND ON ANY THEORY  OF LIABILITY,  WHETHER IN</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// CONTRACT,  STRICT LIABILITY,  OR TORT  (INCLUDING NEGLIGENCE  OR OTHERWISE)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,  EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cxl__host__exerciser_2he__cache__test_8h.html">he_cache_test.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="cxl__hello__fpga_8h.html#a4736703a0eb0915314304d527acdf55d">   30</a></span>&#160;<span class="preprocessor">#define MEM_TG_FEATURE_ID 0x25</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="cxl__hello__fpga_8h.html#adba62009c92f202c4e9fc163301f26c3">   31</a></span>&#160;<span class="preprocessor">#define MEM_TG_FEATURE_GUIDL 0x81599b5c2ebd4b23</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="cxl__hello__fpga_8h.html#af5fc626e065828ba08501e0fb894b4c7">   32</a></span>&#160;<span class="preprocessor">#define MEM_TG_FEATURE_GUIDH 0x0118e06b1fa349b9</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="cxl__hello__fpga_8h.html#af85df86193e6fd14a7d2d76f666b6bb4">   33</a></span>&#160;<span class="preprocessor">#define HELLO_FPGA_CL_HEADER 0x36db6db6</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="cxl__hello__fpga_8h.html#a72d02b17946176eac3d194950f7f02c8">   34</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="cxl__hello__fpga_8h.html#a72d02b17946176eac3d194950f7f02c8">HE_CACHE_AFU_ID</a> = <span class="stringliteral">&quot;0118E06B-1FA3-49B9-8159-9b5C2EBD4b23&quot;</span>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacehello__fpga.html">hello_fpga</a> {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a094eedd5b254c38c0de5e0523a2750de">   38</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#a094eedd5b254c38c0de5e0523a2750de">HE_CACHE_TEST_TIMEOUT</a> = 30000;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a2d3524a49468fd2cf2f7de9045ab1c47">   39</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#a2d3524a49468fd2cf2f7de9045ab1c47">HE_CACHE_TEST_SLEEP_INVL</a> = 100;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a76fa42340ade7d46ade85c334cdf6352">   40</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#a76fa42340ade7d46ade85c334cdf6352">CL</a> = 64;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">   41</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a> = 1024;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">   42</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">MB</a> = <a class="code" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a> * 1024;</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a85a3369d653bae9ec631cff6e5428301">   43</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#a85a3369d653bae9ec631cff6e5428301">BUFFER_SIZE_2MB</a> = 2 * <a class="code" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">MB</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a58603c424af273424ab307943286c12d">   44</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#a58603c424af273424ab307943286c12d">BUFFER_SIZE_32KB</a> = 32 * <a class="code" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a>;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aff6fdfc524dcb0a794aee05c7637fe2f">   45</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#aff6fdfc524dcb0a794aee05c7637fe2f">FPGA_32KB_CACHE_LINES</a> = (32 * <a class="code" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a>) / 64;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad283866644364911ac083135181ac2be">   46</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#ad283866644364911ac083135181ac2be">FPGA_2MB_CACHE_LINES</a> = (2 * <a class="code" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">MB</a>) / 64;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a1e9e2648346baa60a0f6211f9a284a04">   47</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#a1e9e2648346baa60a0f6211f9a284a04">FPGA_512CACHE_LINES</a> = 512;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a85764c193b527d68458813f561a8416f">   48</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code" href="namespacehello__fpga.html#a85764c193b527d68458813f561a8416f">HELLO_FPGA_NUMCACHE_LINES</a> = 5;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// Host execiser CSR Offset</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b">   52</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b">HE_DFH</a> = 0x0000,</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f">   53</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f">HE_ID_L</a> = 0x0008,</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0">   54</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0">HE_ID_H</a> = 0x0010,</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28">   55</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28">HE_DFH_RSVD0</a> = 0x0018,</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1">   56</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1">HE_DFH_RSVD1</a> = 0x0020,</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754">   57</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754">HE_SCRATCHPAD0</a> = 0x028,</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592">   58</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592">HE_DSM_BASE</a> = 0x030,</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede">   59</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede">HE_CTL</a> = 0x038,</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc">   60</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc">HE_INFO</a> = 0x040,</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5">   61</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5">HE_WR_NUM_LINES</a> = 0x048,</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d">   62</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d">HE_WR_BYTE_ENABLE</a> = 0x050,</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35">   63</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35">HE_WR_CONFIG</a> = 0x058,</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627">   64</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627">HE_WR_ADDR_TABLE_CTRL</a> = 0x060,</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b">   65</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b">HE_WR_ADDR_TABLE_DATA</a> = 0x068,</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d">   66</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d">HE_RD_NUM_LINES</a> = 0x070,</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be">   67</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be">HE_RD_CONFIG</a> = 0x078,</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f">   68</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f">HE_RD_ADDR_TABLE_CTRL</a> = 0x080,</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f">   69</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f">HE_RD_ADDR_TABLE_DATA</a> = 0x088,</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e">   70</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e">HE_ERROR_STATUS</a> = 0x090,</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c">   71</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c">HE_ERROR_EXP_DATA</a> = 0x098,</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742">   72</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742">HE_ERROR_ACT_DATA0</a> = 0x0A0,</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e">   73</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e">HE_ERROR_ACT_DATA1</a> = 0x0A8,</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436">   74</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436">HE_ERROR_ACT_DATA2</a> = 0x0B0,</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37">   75</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37">HE_ERROR_ACT_DATA3</a> = 0x0B8,</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747">   76</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747">HE_ERROR_ACT_DATA4</a> = 0x0C0,</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e">   77</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e">HE_ERROR_ACT_DATA5</a> = 0x0C8,</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228">   78</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228">HE_ERROR_ACT_DATA6</a> = 0x0D0,</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656">   79</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656">HE_ERROR_ACT_DATA7</a> = 0x0D8,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;};</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// Read Traffic Opcode</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7">   83</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8">   84</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8">RD_LINE_I</a> = 0x0,</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f">   85</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f">RD_LINE_S</a> = 0x1,</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d">   86</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d">RD_LINE_EM</a> = 0x2,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;} <a class="code" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7">he_rd_opcode</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// Write Traffic Opcode</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4cea">   90</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d">   91</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d">WR_LINE_I</a> = 0x0,</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632">   92</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632">WR_LINE_M</a> = 0x1,</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483">   93</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483">WR_PUSH_I</a> = 0x2,</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad">   94</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad">WR_BARRIER_FRNCE</a> = 0x3,</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196">   95</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196">WR_FLUSH_CL</a> = 0x4,</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c">   96</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c">WR_FLUSH_CL_HCOH</a> = 0x5,</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38">   97</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38">WR_FLUSH_CL_DCOH</a> = 0x6,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;} <a class="code" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4cea">he_wr_opcode</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// DFH Header</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__dfh.html">  101</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__dfh.html">he_dfh</a> {</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__dfh.html#a8570feafd85a7c279b33baac897663b1afde4bde7064f4a1360c58f9aa0bb9948">  102</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__dfh.html#a8570feafd85a7c279b33baac897663b1afde4bde7064f4a1360c58f9aa0bb9948">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b">HE_DFH</a> };</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__dfh.html#a8cb60c8222aa273300ed9abc110845a4">  103</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__dfh.html#a8cb60c8222aa273300ed9abc110845a4">value</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  104</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    uint64_t CcipVersionNumber : 12;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    uint64_t AfuMajVersion : 4;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    uint64_t NextDfhOffset : 24;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    uint64_t EOL : 1;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    uint64_t Reserved : 19;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    uint64_t FeatureType : 4;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  };</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;};</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// DSM BASE</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__dsm__base.html">  115</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__dsm__base.html">he_dsm_base</a> {</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__dsm__base.html#ae7dde6cc73ebe51160a51a9e7e58aef0a5b31486782753d26086817b2dcb5319e">  116</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__dsm__base.html#ae7dde6cc73ebe51160a51a9e7e58aef0a5b31486782753d26086817b2dcb5319e">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592">HE_DSM_BASE</a> };</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__dsm__base.html#a8a2534c57d69bfb517b9ee0243d31ac5">  117</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__dsm__base.html#a8a2534c57d69bfb517b9ee0243d31ac5">value</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  118</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    uint64_t DsmBase : 64;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  };</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;};</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// CSR CTL</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__ctl.html">  124</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__ctl.html">he_ctl</a> {</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__ctl.html#a51ef923b0aebcafc5cf030d0523d57daa4a1bcf07ff8439d08598fedb1a55a6fe">  125</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__ctl.html#a51ef923b0aebcafc5cf030d0523d57daa4a1bcf07ff8439d08598fedb1a55a6fe">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede">HE_CTL</a> };</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__ctl.html#a21dbf2f937d3f43ef6c047dffd614443">  126</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__ctl.html#a21dbf2f937d3f43ef6c047dffd614443">value</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  127</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint64_t ResetL : 1;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    uint64_t Start : 1;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    uint64_t ForcedTestCmpl : 1;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    uint64_t bias_support : 2;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    uint64_t Reserved : 59;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  };</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;};</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// CSR INFO</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__info.html">  137</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__info.html">he_info</a> {</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__info.html#a973ca570588d0ac47585b6b2ae50566ea74776a302c4d11456dccdab2dc7f9b3a">  138</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__info.html#a973ca570588d0ac47585b6b2ae50566ea74776a302c4d11456dccdab2dc7f9b3a">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc">HE_INFO</a> };</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__info.html#a7bde361148ebc38da4893d034d0b038c">  139</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__info.html#a7bde361148ebc38da4893d034d0b038c">value</a>;</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  140</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    uint64_t write_addr_table_size : 4;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    uint64_t read_addr_table_size : 4;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    uint64_t Reserved : 56;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  };</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;};</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// HE_WR_NUM_LINES</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__num__lines.html">  148</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__wr__num__lines.html">he_wr_num_lines</a> {</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__num__lines.html#adb3b69321d3aea0149f6a86a265ec560a705a5b3f75a202802439e9bfe1bf87e3">  149</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__wr__num__lines.html#adb3b69321d3aea0149f6a86a265ec560a705a5b3f75a202802439e9bfe1bf87e3">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5">HE_WR_NUM_LINES</a> };</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__num__lines.html#a668c5aa5bb33557f279f8d39be93ea6b">  150</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__wr__num__lines.html#a668c5aa5bb33557f279f8d39be93ea6b">value</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  151</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    uint64_t write_num_lines : 16;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    uint64_t reserved : 48;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  };</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;};</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// HE_WR_BYTE_ENABLE</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__byte__enable.html">  158</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__wr__byte__enable.html">he_wr_byte_enable</a> {</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__byte__enable.html#a828f9a8447e46caea59027028b9869a7a51c41b539124d82d972eb55aa4d466ac">  159</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__wr__byte__enable.html#a828f9a8447e46caea59027028b9869a7a51c41b539124d82d972eb55aa4d466ac">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d">HE_WR_BYTE_ENABLE</a> };</div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__byte__enable.html#a270599eaf48c685c46e00220a97b360e">  160</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__wr__byte__enable.html#a270599eaf48c685c46e00220a97b360e">value</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  161</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    uint64_t write_byte_enable : 64;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  };</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;};</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// HE_WR_CONFIG</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__config.html">  167</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__wr__config.html">he_wr_config</a> {</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__config.html#af2f399fcaed11b3bf85199128753139baf3ac48f36d587a5d69521ec9d1a44286">  168</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__wr__config.html#af2f399fcaed11b3bf85199128753139baf3ac48f36d587a5d69521ec9d1a44286">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35">HE_WR_CONFIG</a> };</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__config.html#a05afe647ea1eeda098d3fb112024f847">  169</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__wr__config.html#a05afe647ea1eeda098d3fb112024f847">value</a>;</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  170</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    uint64_t write_traffic_enable : 1;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    uint64_t continuous_mode_enable : 1;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    uint64_t waitfor_completion : 1;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    uint64_t preread_sync_enable : 1;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    uint64_t postread_sync_enable : 1;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    uint64_t data_pattern : 2;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    uint64_t cl_evict_enable : 1;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    uint64_t opcode : 4;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    uint64_t line_repeat_count : 8;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    uint64_t reserved : 44;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  };</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;};</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// HE_WR_ADDR_TABLE_CTRL</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html">  185</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html">he_wr_addr_table_ctrl</a> {</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html#a1e1eb5d58664763e3321e349badb3235a0b01a192da4c5af47e551ae12267e86a">  186</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html#a1e1eb5d58664763e3321e349badb3235a0b01a192da4c5af47e551ae12267e86a">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627">HE_WR_ADDR_TABLE_CTRL</a> };</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html#afe7cf774e2ee1c2a20137678223947d4">  187</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html#afe7cf774e2ee1c2a20137678223947d4">value</a>;</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  188</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    uint64_t enable_address_table : 1;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    uint64_t enable_address_stride : 1;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    uint64_t stride : 2;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    uint64_t reserved : 60;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  };</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;};</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// HE_WR_ADDR_TABLE_DATA</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__addr__table__data.html">  197</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__wr__addr__table__data.html">he_wr_addr_table_data</a> {</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__addr__table__data.html#aac6dc10808e56c075c0d489ea263d78cab680db8fadc816483372cfc72b39c179">  198</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__wr__addr__table__data.html#aac6dc10808e56c075c0d489ea263d78cab680db8fadc816483372cfc72b39c179">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b">HE_WR_ADDR_TABLE_DATA</a> };</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__wr__addr__table__data.html#ac8768564301b4518d589a1e1f8aac1d3">  199</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__wr__addr__table__data.html#ac8768564301b4518d589a1e1f8aac1d3">value</a>;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  200</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    uint64_t address_table_value : 64;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  };</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;};</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// HE_RD_NUM_LINES</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__num__lines.html">  206</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__rd__num__lines.html">he_rd_num_lines</a> {</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__num__lines.html#a9e10d6115694f336b26613467eb11cb0a3f9accfa2fe9bbb6a7bd83429164ce68">  207</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__rd__num__lines.html#a9e10d6115694f336b26613467eb11cb0a3f9accfa2fe9bbb6a7bd83429164ce68">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d">HE_RD_NUM_LINES</a> };</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__num__lines.html#a873ccd8f854f9318c2c15ec46f244b37">  208</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__rd__num__lines.html#a873ccd8f854f9318c2c15ec46f244b37">value</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  209</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    uint64_t read_num_lines : 16;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    uint64_t reserved : 48;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  };</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;};</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// HE_RD_CONFIG</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__config.html">  216</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__rd__config.html">he_rd_config</a> {</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__config.html#aebd048b6df45e19970a47ecafc1ec4e3a8a1ddca8b3b635b2e17ade8a1c646884">  217</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__rd__config.html#aebd048b6df45e19970a47ecafc1ec4e3a8a1ddca8b3b635b2e17ade8a1c646884">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be">HE_RD_CONFIG</a> };</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__config.html#a1394e0de786a830cccbd9e782d95f6b0">  218</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__rd__config.html#a1394e0de786a830cccbd9e782d95f6b0">value</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  219</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    uint64_t read_traffic_enable : 1;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    uint64_t continuous_mode_Enable : 1;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    uint64_t waitfor_completion : 1;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    uint64_t prewrite_sync_enable : 1;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    uint64_t postwrite_sync_enable : 1;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    uint64_t data_pattern : 2;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    uint64_t cl_evict_enable : 1;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    uint64_t opcode : 4;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    uint64_t line_repeat_count : 8;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    uint64_t reserved : 44;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  };</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;};</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// HE_RD_ADDR_TABLE_CTRL</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html">  234</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html">he_rd_addr_table_ctrl</a> {</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html#a5855fbcc8aacb9b96f2225ada7e2a54daf7ecf42606a9afad01107894e4ba26b6">  235</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html#a5855fbcc8aacb9b96f2225ada7e2a54daf7ecf42606a9afad01107894e4ba26b6">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f">HE_RD_ADDR_TABLE_CTRL</a> };</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html#a2ec99e5ce2be359668401c3fc202b69a">  236</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html#a2ec99e5ce2be359668401c3fc202b69a">value</a>;</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  237</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    uint64_t enable_address_table : 1;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    uint64_t enable_address_stride : 1;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    uint64_t stride : 2;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    uint64_t reserved : 60;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  };</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;};</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// HE_RD_ADDR_TABLE_DATA</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__addr__table__data.html">  246</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__rd__addr__table__data.html">he_rd_addr_table_data</a> {</div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__addr__table__data.html#a750ac29c6e0dbf7c66d0468563121ea6a3ba3265c163d12efb7c679ad37a63979">  247</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__rd__addr__table__data.html#a750ac29c6e0dbf7c66d0468563121ea6a3ba3265c163d12efb7c679ad37a63979">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f">HE_RD_ADDR_TABLE_DATA</a> };</div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__rd__addr__table__data.html#ac4c1ffeba1b0ecd1c510099ab59b6d66">  248</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__rd__addr__table__data.html#ac4c1ffeba1b0ecd1c510099ab59b6d66">value</a>;</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  249</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    uint64_t address_table_value : 64;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  };</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;};</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// ERROR_STATUS</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__err__status.html">  255</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionhello__fpga_1_1he__err__status.html">he_err_status</a> {</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__err__status.html#a6c5953062ca0d42f70693e00a36a366ea1fd740ab0a6c0d7306b44699fd3badda">  256</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="unionhello__fpga_1_1he__err__status.html#a6c5953062ca0d42f70693e00a36a366ea1fd740ab0a6c0d7306b44699fd3badda">offset</a> = <a class="code" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e">HE_ERROR_STATUS</a> };</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="unionhello__fpga_1_1he__err__status.html#a7469126707e640dab87731fb3e1e49ef">  257</a></span>&#160;  uint64_t <a class="code" href="unionhello__fpga_1_1he__err__status.html#a7469126707e640dab87731fb3e1e49ef">value</a>;</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  258</a></span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    uint64_t data_error : 1;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    uint64_t rsvd1 : 15;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    uint64_t err_index : 16;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    uint64_t rsvd2 : 32;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  };</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;};</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// HE DSM status</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html">  267</a></span>&#160;<span class="keyword">struct </span><a class="code" href="namespacehello__fpga.html#structhello__fpga_1_1he__cache__dsm__status">he_cache_dsm_status</a> {</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a12d59ba57032563b32ecd46f1ddd7532">  268</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a12d59ba57032563b32ecd46f1ddd7532">test_completed</a> : 1;</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a0cb51f879357f6340acf70faee96f84d">  269</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a0cb51f879357f6340acf70faee96f84d">dsm_number</a> : 15;</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a09637455d734fd0902441d6d1af8009b">  270</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a09637455d734fd0902441d6d1af8009b">res1</a> : 16;</div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a515795201ea0fbab85c01d87744d59be">  271</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a515795201ea0fbab85c01d87744d59be">err_vector</a> : 32;</div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a752e6b346ec430de81702bbe985b8478">  272</a></span>&#160;  uint64_t <a class="code" href="namespacehello__fpga.html#a752e6b346ec430de81702bbe985b8478">num_ticks</a> : 64;</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a79a08c4a27508c36513d8b39bced6856">  273</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a79a08c4a27508c36513d8b39bced6856">num_reads</a> : 32;</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad2b3abdadc346f3b1ac456196b91f24f">  274</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#ad2b3abdadc346f3b1ac456196b91f24f">num_writes</a> : 32;</div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a2445cecca01d1790db6cf9a1c2d8bc2a">  275</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a2445cecca01d1790db6cf9a1c2d8bc2a">penalty_start</a> : 32;</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a70a69c01df06d52ef53a23d6a328acf1">  276</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a70a69c01df06d52ef53a23d6a328acf1">penalty_end</a> : 32;</div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a6fb4bf4fb1be5e2e24d70a2b688d47d3">  277</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a6fb4bf4fb1be5e2e24d70a2b688d47d3">actual_data</a> : 32;</div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a50368a48e0bb7d35d926d3cf2a55f2d3">  278</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#a50368a48e0bb7d35d926d3cf2a55f2d3">expected_data</a> : 32;</div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ab42a06b4e337c7f362db9aecad8253b1">  279</a></span>&#160;  uint32_t <a class="code" href="namespacehello__fpga.html#ab42a06b4e337c7f362db9aecad8253b1">res5</a>[2];</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;};</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// configures test mode</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217">  283</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3">  285</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3">HE_HELLO_FPGA</a> = 0x0,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;} <a class="code" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217">he_test_mode</a>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// configures traget</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0">  290</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81">  291</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81">HE_TARGET_HOST</a> = 0x0,</div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9">  292</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9">HE_TARGET_FPGA</a> = 0x1,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;} <a class="code" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0">he_target</a>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// he cxl cache latency</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1a">  296</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202">  297</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202">HE_CXL_LATENCY_NONE</a> = 0x0,</div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3">  298</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3">HE_CXL_RD_LATENCY</a> = 0x1,</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c">  299</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c">HE_CXL_WR_LATENCY</a> = 0x2,</div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182">  300</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182">HE_CXL_RD_WR_LATENCY</a> = 0x3,</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;} <a class="code" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1a">he_cxl_latency</a>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#af8421bbe5c82420605f63ac2d6017d80">  303</a></span>&#160;<span class="keyword">const</span> std::map&lt;std::string, uint32_t&gt; <a class="code" href="namespacehello__fpga.html#af8421bbe5c82420605f63ac2d6017d80">he_test_modes</a> = {</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    {<span class="stringliteral">&quot;hellofpga&quot;</span>, <a class="code" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3">HE_HELLO_FPGA</a>},</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;};</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// Bias Support</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4">  308</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123">  309</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123">HOSTMEM_BIAS</a> = 0x0,</div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f">  310</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f">HOST_BIAS_NA</a> = 0x1,</div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522">  311</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522">FPGAMEM_HOST_BIAS</a> = 0x2,</div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e">  312</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e">FPGAMEM_DEVICE_BIAS</a> = 0x3,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;} <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4">he_bisa_support</a>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a3854ee58186c9347b9e6f40fab1d4111">  315</a></span>&#160;<span class="keyword">const</span> std::map&lt;std::string, uint32_t&gt; <a class="code" href="namespacehello__fpga.html#a3854ee58186c9347b9e6f40fab1d4111">he_targets</a> = {</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    {<span class="stringliteral">&quot;host&quot;</span>, <a class="code" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81">HE_TARGET_HOST</a>},</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    {<span class="stringliteral">&quot;fpga&quot;</span>, <a class="code" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9">HE_TARGET_FPGA</a>},</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;};</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// Bias support</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a726d4af37b742e10979998c20618380c">  321</a></span>&#160;<span class="keyword">const</span> std::map&lt;std::string, uint32_t&gt; <a class="code" href="namespacehello__fpga.html#a726d4af37b742e10979998c20618380c">he_bias</a> = {</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    {<span class="stringliteral">&quot;host&quot;</span>, <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123">HOSTMEM_BIAS</a>},</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    {<span class="stringliteral">&quot;device&quot;</span>, <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e">FPGAMEM_DEVICE_BIAS</a>},</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;};</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// he cxl cache device instance</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459">  327</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399">  328</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399">HE_CXL_DEVICE0</a> = 0x0,</div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2">  329</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2">HE_CXL_DEVICE1</a> = 0x1,</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;} <a class="code" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459">he_cxl_dev</a>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad702dd8dfc4e378848e43406c99078b2">  332</a></span>&#160;<span class="keyword">const</span> std::map&lt;std::string, uint32_t&gt; <a class="code" href="namespacehello__fpga.html#ad702dd8dfc4e378848e43406c99078b2">he_cxl_device</a> = {</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    {<span class="stringliteral">&quot;/dev/dfl-cxl-cache.0&quot;</span>, <a class="code" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399">HE_CXL_DEVICE0</a>},</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    {<span class="stringliteral">&quot;/dev/dfl-cxl-cache.1&quot;</span>, <a class="code" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2">HE_CXL_DEVICE1</a>},</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;};</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// configures test mode</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634ca">  338</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2">  339</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2">HE_ADDRTABLE_SIZE4096</a> = 0xC,</div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74">  340</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74">HE_ADDRTABLE_SIZE2048</a> = 0xB,</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd">  341</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd">HE_ADDRTABLE_SIZE1024</a> = 0xA,</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499">  342</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499">HE_ADDRTABLE_SIZE512</a> = 0x9,</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76">  343</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76">HE_ADDRTABLE_SIZE256</a> = 0x8,</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c">  344</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c">HE_ADDRTABLE_SIZE128</a> = 0x7,</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f">  345</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f">HE_ADDRTABLE_SIZE64</a> = 0x6,</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80">  346</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80">HE_ADDRTABLE_SIZE32</a> = 0x5,</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c">  347</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c">HE_ADDRTABLE_SIZE16</a> = 0x4,</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e">  348</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e">HE_ADDRTABLE_SIZE8</a> = 0x3,</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682">  349</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682">HE_ADDRTABLE_SIZE4</a> = 0x2,</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258">  350</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258">HE_ADDRTABLE_SIZE2</a> = 0x1,</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;} <a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634ca">he_addrtable_size</a>;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// he test type</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cd">  354</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff">  355</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff">HE_ENABLE_TRAFFIC_STAGE</a> = 0x0,</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565">  356</a></span>&#160;  <a class="code" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565">HE_SIP_SEQ_STAGE</a> = 0x1,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;} <a class="code" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cd">he_traffic_enable</a>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a64c2430934a9728d30d630039b79b2bc">  359</a></span>&#160;<span class="keyword">const</span> std::map&lt;std::string, uint32_t&gt; <a class="code" href="namespacehello__fpga.html#a64c2430934a9728d30d630039b79b2bc">traffic_enable</a> = {</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    {<span class="stringliteral">&quot;enable&quot;</span>, <a class="code" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff">HE_ENABLE_TRAFFIC_STAGE</a>},</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    {<span class="stringliteral">&quot;skip&quot;</span>, <a class="code" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565">HE_SIP_SEQ_STAGE</a>},</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;};</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#a077c65c743b0848871dcfb005df7263c">  364</a></span>&#160;std::map&lt;uint32_t, uint32_t&gt; <a class="code" href="namespacehello__fpga.html#a077c65c743b0848871dcfb005df7263c">addrtable_size</a> = {</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2">HE_ADDRTABLE_SIZE4096</a>, 4096}, {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74">HE_ADDRTABLE_SIZE2048</a>, 2048},</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd">HE_ADDRTABLE_SIZE1024</a>, 1024}, {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499">HE_ADDRTABLE_SIZE512</a>, 512},</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76">HE_ADDRTABLE_SIZE256</a>, 256},   {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c">HE_ADDRTABLE_SIZE128</a>, 128},</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f">HE_ADDRTABLE_SIZE64</a>, 64},     {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80">HE_ADDRTABLE_SIZE32</a>, 32},</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c">HE_ADDRTABLE_SIZE16</a>, 16},     {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e">HE_ADDRTABLE_SIZE8</a>, 8},</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682">HE_ADDRTABLE_SIZE4</a>, 4},       {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258">HE_ADDRTABLE_SIZE2</a>, 2},</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;};</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#adef8d944c6fcc0d7e3ae45b39d4d5627">  374</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classopae_1_1afu__test_1_1afu.html">test_afu</a> = <a class="code" href="classopae_1_1afu__test_1_1afu.html">opae::afu_test::afu</a>;</div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacehello__fpga.html#aaf2b708aef68575d6f707cd88444d81a">  375</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classopae_1_1afu__test_1_1command.html">test_command</a> = <a class="code" href="classopae_1_1afu__test_1_1command.html">opae::afu_test::command</a>;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="classhello__fpga_1_1hello__fpga.html">  377</a></span>&#160;<span class="keyword">class </span><a class="code" href="namespacehello__fpga.html">hello_fpga</a> : <span class="keyword">public</span> <a class="code" href="classopae_1_1afu__test_1_1afu.html">test_afu</a> {</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; <span class="keyword">public</span>:</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="classhello__fpga_1_1hello__fpga.html#aac83257015eea9f5140afd3853919757">  379</a></span>&#160;  <a class="code" href="classhello__fpga_1_1hello__fpga.html#aac83257015eea9f5140afd3853919757">hello_fpga</a>() : <a class="code" href="classopae_1_1afu__test_1_1afu.html">test_afu</a>(<span class="stringliteral">&quot;hello_fpga&quot;</span>, nullptr, <span class="stringliteral">&quot;info&quot;</span>), count_(1) {}</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="classhello__fpga_1_1hello__fpga.html#a5f1304cc811122acb9bfdb053a57cd3e">  381</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classhello__fpga_1_1hello__fpga.html#a5f1304cc811122acb9bfdb053a57cd3e">run</a>(CLI::App *<a class="code" href="hssi_8cpp.html#a7ccd62f1083f322e0d1dfaa9c23ecb88">app</a>, <a class="code" href="classopae_1_1afu__test_1_1command.html#a11a258a1fa5a99a5be9bb34a87c48f41">test_command::ptr_t</a> test)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordtype">int</span> res = exit_codes::not_run;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    logger_-&gt;set_pattern(<span class="stringliteral">&quot;    %v&quot;</span>);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// Info prints details of an individual run. Turn it on if doing only one</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="comment">// test and the user hasn&#39;t changed level from the default.</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">if</span> ((log_level_.compare(<span class="stringliteral">&quot;warning&quot;</span>) == 0))</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      logger_-&gt;set_level(spdlog::level::info);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    logger_-&gt;info(<span class="stringliteral">&quot;starting test run, count of {0:d}&quot;</span>, count_);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    uint32_t count = 0;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">try</span> {</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      <span class="keywordflow">while</span> (count &lt; count_) {</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        logger_-&gt;debug(<span class="stringliteral">&quot;starting iteration: {0:d}&quot;</span>, count + 1);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        res = <a class="code" href="classopae_1_1afu__test_1_1afu.html#a2b3d816eac276d4ec1aaa6e9a632b32d">test_afu::run</a>(<a class="code" href="hssi_8cpp.html#a7ccd62f1083f322e0d1dfaa9c23ecb88">app</a>, test);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        count++;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        logger_-&gt;debug(<span class="stringliteral">&quot;end iteration: {0:d}&quot;</span>, count);</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="keywordflow">if</span> (res) <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      }</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    } <span class="keywordflow">catch</span> (std::exception &amp;ex) {</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      logger_-&gt;error(ex.what());</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      res = exit_codes::exception;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    }</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keyword">auto</span> pass = res == exit_codes::success ? <span class="stringliteral">&quot;PASS&quot;</span> : <span class="stringliteral">&quot;FAIL&quot;</span>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    logger_-&gt;info(<span class="stringliteral">&quot;Test {}({}): {}&quot;</span>, test-&gt;name(), count, pass);</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    spdlog::drop_all();</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">return</span> res;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  }</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; <span class="keyword">public</span>:</div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="classhello__fpga_1_1hello__fpga.html#a3232b8a4c8d40b2411f35a91927dff36">  413</a></span>&#160;  uint32_t <a class="code" href="classhello__fpga_1_1hello__fpga.html#a3232b8a4c8d40b2411f35a91927dff36">count_</a>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="classhello__fpga_1_1hello__fpga.html#abf44c0034cd8a19d5a2a4fe15ccab0ca">  415</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classhello__fpga_1_1hello__fpga.html#abf44c0034cd8a19d5a2a4fe15ccab0ca">option_passed</a>(std::string option_str) {</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">if</span> (app_.count(option_str) == 0) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  }</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;};</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;}  <span class="comment">// namespace hello_fpga</span></div>
<div class="ttc" id="aclasshello__fpga_1_1hello__fpga_html_a3232b8a4c8d40b2411f35a91927dff36"><div class="ttname"><a href="classhello__fpga_1_1hello__fpga.html#a3232b8a4c8d40b2411f35a91927dff36">hello_fpga::hello_fpga::count_</a></div><div class="ttdeci">uint32_t count_</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00413">cxl_hello_fpga.h:413</a></div></div>
<div class="ttc" id="aclasshello__fpga_1_1hello__fpga_html_a5f1304cc811122acb9bfdb053a57cd3e"><div class="ttname"><a href="classhello__fpga_1_1hello__fpga.html#a5f1304cc811122acb9bfdb053a57cd3e">hello_fpga::hello_fpga::run</a></div><div class="ttdeci">virtual int run(CLI::App *app, test_command::ptr_t test) override</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00381">cxl_hello_fpga.h:381</a></div></div>
<div class="ttc" id="aclasshello__fpga_1_1hello__fpga_html_aac83257015eea9f5140afd3853919757"><div class="ttname"><a href="classhello__fpga_1_1hello__fpga.html#aac83257015eea9f5140afd3853919757">hello_fpga::hello_fpga::hello_fpga</a></div><div class="ttdeci">hello_fpga()</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00379">cxl_hello_fpga.h:379</a></div></div>
<div class="ttc" id="aclasshello__fpga_1_1hello__fpga_html_abf44c0034cd8a19d5a2a4fe15ccab0ca"><div class="ttname"><a href="classhello__fpga_1_1hello__fpga.html#abf44c0034cd8a19d5a2a4fe15ccab0ca">hello_fpga::hello_fpga::option_passed</a></div><div class="ttdeci">bool option_passed(std::string option_str)</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00415">cxl_hello_fpga.h:415</a></div></div>
<div class="ttc" id="aclassopae_1_1afu__test_1_1afu_html"><div class="ttname"><a href="classopae_1_1afu__test_1_1afu.html">opae::afu_test::afu</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_2he__cache__test_8h_source.html#l00266">he_cache_test.h:266</a></div></div>
<div class="ttc" id="aclassopae_1_1afu__test_1_1afu_html_a2b3d816eac276d4ec1aaa6e9a632b32d"><div class="ttname"><a href="classopae_1_1afu__test_1_1afu.html#a2b3d816eac276d4ec1aaa6e9a632b32d">opae::afu_test::afu::run</a></div><div class="ttdeci">virtual int run(CLI::App *app, command::ptr_t test)</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_2he__cache__test_8h_source.html#l00474">he_cache_test.h:474</a></div></div>
<div class="ttc" id="aclassopae_1_1afu__test_1_1command_html"><div class="ttname"><a href="classopae_1_1afu__test_1_1command.html">opae::afu_test::command</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_2he__cache__test_8h_source.html#l00228">he_cache_test.h:228</a></div></div>
<div class="ttc" id="aclassopae_1_1afu__test_1_1command_html_a11a258a1fa5a99a5be9bb34a87c48f41"><div class="ttname"><a href="classopae_1_1afu__test_1_1command.html#a11a258a1fa5a99a5be9bb34a87c48f41">opae::afu_test::command::ptr_t</a></div><div class="ttdeci">std::shared_ptr&lt; command &gt; ptr_t</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_2he__cache__test_8h_source.html#l00230">he_cache_test.h:230</a></div></div>
<div class="ttc" id="acxl__hello__fpga_8h_html_a72d02b17946176eac3d194950f7f02c8"><div class="ttname"><a href="cxl__hello__fpga_8h.html#a72d02b17946176eac3d194950f7f02c8">HE_CACHE_AFU_ID</a></div><div class="ttdeci">const char * HE_CACHE_AFU_ID</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00034">cxl_hello_fpga.h:34</a></div></div>
<div class="ttc" id="acxl__host__exerciser_2he__cache__test_8h_html"><div class="ttname"><a href="cxl__host__exerciser_2he__cache__test_8h.html">he_cache_test.h</a></div></div>
<div class="ttc" id="ahssi_8cpp_html_a7ccd62f1083f322e0d1dfaa9c23ecb88"><div class="ttname"><a href="hssi_8cpp.html#a7ccd62f1083f322e0d1dfaa9c23ecb88">app</a></div><div class="ttdeci">hssi_afu app</div><div class="ttdef"><b>Definition:</b> <a href="hssi_8cpp_source.html#l00034">hssi.cpp:34</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html"><div class="ttname"><a href="namespacehello__fpga.html">hello_fpga</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_2cxl__he__cmd_8h_source.html#l00038">cxl_he_cmd.h:38</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a077c65c743b0848871dcfb005df7263c"><div class="ttname"><a href="namespacehello__fpga.html#a077c65c743b0848871dcfb005df7263c">hello_fpga::addrtable_size</a></div><div class="ttdeci">std::map&lt; uint32_t, uint32_t &gt; addrtable_size</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00364">cxl_hello_fpga.h:364</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a094eedd5b254c38c0de5e0523a2750de"><div class="ttname"><a href="namespacehello__fpga.html#a094eedd5b254c38c0de5e0523a2750de">hello_fpga::HE_CACHE_TEST_TIMEOUT</a></div><div class="ttdeci">static const uint64_t HE_CACHE_TEST_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00038">cxl_hello_fpga.h:38</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a09637455d734fd0902441d6d1af8009b"><div class="ttname"><a href="namespacehello__fpga.html#a09637455d734fd0902441d6d1af8009b">hello_fpga::he_cache_dsm_status::res1</a></div><div class="ttdeci">uint32_t res1</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00270">cxl_hello_fpga.h:270</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a0cb51f879357f6340acf70faee96f84d"><div class="ttname"><a href="namespacehello__fpga.html#a0cb51f879357f6340acf70faee96f84d">hello_fpga::he_cache_dsm_status::dsm_number</a></div><div class="ttdeci">uint32_t dsm_number</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00269">cxl_hello_fpga.h:269</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a12d59ba57032563b32ecd46f1ddd7532"><div class="ttname"><a href="namespacehello__fpga.html#a12d59ba57032563b32ecd46f1ddd7532">hello_fpga::he_cache_dsm_status::test_completed</a></div><div class="ttdeci">uint32_t test_completed</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00268">cxl_hello_fpga.h:268</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a1e9e2648346baa60a0f6211f9a284a04"><div class="ttname"><a href="namespacehello__fpga.html#a1e9e2648346baa60a0f6211f9a284a04">hello_fpga::FPGA_512CACHE_LINES</a></div><div class="ttdeci">static const uint64_t FPGA_512CACHE_LINES</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00047">cxl_hello_fpga.h:47</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a2445cecca01d1790db6cf9a1c2d8bc2a"><div class="ttname"><a href="namespacehello__fpga.html#a2445cecca01d1790db6cf9a1c2d8bc2a">hello_fpga::he_cache_dsm_status::penalty_start</a></div><div class="ttdeci">uint32_t penalty_start</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00275">cxl_hello_fpga.h:275</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a2d3524a49468fd2cf2f7de9045ab1c47"><div class="ttname"><a href="namespacehello__fpga.html#a2d3524a49468fd2cf2f7de9045ab1c47">hello_fpga::HE_CACHE_TEST_SLEEP_INVL</a></div><div class="ttdeci">static const uint64_t HE_CACHE_TEST_SLEEP_INVL</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00039">cxl_hello_fpga.h:39</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a3854ee58186c9347b9e6f40fab1d4111"><div class="ttname"><a href="namespacehello__fpga.html#a3854ee58186c9347b9e6f40fab1d4111">hello_fpga::he_targets</a></div><div class="ttdeci">const std::map&lt; std::string, uint32_t &gt; he_targets</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00315">cxl_hello_fpga.h:315</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a495eee96f16ea46b401e19aa88be4db7"><div class="ttname"><a href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7">hello_fpga::he_rd_opcode</a></div><div class="ttdeci">he_rd_opcode</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00083">cxl_hello_fpga.h:83</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8"><div class="ttname"><a href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8">hello_fpga::RD_LINE_I</a></div><div class="ttdeci">@ RD_LINE_I</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00084">cxl_hello_fpga.h:84</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d"><div class="ttname"><a href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d">hello_fpga::RD_LINE_EM</a></div><div class="ttdeci">@ RD_LINE_EM</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00086">cxl_hello_fpga.h:86</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f"><div class="ttname"><a href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f">hello_fpga::RD_LINE_S</a></div><div class="ttdeci">@ RD_LINE_S</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00085">cxl_hello_fpga.h:85</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a50368a48e0bb7d35d926d3cf2a55f2d3"><div class="ttname"><a href="namespacehello__fpga.html#a50368a48e0bb7d35d926d3cf2a55f2d3">hello_fpga::he_cache_dsm_status::expected_data</a></div><div class="ttdeci">uint32_t expected_data</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00278">cxl_hello_fpga.h:278</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a515795201ea0fbab85c01d87744d59be"><div class="ttname"><a href="namespacehello__fpga.html#a515795201ea0fbab85c01d87744d59be">hello_fpga::he_cache_dsm_status::err_vector</a></div><div class="ttdeci">uint32_t err_vector</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00271">cxl_hello_fpga.h:271</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a58603c424af273424ab307943286c12d"><div class="ttname"><a href="namespacehello__fpga.html#a58603c424af273424ab307943286c12d">hello_fpga::BUFFER_SIZE_32KB</a></div><div class="ttdeci">static const uint64_t BUFFER_SIZE_32KB</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00044">cxl_hello_fpga.h:44</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a64c2430934a9728d30d630039b79b2bc"><div class="ttname"><a href="namespacehello__fpga.html#a64c2430934a9728d30d630039b79b2bc">hello_fpga::traffic_enable</a></div><div class="ttdeci">const std::map&lt; std::string, uint32_t &gt; traffic_enable</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00359">cxl_hello_fpga.h:359</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a6fb4bf4fb1be5e2e24d70a2b688d47d3"><div class="ttname"><a href="namespacehello__fpga.html#a6fb4bf4fb1be5e2e24d70a2b688d47d3">hello_fpga::he_cache_dsm_status::actual_data</a></div><div class="ttdeci">uint32_t actual_data</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00277">cxl_hello_fpga.h:277</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a70a69c01df06d52ef53a23d6a328acf1"><div class="ttname"><a href="namespacehello__fpga.html#a70a69c01df06d52ef53a23d6a328acf1">hello_fpga::he_cache_dsm_status::penalty_end</a></div><div class="ttdeci">uint32_t penalty_end</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00276">cxl_hello_fpga.h:276</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a726d4af37b742e10979998c20618380c"><div class="ttname"><a href="namespacehello__fpga.html#a726d4af37b742e10979998c20618380c">hello_fpga::he_bias</a></div><div class="ttdeci">const std::map&lt; std::string, uint32_t &gt; he_bias</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00321">cxl_hello_fpga.h:321</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a752e6b346ec430de81702bbe985b8478"><div class="ttname"><a href="namespacehello__fpga.html#a752e6b346ec430de81702bbe985b8478">hello_fpga::he_cache_dsm_status::num_ticks</a></div><div class="ttdeci">uint64_t num_ticks</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00272">cxl_hello_fpga.h:272</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a76fa42340ade7d46ade85c334cdf6352"><div class="ttname"><a href="namespacehello__fpga.html#a76fa42340ade7d46ade85c334cdf6352">hello_fpga::CL</a></div><div class="ttdeci">static const uint64_t CL</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00040">cxl_hello_fpga.h:40</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a79a08c4a27508c36513d8b39bced6856"><div class="ttname"><a href="namespacehello__fpga.html#a79a08c4a27508c36513d8b39bced6856">hello_fpga::he_cache_dsm_status::num_reads</a></div><div class="ttdeci">uint32_t num_reads</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00273">cxl_hello_fpga.h:273</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a85764c193b527d68458813f561a8416f"><div class="ttname"><a href="namespacehello__fpga.html#a85764c193b527d68458813f561a8416f">hello_fpga::HELLO_FPGA_NUMCACHE_LINES</a></div><div class="ttdeci">static const uint64_t HELLO_FPGA_NUMCACHE_LINES</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00048">cxl_hello_fpga.h:48</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a85a3369d653bae9ec631cff6e5428301"><div class="ttname"><a href="namespacehello__fpga.html#a85a3369d653bae9ec631cff6e5428301">hello_fpga::BUFFER_SIZE_2MB</a></div><div class="ttdeci">static const uint64_t BUFFER_SIZE_2MB</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00043">cxl_hello_fpga.h:43</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be">hello_fpga::HE_RD_CONFIG</a></div><div class="ttdeci">@ HE_RD_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00067">cxl_hello_fpga.h:67</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37">hello_fpga::HE_ERROR_ACT_DATA3</a></div><div class="ttdeci">@ HE_ERROR_ACT_DATA3</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00075">cxl_hello_fpga.h:75</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d">hello_fpga::HE_RD_NUM_LINES</a></div><div class="ttdeci">@ HE_RD_NUM_LINES</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00066">cxl_hello_fpga.h:66</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e">hello_fpga::HE_ERROR_STATUS</a></div><div class="ttdeci">@ HE_ERROR_STATUS</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00070">cxl_hello_fpga.h:70</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e">hello_fpga::HE_ERROR_ACT_DATA5</a></div><div class="ttdeci">@ HE_ERROR_ACT_DATA5</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00077">cxl_hello_fpga.h:77</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754">hello_fpga::HE_SCRATCHPAD0</a></div><div class="ttdeci">@ HE_SCRATCHPAD0</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00057">cxl_hello_fpga.h:57</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0">hello_fpga::HE_ID_H</a></div><div class="ttdeci">@ HE_ID_H</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00054">cxl_hello_fpga.h:54</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b">hello_fpga::HE_WR_ADDR_TABLE_DATA</a></div><div class="ttdeci">@ HE_WR_ADDR_TABLE_DATA</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00065">cxl_hello_fpga.h:65</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35">hello_fpga::HE_WR_CONFIG</a></div><div class="ttdeci">@ HE_WR_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00063">cxl_hello_fpga.h:63</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5">hello_fpga::HE_WR_NUM_LINES</a></div><div class="ttdeci">@ HE_WR_NUM_LINES</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00061">cxl_hello_fpga.h:61</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592">hello_fpga::HE_DSM_BASE</a></div><div class="ttdeci">@ HE_DSM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00058">cxl_hello_fpga.h:58</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f">hello_fpga::HE_RD_ADDR_TABLE_DATA</a></div><div class="ttdeci">@ HE_RD_ADDR_TABLE_DATA</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00069">cxl_hello_fpga.h:69</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1">hello_fpga::HE_DFH_RSVD1</a></div><div class="ttdeci">@ HE_DFH_RSVD1</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00056">cxl_hello_fpga.h:56</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d">hello_fpga::HE_WR_BYTE_ENABLE</a></div><div class="ttdeci">@ HE_WR_BYTE_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00062">cxl_hello_fpga.h:62</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f">hello_fpga::HE_RD_ADDR_TABLE_CTRL</a></div><div class="ttdeci">@ HE_RD_ADDR_TABLE_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00068">cxl_hello_fpga.h:68</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e">hello_fpga::HE_ERROR_ACT_DATA1</a></div><div class="ttdeci">@ HE_ERROR_ACT_DATA1</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00073">cxl_hello_fpga.h:73</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627">hello_fpga::HE_WR_ADDR_TABLE_CTRL</a></div><div class="ttdeci">@ HE_WR_ADDR_TABLE_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00064">cxl_hello_fpga.h:64</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc">hello_fpga::HE_INFO</a></div><div class="ttdeci">@ HE_INFO</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00060">cxl_hello_fpga.h:60</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656">hello_fpga::HE_ERROR_ACT_DATA7</a></div><div class="ttdeci">@ HE_ERROR_ACT_DATA7</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00079">cxl_hello_fpga.h:79</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436">hello_fpga::HE_ERROR_ACT_DATA2</a></div><div class="ttdeci">@ HE_ERROR_ACT_DATA2</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00074">cxl_hello_fpga.h:74</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747">hello_fpga::HE_ERROR_ACT_DATA4</a></div><div class="ttdeci">@ HE_ERROR_ACT_DATA4</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00076">cxl_hello_fpga.h:76</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28">hello_fpga::HE_DFH_RSVD0</a></div><div class="ttdeci">@ HE_DFH_RSVD0</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00055">cxl_hello_fpga.h:55</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228">hello_fpga::HE_ERROR_ACT_DATA6</a></div><div class="ttdeci">@ HE_ERROR_ACT_DATA6</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00078">cxl_hello_fpga.h:78</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede">hello_fpga::HE_CTL</a></div><div class="ttdeci">@ HE_CTL</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00059">cxl_hello_fpga.h:59</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c">hello_fpga::HE_ERROR_EXP_DATA</a></div><div class="ttdeci">@ HE_ERROR_EXP_DATA</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00071">cxl_hello_fpga.h:71</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742">hello_fpga::HE_ERROR_ACT_DATA0</a></div><div class="ttdeci">@ HE_ERROR_ACT_DATA0</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00072">cxl_hello_fpga.h:72</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f">hello_fpga::HE_ID_L</a></div><div class="ttdeci">@ HE_ID_L</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00053">cxl_hello_fpga.h:53</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b"><div class="ttname"><a href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b">hello_fpga::HE_DFH</a></div><div class="ttdeci">@ HE_DFH</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00052">cxl_hello_fpga.h:52</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a89f06448832f7c8a9d7c52b5eb07fd1a"><div class="ttname"><a href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1a">hello_fpga::he_cxl_latency</a></div><div class="ttdeci">he_cxl_latency</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00296">cxl_hello_fpga.h:296</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c"><div class="ttname"><a href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c">hello_fpga::HE_CXL_WR_LATENCY</a></div><div class="ttdeci">@ HE_CXL_WR_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00299">cxl_hello_fpga.h:299</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182"><div class="ttname"><a href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182">hello_fpga::HE_CXL_RD_WR_LATENCY</a></div><div class="ttdeci">@ HE_CXL_RD_WR_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00300">cxl_hello_fpga.h:300</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3"><div class="ttname"><a href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3">hello_fpga::HE_CXL_RD_LATENCY</a></div><div class="ttdeci">@ HE_CXL_RD_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00298">cxl_hello_fpga.h:298</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202"><div class="ttname"><a href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202">hello_fpga::HE_CXL_LATENCY_NONE</a></div><div class="ttdeci">@ HE_CXL_LATENCY_NONE</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00297">cxl_hello_fpga.h:297</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a95c9ed592efd05df524e4b1b478ad7e0"><div class="ttname"><a href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0">hello_fpga::he_target</a></div><div class="ttdeci">he_target</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00290">cxl_hello_fpga.h:290</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9"><div class="ttname"><a href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9">hello_fpga::HE_TARGET_FPGA</a></div><div class="ttdeci">@ HE_TARGET_FPGA</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00292">cxl_hello_fpga.h:292</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81"><div class="ttname"><a href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81">hello_fpga::HE_TARGET_HOST</a></div><div class="ttdeci">@ HE_TARGET_HOST</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00291">cxl_hello_fpga.h:291</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a980575d6740c6f12e55b354fd99f7bf4"><div class="ttname"><a href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4">hello_fpga::he_bisa_support</a></div><div class="ttdeci">he_bisa_support</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00308">cxl_hello_fpga.h:308</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f"><div class="ttname"><a href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f">hello_fpga::HOST_BIAS_NA</a></div><div class="ttdeci">@ HOST_BIAS_NA</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00310">cxl_hello_fpga.h:310</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522"><div class="ttname"><a href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522">hello_fpga::FPGAMEM_HOST_BIAS</a></div><div class="ttdeci">@ FPGAMEM_HOST_BIAS</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00311">cxl_hello_fpga.h:311</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123"><div class="ttname"><a href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123">hello_fpga::HOSTMEM_BIAS</a></div><div class="ttdeci">@ HOSTMEM_BIAS</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00309">cxl_hello_fpga.h:309</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e"><div class="ttname"><a href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e">hello_fpga::FPGAMEM_DEVICE_BIAS</a></div><div class="ttdeci">@ FPGAMEM_DEVICE_BIAS</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00312">cxl_hello_fpga.h:312</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a99b54a6c59fb3f11737e224c99bcf217"><div class="ttname"><a href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217">hello_fpga::he_test_mode</a></div><div class="ttdeci">he_test_mode</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00283">cxl_hello_fpga.h:283</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3"><div class="ttname"><a href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3">hello_fpga::HE_HELLO_FPGA</a></div><div class="ttdeci">@ HE_HELLO_FPGA</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00285">cxl_hello_fpga.h:285</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aa143e52c0533a63c1cc963597d540128"><div class="ttname"><a href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">hello_fpga::KB</a></div><div class="ttdeci">static const uint64_t KB</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00041">cxl_hello_fpga.h:41</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aa43afc40a8fc58fce6b9a246fead89cd"><div class="ttname"><a href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cd">hello_fpga::he_traffic_enable</a></div><div class="ttdeci">he_traffic_enable</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00354">cxl_hello_fpga.h:354</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565"><div class="ttname"><a href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565">hello_fpga::HE_SIP_SEQ_STAGE</a></div><div class="ttdeci">@ HE_SIP_SEQ_STAGE</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00356">cxl_hello_fpga.h:356</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff"><div class="ttname"><a href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff">hello_fpga::HE_ENABLE_TRAFFIC_STAGE</a></div><div class="ttdeci">@ HE_ENABLE_TRAFFIC_STAGE</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00355">cxl_hello_fpga.h:355</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aaabb830b4399e6529dce6bbfacbf7459"><div class="ttname"><a href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459">hello_fpga::he_cxl_dev</a></div><div class="ttdeci">he_cxl_dev</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00327">cxl_hello_fpga.h:327</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399"><div class="ttname"><a href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399">hello_fpga::HE_CXL_DEVICE0</a></div><div class="ttdeci">@ HE_CXL_DEVICE0</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00328">cxl_hello_fpga.h:328</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2"><div class="ttname"><a href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2">hello_fpga::HE_CXL_DEVICE1</a></div><div class="ttdeci">@ HE_CXL_DEVICE1</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00329">cxl_hello_fpga.h:329</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ab42a06b4e337c7f362db9aecad8253b1"><div class="ttname"><a href="namespacehello__fpga.html#ab42a06b4e337c7f362db9aecad8253b1">hello_fpga::he_cache_dsm_status::res5</a></div><div class="ttdeci">uint32_t res5[2]</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00279">cxl_hello_fpga.h:279</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ac79ae3f28375e85022028ccb913b4cea"><div class="ttname"><a href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4cea">hello_fpga::he_wr_opcode</a></div><div class="ttdeci">he_wr_opcode</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00090">cxl_hello_fpga.h:90</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196"><div class="ttname"><a href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196">hello_fpga::WR_FLUSH_CL</a></div><div class="ttdeci">@ WR_FLUSH_CL</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00095">cxl_hello_fpga.h:95</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483"><div class="ttname"><a href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483">hello_fpga::WR_PUSH_I</a></div><div class="ttdeci">@ WR_PUSH_I</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00093">cxl_hello_fpga.h:93</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad"><div class="ttname"><a href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad">hello_fpga::WR_BARRIER_FRNCE</a></div><div class="ttdeci">@ WR_BARRIER_FRNCE</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00094">cxl_hello_fpga.h:94</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c"><div class="ttname"><a href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c">hello_fpga::WR_FLUSH_CL_HCOH</a></div><div class="ttdeci">@ WR_FLUSH_CL_HCOH</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00096">cxl_hello_fpga.h:96</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d"><div class="ttname"><a href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d">hello_fpga::WR_LINE_I</a></div><div class="ttdeci">@ WR_LINE_I</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00091">cxl_hello_fpga.h:91</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38"><div class="ttname"><a href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38">hello_fpga::WR_FLUSH_CL_DCOH</a></div><div class="ttdeci">@ WR_FLUSH_CL_DCOH</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00097">cxl_hello_fpga.h:97</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632"><div class="ttname"><a href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632">hello_fpga::WR_LINE_M</a></div><div class="ttdeci">@ WR_LINE_M</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00092">cxl_hello_fpga.h:92</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634ca"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634ca">hello_fpga::he_addrtable_size</a></div><div class="ttdeci">he_addrtable_size</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00338">cxl_hello_fpga.h:338</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258">hello_fpga::HE_ADDRTABLE_SIZE2</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE2</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00350">cxl_hello_fpga.h:350</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f">hello_fpga::HE_ADDRTABLE_SIZE64</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE64</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00345">cxl_hello_fpga.h:345</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c">hello_fpga::HE_ADDRTABLE_SIZE16</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE16</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00347">cxl_hello_fpga.h:347</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e">hello_fpga::HE_ADDRTABLE_SIZE8</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE8</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00348">cxl_hello_fpga.h:348</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd">hello_fpga::HE_ADDRTABLE_SIZE1024</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE1024</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00341">cxl_hello_fpga.h:341</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2">hello_fpga::HE_ADDRTABLE_SIZE4096</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE4096</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00339">cxl_hello_fpga.h:339</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499">hello_fpga::HE_ADDRTABLE_SIZE512</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE512</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00342">cxl_hello_fpga.h:342</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682">hello_fpga::HE_ADDRTABLE_SIZE4</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE4</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00349">cxl_hello_fpga.h:349</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76">hello_fpga::HE_ADDRTABLE_SIZE256</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE256</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00343">cxl_hello_fpga.h:343</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c">hello_fpga::HE_ADDRTABLE_SIZE128</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE128</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00344">cxl_hello_fpga.h:344</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74">hello_fpga::HE_ADDRTABLE_SIZE2048</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE2048</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00340">cxl_hello_fpga.h:340</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80">hello_fpga::HE_ADDRTABLE_SIZE32</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE32</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00346">cxl_hello_fpga.h:346</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad283866644364911ac083135181ac2be"><div class="ttname"><a href="namespacehello__fpga.html#ad283866644364911ac083135181ac2be">hello_fpga::FPGA_2MB_CACHE_LINES</a></div><div class="ttdeci">static const uint64_t FPGA_2MB_CACHE_LINES</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00046">cxl_hello_fpga.h:46</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad2b3abdadc346f3b1ac456196b91f24f"><div class="ttname"><a href="namespacehello__fpga.html#ad2b3abdadc346f3b1ac456196b91f24f">hello_fpga::he_cache_dsm_status::num_writes</a></div><div class="ttdeci">uint32_t num_writes</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00274">cxl_hello_fpga.h:274</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad702dd8dfc4e378848e43406c99078b2"><div class="ttname"><a href="namespacehello__fpga.html#ad702dd8dfc4e378848e43406c99078b2">hello_fpga::he_cxl_device</a></div><div class="ttdeci">const std::map&lt; std::string, uint32_t &gt; he_cxl_device</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00332">cxl_hello_fpga.h:332</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_af4a0543bd451d12284a92c9d33930ea5"><div class="ttname"><a href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">hello_fpga::MB</a></div><div class="ttdeci">static const uint64_t MB</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00042">cxl_hello_fpga.h:42</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_af8421bbe5c82420605f63ac2d6017d80"><div class="ttname"><a href="namespacehello__fpga.html#af8421bbe5c82420605f63ac2d6017d80">hello_fpga::he_test_modes</a></div><div class="ttdeci">const std::map&lt; std::string, uint32_t &gt; he_test_modes</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00303">cxl_hello_fpga.h:303</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aff6fdfc524dcb0a794aee05c7637fe2f"><div class="ttname"><a href="namespacehello__fpga.html#aff6fdfc524dcb0a794aee05c7637fe2f">hello_fpga::FPGA_32KB_CACHE_LINES</a></div><div class="ttdeci">static const uint64_t FPGA_32KB_CACHE_LINES</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00045">cxl_hello_fpga.h:45</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_structhello__fpga_1_1he__cache__dsm__status"><div class="ttname"><a href="namespacehello__fpga.html#structhello__fpga_1_1he__cache__dsm__status">hello_fpga::he_cache_dsm_status</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00267">cxl_hello_fpga.h:267</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__ctl_html"><div class="ttname"><a href="unionhello__fpga_1_1he__ctl.html">hello_fpga::he_ctl</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00124">cxl_hello_fpga.h:124</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__ctl_html_a21dbf2f937d3f43ef6c047dffd614443"><div class="ttname"><a href="unionhello__fpga_1_1he__ctl.html#a21dbf2f937d3f43ef6c047dffd614443">hello_fpga::he_ctl::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00126">cxl_hello_fpga.h:126</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__ctl_html_a51ef923b0aebcafc5cf030d0523d57daa4a1bcf07ff8439d08598fedb1a55a6fe"><div class="ttname"><a href="unionhello__fpga_1_1he__ctl.html#a51ef923b0aebcafc5cf030d0523d57daa4a1bcf07ff8439d08598fedb1a55a6fe">hello_fpga::he_ctl::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00125">cxl_hello_fpga.h:125</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__dfh_html"><div class="ttname"><a href="unionhello__fpga_1_1he__dfh.html">hello_fpga::he_dfh</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00101">cxl_hello_fpga.h:101</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__dfh_html_a8570feafd85a7c279b33baac897663b1afde4bde7064f4a1360c58f9aa0bb9948"><div class="ttname"><a href="unionhello__fpga_1_1he__dfh.html#a8570feafd85a7c279b33baac897663b1afde4bde7064f4a1360c58f9aa0bb9948">hello_fpga::he_dfh::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00102">cxl_hello_fpga.h:102</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__dfh_html_a8cb60c8222aa273300ed9abc110845a4"><div class="ttname"><a href="unionhello__fpga_1_1he__dfh.html#a8cb60c8222aa273300ed9abc110845a4">hello_fpga::he_dfh::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00103">cxl_hello_fpga.h:103</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__dsm__base_html"><div class="ttname"><a href="unionhello__fpga_1_1he__dsm__base.html">hello_fpga::he_dsm_base</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00115">cxl_hello_fpga.h:115</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__dsm__base_html_a8a2534c57d69bfb517b9ee0243d31ac5"><div class="ttname"><a href="unionhello__fpga_1_1he__dsm__base.html#a8a2534c57d69bfb517b9ee0243d31ac5">hello_fpga::he_dsm_base::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00117">cxl_hello_fpga.h:117</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__dsm__base_html_ae7dde6cc73ebe51160a51a9e7e58aef0a5b31486782753d26086817b2dcb5319e"><div class="ttname"><a href="unionhello__fpga_1_1he__dsm__base.html#ae7dde6cc73ebe51160a51a9e7e58aef0a5b31486782753d26086817b2dcb5319e">hello_fpga::he_dsm_base::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00116">cxl_hello_fpga.h:116</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__err__status_html"><div class="ttname"><a href="unionhello__fpga_1_1he__err__status.html">hello_fpga::he_err_status</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00255">cxl_hello_fpga.h:255</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__err__status_html_a6c5953062ca0d42f70693e00a36a366ea1fd740ab0a6c0d7306b44699fd3badda"><div class="ttname"><a href="unionhello__fpga_1_1he__err__status.html#a6c5953062ca0d42f70693e00a36a366ea1fd740ab0a6c0d7306b44699fd3badda">hello_fpga::he_err_status::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00256">cxl_hello_fpga.h:256</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__err__status_html_a7469126707e640dab87731fb3e1e49ef"><div class="ttname"><a href="unionhello__fpga_1_1he__err__status.html#a7469126707e640dab87731fb3e1e49ef">hello_fpga::he_err_status::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00257">cxl_hello_fpga.h:257</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__info_html"><div class="ttname"><a href="unionhello__fpga_1_1he__info.html">hello_fpga::he_info</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00137">cxl_hello_fpga.h:137</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__info_html_a7bde361148ebc38da4893d034d0b038c"><div class="ttname"><a href="unionhello__fpga_1_1he__info.html#a7bde361148ebc38da4893d034d0b038c">hello_fpga::he_info::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00139">cxl_hello_fpga.h:139</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__info_html_a973ca570588d0ac47585b6b2ae50566ea74776a302c4d11456dccdab2dc7f9b3a"><div class="ttname"><a href="unionhello__fpga_1_1he__info.html#a973ca570588d0ac47585b6b2ae50566ea74776a302c4d11456dccdab2dc7f9b3a">hello_fpga::he_info::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00138">cxl_hello_fpga.h:138</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__addr__table__ctrl_html"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html">hello_fpga::he_rd_addr_table_ctrl</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00234">cxl_hello_fpga.h:234</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__addr__table__ctrl_html_a2ec99e5ce2be359668401c3fc202b69a"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html#a2ec99e5ce2be359668401c3fc202b69a">hello_fpga::he_rd_addr_table_ctrl::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00236">cxl_hello_fpga.h:236</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__addr__table__ctrl_html_a5855fbcc8aacb9b96f2225ada7e2a54daf7ecf42606a9afad01107894e4ba26b6"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html#a5855fbcc8aacb9b96f2225ada7e2a54daf7ecf42606a9afad01107894e4ba26b6">hello_fpga::he_rd_addr_table_ctrl::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00235">cxl_hello_fpga.h:235</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__addr__table__data_html"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__addr__table__data.html">hello_fpga::he_rd_addr_table_data</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00246">cxl_hello_fpga.h:246</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__addr__table__data_html_a750ac29c6e0dbf7c66d0468563121ea6a3ba3265c163d12efb7c679ad37a63979"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__addr__table__data.html#a750ac29c6e0dbf7c66d0468563121ea6a3ba3265c163d12efb7c679ad37a63979">hello_fpga::he_rd_addr_table_data::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00247">cxl_hello_fpga.h:247</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__addr__table__data_html_ac4c1ffeba1b0ecd1c510099ab59b6d66"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__addr__table__data.html#ac4c1ffeba1b0ecd1c510099ab59b6d66">hello_fpga::he_rd_addr_table_data::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00248">cxl_hello_fpga.h:248</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__config_html"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__config.html">hello_fpga::he_rd_config</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00216">cxl_hello_fpga.h:216</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__config_html_a1394e0de786a830cccbd9e782d95f6b0"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__config.html#a1394e0de786a830cccbd9e782d95f6b0">hello_fpga::he_rd_config::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00218">cxl_hello_fpga.h:218</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__config_html_aebd048b6df45e19970a47ecafc1ec4e3a8a1ddca8b3b635b2e17ade8a1c646884"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__config.html#aebd048b6df45e19970a47ecafc1ec4e3a8a1ddca8b3b635b2e17ade8a1c646884">hello_fpga::he_rd_config::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00217">cxl_hello_fpga.h:217</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__num__lines_html"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__num__lines.html">hello_fpga::he_rd_num_lines</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00206">cxl_hello_fpga.h:206</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__num__lines_html_a873ccd8f854f9318c2c15ec46f244b37"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__num__lines.html#a873ccd8f854f9318c2c15ec46f244b37">hello_fpga::he_rd_num_lines::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00208">cxl_hello_fpga.h:208</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__rd__num__lines_html_a9e10d6115694f336b26613467eb11cb0a3f9accfa2fe9bbb6a7bd83429164ce68"><div class="ttname"><a href="unionhello__fpga_1_1he__rd__num__lines.html#a9e10d6115694f336b26613467eb11cb0a3f9accfa2fe9bbb6a7bd83429164ce68">hello_fpga::he_rd_num_lines::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00207">cxl_hello_fpga.h:207</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__addr__table__ctrl_html"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html">hello_fpga::he_wr_addr_table_ctrl</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00185">cxl_hello_fpga.h:185</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__addr__table__ctrl_html_a1e1eb5d58664763e3321e349badb3235a0b01a192da4c5af47e551ae12267e86a"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html#a1e1eb5d58664763e3321e349badb3235a0b01a192da4c5af47e551ae12267e86a">hello_fpga::he_wr_addr_table_ctrl::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00186">cxl_hello_fpga.h:186</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__addr__table__ctrl_html_afe7cf774e2ee1c2a20137678223947d4"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html#afe7cf774e2ee1c2a20137678223947d4">hello_fpga::he_wr_addr_table_ctrl::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00187">cxl_hello_fpga.h:187</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__addr__table__data_html"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__addr__table__data.html">hello_fpga::he_wr_addr_table_data</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00197">cxl_hello_fpga.h:197</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__addr__table__data_html_aac6dc10808e56c075c0d489ea263d78cab680db8fadc816483372cfc72b39c179"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__addr__table__data.html#aac6dc10808e56c075c0d489ea263d78cab680db8fadc816483372cfc72b39c179">hello_fpga::he_wr_addr_table_data::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00198">cxl_hello_fpga.h:198</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__addr__table__data_html_ac8768564301b4518d589a1e1f8aac1d3"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__addr__table__data.html#ac8768564301b4518d589a1e1f8aac1d3">hello_fpga::he_wr_addr_table_data::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00199">cxl_hello_fpga.h:199</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__byte__enable_html"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__byte__enable.html">hello_fpga::he_wr_byte_enable</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00158">cxl_hello_fpga.h:158</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__byte__enable_html_a270599eaf48c685c46e00220a97b360e"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__byte__enable.html#a270599eaf48c685c46e00220a97b360e">hello_fpga::he_wr_byte_enable::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00160">cxl_hello_fpga.h:160</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__byte__enable_html_a828f9a8447e46caea59027028b9869a7a51c41b539124d82d972eb55aa4d466ac"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__byte__enable.html#a828f9a8447e46caea59027028b9869a7a51c41b539124d82d972eb55aa4d466ac">hello_fpga::he_wr_byte_enable::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00159">cxl_hello_fpga.h:159</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__config_html"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__config.html">hello_fpga::he_wr_config</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00167">cxl_hello_fpga.h:167</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__config_html_a05afe647ea1eeda098d3fb112024f847"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__config.html#a05afe647ea1eeda098d3fb112024f847">hello_fpga::he_wr_config::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00169">cxl_hello_fpga.h:169</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__config_html_af2f399fcaed11b3bf85199128753139baf3ac48f36d587a5d69521ec9d1a44286"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__config.html#af2f399fcaed11b3bf85199128753139baf3ac48f36d587a5d69521ec9d1a44286">hello_fpga::he_wr_config::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00168">cxl_hello_fpga.h:168</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__num__lines_html"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__num__lines.html">hello_fpga::he_wr_num_lines</a></div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00148">cxl_hello_fpga.h:148</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__num__lines_html_a668c5aa5bb33557f279f8d39be93ea6b"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__num__lines.html#a668c5aa5bb33557f279f8d39be93ea6b">hello_fpga::he_wr_num_lines::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00150">cxl_hello_fpga.h:150</a></div></div>
<div class="ttc" id="aunionhello__fpga_1_1he__wr__num__lines_html_adb3b69321d3aea0149f6a86a265ec560a705a5b3f75a202802439e9bfe1bf87e3"><div class="ttname"><a href="unionhello__fpga_1_1he__wr__num__lines.html#adb3b69321d3aea0149f6a86a265ec560a705a5b3f75a202802439e9bfe1bf87e3">hello_fpga::he_wr_num_lines::offset</a></div><div class="ttdeci">@ offset</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00149">cxl_hello_fpga.h:149</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
