Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,62
design__inferred_latch__count,0
design__instance__count,35811
design__instance__area,202623
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1161
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0018667695112526417
power__switching__total,0.001898474059998989
power__leakage__total,2.207589773206564e-07
power__total,0.0037654642947018147
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.229197
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.229197
timing__hold__ws__corner:nom_tt_025C_1v80,0.302784
timing__setup__ws__corner:nom_tt_025C_1v80,56.991035
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.302784
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.749718
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,597
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1161
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.395126
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.395126
timing__hold__ws__corner:nom_ss_100C_1v60,0.867842
timing__setup__ws__corner:nom_ss_100C_1v60,53.747719
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.867842
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,79.43602
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1161
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.158994
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.158994
timing__hold__ws__corner:nom_ff_n40C_1v95,0.089832
timing__setup__ws__corner:nom_ff_n40C_1v95,58.073959
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.089832
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.401062
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,692
design__max_fanout_violation__count,1161
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.151312
clock__skew__worst_setup,-0.426113
timing__hold__ws,0.086106
timing__setup__ws,53.655499
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.086106
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,78.937981
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 800.0
design__core__bbox,5.52 10.88 794.42 788.8
flow__warnings__count,1
flow__errors__count,0
design__io,610
design__die__area,640000
design__core__area,613701
design__instance__count__stdcell,35811
design__instance__area__stdcell,202623
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.330166
design__instance__utilization__stdcell,0.330166
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,608
design__io__hpwl,89753256
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,592344
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1238
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,15677
route__net__special,2
route__drc_errors__iter:1,17908
route__wirelength__iter:1,744109
route__drc_errors__iter:2,6636
route__wirelength__iter:2,737419
route__drc_errors__iter:3,6534
route__wirelength__iter:3,734857
route__drc_errors__iter:4,1086
route__wirelength__iter:4,733740
route__drc_errors__iter:5,52
route__wirelength__iter:5,733565
route__drc_errors__iter:6,1
route__wirelength__iter:6,733555
route__drc_errors__iter:7,0
route__wirelength__iter:7,733551
route__drc_errors,0
route__wirelength,733551
route__vias,146364
route__vias__singlecut,146364
route__vias__multicut,0
design__disconnected_pin__count,323
design__critical_disconnected_pin__count,0
route__wirelength__max,979.31
timing__unannotated_net__count__corner:nom_tt_025C_1v80,515
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,515
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,515
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1161
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.219115
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.219115
timing__hold__ws__corner:min_tt_025C_1v80,0.302613
timing__setup__ws__corner:min_tt_025C_1v80,57.028275
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.302613
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.041878
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,515
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,415
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1161
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.379594
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.379594
timing__hold__ws__corner:min_ss_100C_1v60,0.863233
timing__setup__ws__corner:min_ss_100C_1v60,53.821659
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.863233
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,79.985603
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,515
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1161
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.151312
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.151312
timing__hold__ws__corner:min_ff_n40C_1v95,0.089791
timing__setup__ws__corner:min_ff_n40C_1v95,58.099258
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.089791
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.592995
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,515
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,20
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1161
design__max_cap_violation__count__corner:max_tt_025C_1v80,2
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.24858
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.24858
timing__hold__ws__corner:max_tt_025C_1v80,0.29862
timing__setup__ws__corner:max_tt_025C_1v80,56.944572
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.29862
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.477585
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,515
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,692
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1161
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.426113
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.426113
timing__hold__ws__corner:max_ss_100C_1v60,0.872984
timing__setup__ws__corner:max_ss_100C_1v60,53.655499
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.872984
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,78.937981
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,515
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1161
design__max_cap_violation__count__corner:max_ff_n40C_1v95,2
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.17316
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.17316
timing__hold__ws__corner:max_ff_n40C_1v95,0.086106
timing__setup__ws__corner:max_ff_n40C_1v95,58.042492
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.086106
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.220955
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,515
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,515
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79971
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000285974
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000289849
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000127069
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000289849
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001230000000000000081983031474663903281907550990581512451171875
ir__drop__worst,0.00028600000000000001289246487345963032566942274570465087890625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
