#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Tue Jun 14 09:25:48 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd changed - recompiling
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Synthesizing work.top.bdf_type.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":50:7:50:21|Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":60:17:60:18|Using user defined encoding for type state_type.
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":9:7:9:24|Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":21:17:21:18|Using user defined encoding for type state_type.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":16:7:16:20|Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":96:1:96:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":102:9:102:18|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":111:9:111:15|Referenced variable count_2 is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":99:8:99:19|Referenced variable curr_state_2 is not in sensitivity list.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.
Post processing for work.top.bdf_type
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":289:2:289:12|Signal HDA_SDO_ATP is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":283:2:283:11|Signal PWRBTN_LED is floating; a simulation mismatch is possible.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":17:8:17:16|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":45:2:45:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":23:2:23:10|Input V33DSW_OK is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Trying to extract state machine for register curr_state.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":40:2:40:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":41:2:41:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":42:2:42:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":55:2:55:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":56:2:56:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":64:2:64:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":65:2:65:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":100:2:100:16|Input GPIO_FPGA_SoC_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":102:2:102:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":103:2:103:16|Input GPIO_FPGA_SoC_4 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":104:2:104:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":105:2:105:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":106:2:106:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":140:2:140:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":150:2:150:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":151:2:151:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":152:2:152:10|Input SUSWARN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":153:2:153:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":159:2:159:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":229:2:229:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":230:2:230:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":284:2:284:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":288:2:288:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 14 09:25:49 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 14 09:25:49 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 14 09:25:49 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 14 09:25:50 2022

###########################################################]
Pre-mapping Report

# Tue Jun 14 09:25:50 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     95   
===============================================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 14 09:25:50 2022

###########################################################]
Map & Optimize Report

# Tue Jun 14 09:25:50 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@W: MO161 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|Register bit curr_state[0] (in view view:work.dsw_pwrok_block(dsw_pwrok_arch)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|Sequential instance DSW_PWRGD.DSW_PWROK is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Warning: Found 21 combinational loops!
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
1) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m5/SEL
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m5 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m5/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_6
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/OUT
    net        VPP_VDDQ.curr_state_2_4[1]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
2) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m1/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m1 (cell xor)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_8
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":111:9:111:30|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
3) instance VPP_VDDQ.un9_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m3/A[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m3 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m3/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.i3_mux_0
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_1[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[0]
    input  pin VPP_VDDQ.curr_state_2_1_sqmuxa_1_2/I[1]
    instance   VPP_VDDQ.curr_state_2_1_sqmuxa_1_2 (cell and)
    output pin VPP_VDDQ.curr_state_2_1_sqmuxa_1_2/OUT
    net        VPP_VDDQ.un2_vddq_pwrgd_0
    input  pin VPP_VDDQ.curr_state_2_1_sqmuxa/I[1]
    instance   VPP_VDDQ.curr_state_2_1_sqmuxa (cell and)
    output pin VPP_VDDQ.curr_state_2_1_sqmuxa/OUT
    net        VPP_VDDQ.curr_state_2_1_sqmuxa_1_0
    input  pin VPP_VDDQ.curr_state_2_1_sqmuxa_1_i_0/I[0]
    instance   VPP_VDDQ.curr_state_2_1_sqmuxa_1_i_0 (cell inv)
    output pin VPP_VDDQ.curr_state_2_1_sqmuxa_1_i_0/OUT[0]
    net        VPP_VDDQ.curr_state_2_1_sqmuxa_1_i_3_0
    input  pin VPP_VDDQ.un1_curr_state_210_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_0/OUT
    net        VPP_VDDQ.N_72_0
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":111:9:111:30|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_2
4) instance VPP_VDDQ.N_1_i_i (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_2
    input  pin VPP_VDDQ.count_2_1_sqmuxa/I[0]
    instance   VPP_VDDQ.count_2_1_sqmuxa (cell and)
    output pin VPP_VDDQ.count_2_1_sqmuxa/OUT
    net        VPP_VDDQ.count_2_1_sqmuxa
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.N_1_i_i/I[0]
    instance   VPP_VDDQ.N_1_i_i (cell inv)
    output pin VPP_VDDQ.N_1_i_i/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_2
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":110:4:110:16|Found combinational loop during mapping at net VPP_VDDQ.un5_clk_100khz
5) instance VPP_VDDQ.un5_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.un5_clk_100khz (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.un5_clk_100khz
    input  pin VPP_VDDQ.count_2_1_sqmuxa/I[1]
    instance   VPP_VDDQ.count_2_1_sqmuxa (cell and)
    output pin VPP_VDDQ.count_2_1_sqmuxa/OUT
    net        VPP_VDDQ.count_2_1_sqmuxa
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.N_1_i_i/I[0]
    instance   VPP_VDDQ.N_1_i_i (cell inv)
    output pin VPP_VDDQ.N_1_i_i/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_2
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m5/B[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m5 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m5/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_6
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/OUT
    net        VPP_VDDQ.curr_state_2_4[1]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.un5_clk_100khz/I[0]
    instance   VPP_VDDQ.un5_clk_100khz (cell and)
    output pin VPP_VDDQ.un5_clk_100khz/OUT
    net        VPP_VDDQ.un5_clk_100khz
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
6) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[0]
    net        VPP_VDDQ.un1_count_2_1[0]
    input  pin VPP_VDDQ.count_2_1[0]/I[1]
    instance   VPP_VDDQ.count_2_1[0] (cell and)
    output pin VPP_VDDQ.count_2_1[0]/OUT
    net        VPP_VDDQ.count_2_1[0]
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
7) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_1[1]/I[1]
    instance   VPP_VDDQ.count_2_1[1] (cell and)
    output pin VPP_VDDQ.count_2_1[1]/OUT
    net        VPP_VDDQ.count_2_1[1]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
8) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
9) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
10) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_1[4]/I[1]
    instance   VPP_VDDQ.count_2_1[4] (cell and)
    output pin VPP_VDDQ.count_2_1[4]/OUT
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
11) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
12) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_1[6]/I[1]
    instance   VPP_VDDQ.count_2_1[6] (cell and)
    output pin VPP_VDDQ.count_2_1[6]/OUT
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[7]
13) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_1[7]/I[1]
    instance   VPP_VDDQ.count_2_1[7] (cell and)
    output pin VPP_VDDQ.count_2_1[7]/OUT
    net        VPP_VDDQ.count_2_1[7]
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
14) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
15) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_1[9]/I[1]
    instance   VPP_VDDQ.count_2_1[9] (cell and)
    output pin VPP_VDDQ.count_2_1[9]/OUT
    net        VPP_VDDQ.count_2_1[9]
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
16) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_1[10]/I[1]
    instance   VPP_VDDQ.count_2_1[10] (cell and)
    output pin VPP_VDDQ.count_2_1[10]/OUT
    net        VPP_VDDQ.count_2_1[10]
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
17) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_1[11]/I[1]
    instance   VPP_VDDQ.count_2_1[11] (cell and)
    output pin VPP_VDDQ.count_2_1[11]/OUT
    net        VPP_VDDQ.count_2_1[11]
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
18) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_1[12]/I[1]
    instance   VPP_VDDQ.count_2_1[12] (cell and)
    output pin VPP_VDDQ.count_2_1[12]/OUT
    net        VPP_VDDQ.count_2_1[12]
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
19) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_1[13]/I[1]
    instance   VPP_VDDQ.count_2_1[13] (cell and)
    output pin VPP_VDDQ.count_2_1[13]/OUT
    net        VPP_VDDQ.count_2_1[13]
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
20) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_1[14]/I[1]
    instance   VPP_VDDQ.count_2_1[14] (cell and)
    output pin VPP_VDDQ.count_2_1[14]/OUT
    net        VPP_VDDQ.count_2_1[14]
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
21) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_1[15]/I[1]
    instance   VPP_VDDQ.count_2_1[15] (cell and)
    output pin VPP_VDDQ.count_2_1[15]/OUT
    net        VPP_VDDQ.count_2_1[15]
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[15]
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -5.11ns		 222 /       109
   2		0h:00m:00s		    -5.11ns		 221 /       109
   3		0h:00m:00s		    -2.62ns		 221 /       109
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Replicating instance VPP_VDDQ.curr_state_2_4_1_0_.m4 (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.66ns		 231 /       109
   5		0h:00m:00s		    -1.66ns		 231 /       109


   6		0h:00m:00s		    -1.47ns		 232 /       109
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":71:24:71:62|Unbuffered I/O PCH_PWRGD.un2_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O VPP_VDDQ.VCCST_EN which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2_en_x which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":64:10:64:45|Unbuffered I/O VPP_VDDQ.un1_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2_en_0_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":71:24:71:62|Unbuffered I/O PCH_PWRGD.un2_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":64:10:64:45|Unbuffered I/O VPP_VDDQ.un1_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O VPP_VDDQ.VCCST_EN which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":71:24:71:62|Unbuffered I/O PCH_PWRGD.un2_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":64:10:64:45|Unbuffered I/O VPP_VDDQ.un1_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O VPP_VDDQ.VCCST_EN which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":71:24:71:62|Unbuffered I/O PCH_PWRGD.un2_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O VPP_VDDQ.VCCST_EN which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2_en_x which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":64:10:64:45|Unbuffered I/O VPP_VDDQ.un1_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2_en_0_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":71:24:71:62|Unbuffered I/O PCH_PWRGD.un2_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":64:10:64:45|Unbuffered I/O VPP_VDDQ.un1_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O VPP_VDDQ.VCCST_EN which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":71:24:71:62|Unbuffered I/O PCH_PWRGD.un2_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":64:10:64:45|Unbuffered I/O VPP_VDDQ.un1_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O VPP_VDDQ.VCCST_EN which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":49:8:49:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:15:48:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 109 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
76 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   109        PCH_PWRGD.delayed_vccin_ok
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

Warning: Found 27 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
1) instance count_2_RNIV6C91[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD/O
    net        VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD
    input  pin VPP_VDDQ.count_2_RNIV6C91[15]/I1
    instance   VPP_VDDQ.count_2_RNIV6C91[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIV6C91[15]/O
    net        VPP_VDDQ.count_2[15]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
2) instance count_2_RNIT3B91[14] (in view: work.vpp_vddq_block(netlist)), output net count_2[14] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD/O
    net        VPP_VDDQ.count_2_1[14]
    input  pin VPP_VDDQ.count_2_RNIT3B91[14]/I1
    instance   VPP_VDDQ.count_2_RNIT3B91[14] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIT3B91[14]/O
    net        VPP_VDDQ.count_2[14]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
3) instance count_2_RNIR0A91[13] (in view: work.vpp_vddq_block(netlist)), output net count_2[13] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD/O
    net        VPP_VDDQ.count_2_1[13]
    input  pin VPP_VDDQ.count_2_RNIR0A91[13]/I1
    instance   VPP_VDDQ.count_2_RNIR0A91[13] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIR0A91[13]/O
    net        VPP_VDDQ.count_2[13]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
4) instance count_2_RNIPT891[12] (in view: work.vpp_vddq_block(netlist)), output net count_2[12] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND/O
    net        VPP_VDDQ.count_2_1[12]
    input  pin VPP_VDDQ.count_2_RNIPT891[12]/I1
    instance   VPP_VDDQ.count_2_RNIPT891[12] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIPT891[12]/O
    net        VPP_VDDQ.count_2[12]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
5) instance count_2_RNINQ791[11] (in view: work.vpp_vddq_block(netlist)), output net count_2[11] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD/O
    net        VPP_VDDQ.count_2_1[11]
    input  pin VPP_VDDQ.count_2_RNINQ791[11]/I1
    instance   VPP_VDDQ.count_2_RNINQ791[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNINQ791[11]/O
    net        VPP_VDDQ.count_2[11]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
6) instance count_2_RNIES131[10] (in view: work.vpp_vddq_block(netlist)), output net count_2[10] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7/O
    net        VPP_VDDQ.count_2_1[10]
    input  pin VPP_VDDQ.count_2_RNIES131[10]/I1
    instance   VPP_VDDQ.count_2_RNIES131[10] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIES131[10]/O
    net        VPP_VDDQ.count_2[10]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
7) instance count_2_RNI5PC31[9] (in view: work.vpp_vddq_block(netlist)), output net count_2[9] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7/O
    net        VPP_VDDQ.count_2_1[9]
    input  pin VPP_VDDQ.count_2_RNI5PC31[9]/I1
    instance   VPP_VDDQ.count_2_RNI5PC31[9] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI5PC31[9]/O
    net        VPP_VDDQ.count_2[9]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
8) instance count_2_RNI3MB31[8] (in view: work.vpp_vddq_block(netlist)), output net count_2[8] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7/O
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_RNI3MB31[8]/I1
    instance   VPP_VDDQ.count_2_RNI3MB31[8] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI3MB31[8]/O
    net        VPP_VDDQ.count_2[8]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7
9) instance count_2_RNIE8TR[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_7
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31/O
    net        VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31_0/O
    net        VPP_VDDQ.count_2_1[7]
    input  pin VPP_VDDQ.count_2_RNIE8TR[7]/I1
    instance   VPP_VDDQ.count_2_RNIE8TR[7] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE8TR[7]/O
    net        VPP_VDDQ.un1_count_2_1_axb_7
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_6
10) instance count_2_RNID7TR[6] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_6 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/O
    net        VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0/O
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_RNID7TR[6]/I1
    instance   VPP_VDDQ.count_2_RNID7TR[6] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNID7TR[6]/O
    net        VPP_VDDQ.un1_count_2_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
11) instance count_2_RNITC831[5] (in view: work.vpp_vddq_block(netlist)), output net count_2[5] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/O
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_RNITC831[5]/I1
    instance   VPP_VDDQ.count_2_RNITC831[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNITC831[5]/O
    net        VPP_VDDQ.count_2[5]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_4
12) instance count_2_RNIB5TR[4] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_4 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/O
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_RNIB5TR[4]/I1
    instance   VPP_VDDQ.count_2_RNIB5TR[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIB5TR[4]/O
    net        VPP_VDDQ.un1_count_2_1_axb_4
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
13) instance count_2_RNIP6631[3] (in view: work.vpp_vddq_block(netlist)), output net count_2[3] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_RNIP6631[3]/I1
    instance   VPP_VDDQ.count_2_RNIP6631[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIP6631[3]/O
    net        VPP_VDDQ.count_2[3]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
14) instance count_2_RNIN3531[2] (in view: work.vpp_vddq_block(netlist)), output net count_2[2] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_RNIN3531[2]/I1
    instance   VPP_VDDQ.count_2_RNIN3531[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIN3531[2]/O
    net        VPP_VDDQ.count_2[2]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
15) instance curr_state_2_RNISBBC7[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
16) instance curr_state_2_e_0_RNIIOCG[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I1
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_RNI[0]
17) instance curr_state_2_RNI[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2_RNI[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_RNI8PF7[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI8PF7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI8PF7[0]/O
    net        VPP_VDDQ.count_2_en_0_tz
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ[1]/I2
    instance   VPP_VDDQ.curr_state_2_e_0_RNIJCTQ[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ[1]/O
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_RNILHSU[1]/I2
    instance   VPP_VDDQ.count_2_RNILHSU[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNILHSU[1]/O
    net        VPP_VDDQ.N_9
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I0
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_1
18) instance count_2_RNI82TR[1] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_1 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.count_2_RNI82TR_0[1]/I1
    instance   VPP_VDDQ.count_2_RNI82TR_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR_0[1]/O
    net        VPP_VDDQ.count_2_RNI82TR_0[1]
    input  pin VPP_VDDQ.count_2_RNI82TR_1[1]/I0
    instance   VPP_VDDQ.count_2_RNI82TR_1[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR_1[1]/O
    net        VPP_VDDQ.count_2_1[1]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI
    input  pin VPP_VDDQ.count_2_RNILHSU_0[1]/I0
    instance   VPP_VDDQ.count_2_RNILHSU_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNILHSU_0[1]/O
    net        VPP_VDDQ.m4_1
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/I2
    instance   VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/O
    net        VPP_VDDQ.N_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/O
    net        VPP_VDDQ.N_10
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I1
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNINUSC[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/O
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
    input  pin VPP_VDDQ.count_2_RNI82TR[1]/I2
    instance   VPP_VDDQ.count_2_RNI82TR[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.m4_1
19) instance count_2_RNILHSU_0[1] (in view: work.vpp_vddq_block(netlist)), output net m4_1 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.m4_1
    input  pin VPP_VDDQ.count_2_RNI[1]/I1
    instance   VPP_VDDQ.count_2_RNI[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[1]/O
    net        VPP_VDDQ.g0_0_0
    input  pin VPP_VDDQ.count_2_RNI71TR[0]/I2
    instance   VPP_VDDQ.count_2_RNI71TR[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI71TR[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI82TR_0[1]/I3
    instance   VPP_VDDQ.count_2_RNI82TR_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR_0[1]/O
    net        VPP_VDDQ.count_2_RNI82TR_0[1]
    input  pin VPP_VDDQ.count_2_RNI82TR_1[1]/I0
    instance   VPP_VDDQ.count_2_RNI82TR_1[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR_1[1]/O
    net        VPP_VDDQ.count_2_1[1]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI
    input  pin VPP_VDDQ.count_2_RNILHSU_0[1]/I0
    instance   VPP_VDDQ.count_2_RNILHSU_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNILHSU_0[1]/O
    net        VPP_VDDQ.m4_1
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
20) instance count_2_RNI71TR[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI71TR[0]/I3
    instance   VPP_VDDQ.count_2_RNI71TR[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI71TR[0]/O
    net        VPP_VDDQ.count_2[0]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2_1[4]
21) instance un1_count_2_1_cry_3_c_RNIR9731_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[4] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI
    input  pin VPP_VDDQ.count_2_RNILHSU_0[1]/I0
    instance   VPP_VDDQ.count_2_RNILHSU_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNILHSU_0[1]/O
    net        VPP_VDDQ.m4_1
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/I2
    instance   VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/O
    net        VPP_VDDQ.N_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/O
    net        VPP_VDDQ.N_10
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I1
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNINUSC[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/O
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
    input  pin VPP_VDDQ.count_2_RNI82TR[1]/I2
    instance   VPP_VDDQ.count_2_RNI82TR[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_RNIN3531[2]/I1
    instance   VPP_VDDQ.count_2_RNIN3531[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIN3531[2]/O
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_RNIP6631[3]/I1
    instance   VPP_VDDQ.count_2_RNIP6631[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIP6631[3]/O
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/O
    net        VPP_VDDQ.count_2_1[4]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2_1[6]
22) instance un1_count_2_1_cry_5_c_RNIVF931_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[6] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/I2
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI
    input  pin VPP_VDDQ.count_2_RNILHSU_0[1]/I0
    instance   VPP_VDDQ.count_2_RNILHSU_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNILHSU_0[1]/O
    net        VPP_VDDQ.m4_1
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/I2
    instance   VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/O
    net        VPP_VDDQ.N_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/O
    net        VPP_VDDQ.N_10
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I1
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNINUSC[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/O
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
    input  pin VPP_VDDQ.count_2_RNI82TR[1]/I2
    instance   VPP_VDDQ.count_2_RNI82TR[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_RNIN3531[2]/I1
    instance   VPP_VDDQ.count_2_RNIN3531[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIN3531[2]/O
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_RNIP6631[3]/I1
    instance   VPP_VDDQ.count_2_RNIP6631[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIP6631[3]/O
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/O
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_RNIB5TR[4]/I1
    instance   VPP_VDDQ.count_2_RNIB5TR[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIB5TR[4]/O
    net        VPP_VDDQ.un1_count_2_1_axb_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/O
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_RNITC831[5]/I1
    instance   VPP_VDDQ.count_2_RNITC831[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNITC831[5]/O
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_5
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/O
    net        VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0/O
    net        VPP_VDDQ.count_2_1[6]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2_1[7]
23) instance un1_count_2_1_cry_6_c_RNI1JA31_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[7] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2_1[7]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI
    input  pin VPP_VDDQ.count_2_RNILHSU_0[1]/I0
    instance   VPP_VDDQ.count_2_RNILHSU_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNILHSU_0[1]/O
    net        VPP_VDDQ.m4_1
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/I2
    instance   VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/O
    net        VPP_VDDQ.N_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/O
    net        VPP_VDDQ.N_10
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I1
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNINUSC[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/O
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
    input  pin VPP_VDDQ.count_2_RNI82TR[1]/I2
    instance   VPP_VDDQ.count_2_RNI82TR[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_RNIN3531[2]/I1
    instance   VPP_VDDQ.count_2_RNIN3531[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIN3531[2]/O
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_RNIP6631[3]/I1
    instance   VPP_VDDQ.count_2_RNIP6631[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIP6631[3]/O
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/O
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_RNIB5TR[4]/I1
    instance   VPP_VDDQ.count_2_RNIB5TR[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIB5TR[4]/O
    net        VPP_VDDQ.un1_count_2_1_axb_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/O
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_RNITC831[5]/I1
    instance   VPP_VDDQ.count_2_RNITC831[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNITC831[5]/O
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_5
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/O
    net        VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0/O
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_RNID7TR[6]/I1
    instance   VPP_VDDQ.count_2_RNID7TR[6] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNID7TR[6]/O
    net        VPP_VDDQ.un1_count_2_1_axb_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31/O
    net        VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31_0/O
    net        VPP_VDDQ.count_2_1[7]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
24) instance curr_state_2_e_0_RNINUSC[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2_e_0_RNINUSC[1] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/I3
    instance   VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIJCTQ_0[1]/O
    net        VPP_VDDQ.N_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/O
    net        VPP_VDDQ.N_10
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I1
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNINUSC[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/O
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931
25) instance un1_count_2_1_cry_5_c_RNIVF931 (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_cry_5_c_RNIVF931 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/O
    net        VPP_VDDQ.N_10
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I1
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNINUSC[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/O
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
    input  pin VPP_VDDQ.count_2_RNI82TR[1]/I2
    instance   VPP_VDDQ.count_2_RNI82TR[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_RNIN3531[2]/I1
    instance   VPP_VDDQ.count_2_RNIN3531[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIN3531[2]/O
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_RNIP6631[3]/I1
    instance   VPP_VDDQ.count_2_RNIP6631[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIP6631[3]/O
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/O
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_RNIB5TR[4]/I1
    instance   VPP_VDDQ.count_2_RNIB5TR[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIB5TR[4]/O
    net        VPP_VDDQ.un1_count_2_1_axb_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/O
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_RNITC831[5]/I1
    instance   VPP_VDDQ.count_2_RNITC831[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNITC831[5]/O
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_5
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/O
    net        VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31
26) instance un1_count_2_1_cry_6_c_RNI1JA31 (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_cry_6_c_RNI1JA31 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/I2
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/O
    net        VPP_VDDQ.N_10
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I1
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNINUSC[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/O
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
    input  pin VPP_VDDQ.count_2_RNI82TR[1]/I2
    instance   VPP_VDDQ.count_2_RNI82TR[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_RNIN3531[2]/I1
    instance   VPP_VDDQ.count_2_RNIN3531[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIN3531[2]/O
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_RNIP6631[3]/I1
    instance   VPP_VDDQ.count_2_RNIP6631[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIP6631[3]/O
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731_0/O
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_RNIB5TR[4]/I1
    instance   VPP_VDDQ.count_2_RNIB5TR[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIB5TR[4]/O
    net        VPP_VDDQ.un1_count_2_1_axb_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7/O
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_RNITC831[5]/I1
    instance   VPP_VDDQ.count_2_RNITC831[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNITC831[5]/O
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_5
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931/O
    net        VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_0/O
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_RNID7TR[6]/I1
    instance   VPP_VDDQ.count_2_RNID7TR[6] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNID7TR[6]/O
    net        VPP_VDDQ.un1_count_2_1_axb_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_6
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31/O
    net        VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
27) instance un1_count_2_1_cry_3_c_RNIR9731 (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_cry_3_c_RNIR9731 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIMO1Q2/I2
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIMO1Q2 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIMO1Q2/O
    net        VPP_VDDQ.g0_3_a3_0_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5/O
    net        VPP_VDDQ.N_10
    input  pin VPP_VDDQ.count_2_RNIUPFQ6[1]/I1
    instance   VPP_VDDQ.count_2_RNIUPFQ6[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIUPFQ6[1]/O
    net        VPP_VDDQ.count_2_RNIUPFQ6[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4/I3
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4/O
    net        VPP_VDDQ.m4
    input  pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNISBBC7[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNISBBC7[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.curr_state_2_RNI[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6/O
    net        VPP_VDDQ.m6
    input  pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNIIOCG[1]/O
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/I1
    instance   VPP_VDDQ.curr_state_2_e_0_RNINUSC[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]/O
    net        VPP_VDDQ.curr_state_2_e_0_RNINUSC[1]
    input  pin VPP_VDDQ.count_2_RNI82TR[1]/I2
    instance   VPP_VDDQ.count_2_RNI82TR[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI82TR[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_1
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_RNIN3531[2]/I1
    instance   VPP_VDDQ.count_2_RNIN3531[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIN3531[2]/O
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_RNIP6631[3]/I1
    instance   VPP_VDDQ.count_2_RNIP6631[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIP6631[3]/O
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNIR9731
End of loops
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 21.98ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 14 09:25:52 2022
#


Top view:               TOP
Requested Frequency:    45.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.137

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       45.5 MHz      50.4 MHz      21.976        19.839        2.137     inferred     Autoconstr_clkgroup_0
=======================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  21.976      2.137  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                       Starting                                           Arrival          
Instance               Reference        Type       Pin     Net            Time        Slack
                       Clock                                                               
-------------------------------------------------------------------------------------------
COUNTER.counter[0]     TOP|FPGA_OSC     SB_DFF     Q       counter[0]     0.796       2.137
COUNTER.counter[2]     TOP|FPGA_OSC     SB_DFF     Q       counter[2]     0.796       2.209
COUNTER.counter[3]     TOP|FPGA_OSC     SB_DFF     Q       counter[3]     0.796       2.240
COUNTER.counter[4]     TOP|FPGA_OSC     SB_DFF     Q       counter[4]     0.796       2.333
COUNTER.counter[1]     TOP|FPGA_OSC     SB_DFF     Q       counter[1]     0.796       2.337
COUNTER.counter[5]     TOP|FPGA_OSC     SB_DFF     Q       counter[5]     0.796       2.409
COUNTER.counter[6]     TOP|FPGA_OSC     SB_DFF     Q       counter[6]     0.796       2.440
COUNTER.counter[7]     TOP|FPGA_OSC     SB_DFF     Q       counter[7]     0.796       2.533
COUNTER.counter[8]     TOP|FPGA_OSC     SB_DFF     Q       counter[8]     0.796       2.537
COUNTER.counter[9]     TOP|FPGA_OSC     SB_DFF     Q       counter[9]     0.796       2.609
===========================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                Required          
Instance                     Reference        Type        Pin     Net                                Time         Slack
                             Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------
VPP_VDDQ.curr_state_2[0]     TOP|FPGA_OSC     SB_DFFE     D       curr_state_2_4_0_rep1              21.821       2.137
VPP_VDDQ.count_2[15]         TOP|FPGA_OSC     SB_DFFE     D       un1_count_2_1_cry_14_c_RNI2MQD     21.821       6.899
VPP_VDDQ.count_2[14]         TOP|FPGA_OSC     SB_DFFE     D       count_2_1[14]                      21.821       7.099
VPP_VDDQ.count_2[13]         TOP|FPGA_OSC     SB_DFFE     D       count_2_1[13]                      21.821       7.299
VPP_VDDQ.count_2[12]         TOP|FPGA_OSC     SB_DFFE     D       count_2_1[12]                      21.821       7.499
VPP_VDDQ.count_2[1]          TOP|FPGA_OSC     SB_DFFE     D       count_2_1[1]                       21.821       7.697
VPP_VDDQ.count_2[11]         TOP|FPGA_OSC     SB_DFFE     D       count_2_1[11]                      21.821       7.699
VPP_VDDQ.count_2[10]         TOP|FPGA_OSC     SB_DFFE     D       count_2_1[10]                      21.821       7.899
VPP_VDDQ.count_2[9]          TOP|FPGA_OSC     SB_DFFE     D       count_2_1[9]                       21.821       8.099
VPP_VDDQ.count_2[8]          TOP|FPGA_OSC     SB_DFFE     D       count_2_1[8]                       21.821       8.299
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      21.976
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.821

    - Propagation time:                      19.684
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.137

    Number of logic level(s):                16
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            VPP_VDDQ.curr_state_2[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                  Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                               Net          -        -       0.386     -           14        
VPP_VDDQ.curr_state_2_e_0_RNIJCTQ[1]        SB_LUT4      I0       In      -         6.127       -         
VPP_VDDQ.curr_state_2_e_0_RNIJCTQ[1]        SB_LUT4      O        Out     0.661     6.788       -         
count_2_en                                  Net          -        -       1.371     -           33        
VPP_VDDQ.count_2_RNI71TR[0]                 SB_LUT4      I1       In      -         8.159       -         
VPP_VDDQ.count_2_RNI71TR[0]                 SB_LUT4      O        Out     0.589     8.749       -         
count_2[0]                                  Net          -        -       1.371     -           6         
VPP_VDDQ.count_2_RNI82TR_0[1]               SB_LUT4      I3       In      -         10.120      -         
VPP_VDDQ.count_2_RNI82TR_0[1]               SB_LUT4      O        Out     0.465     10.585      -         
count_2_RNI82TR_0[1]                        Net          -        -       1.371     -           2         
VPP_VDDQ.un1_count_2_1_cry_3_c_RNIMO1Q2     SB_LUT4      I1       In      -         11.956      -         
VPP_VDDQ.un1_count_2_1_cry_3_c_RNIMO1Q2     SB_LUT4      O        Out     0.589     12.545      -         
g0_3_a3_0_1                                 Net          -        -       1.371     -           1         
VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5     SB_LUT4      I3       In      -         13.916      -         
VPP_VDDQ.un1_count_2_1_cry_5_c_RNI98JR5     SB_LUT4      O        Out     0.465     14.381      -         
N_10                                        Net          -        -       1.371     -           1         
VPP_VDDQ.count_2_RNIUPFQ6[1]                SB_LUT4      I1       In      -         15.752      -         
VPP_VDDQ.count_2_RNIUPFQ6[1]                SB_LUT4      O        Out     0.589     16.341      -         
count_2_RNIUPFQ6[1]                         Net          -        -       1.371     -           2         
VPP_VDDQ.curr_state_2_4_1_0_.m4_rep1        SB_LUT4      I3       In      -         17.712      -         
VPP_VDDQ.curr_state_2_4_1_0_.m4_rep1        SB_LUT4      O        Out     0.465     18.177      -         
curr_state_2_4_0_rep1                       Net          -        -       1.507     -           1         
VPP_VDDQ.curr_state_2[0]                    SB_DFFE      D        In      -         19.684      -         
==========================================================================================================
Total path delay (propagation time + setup) of 19.839 is 7.118(35.9%) logic and 12.721(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             5 uses
SB_CARRY        97 uses
SB_DFF          42 uses
SB_DFFE         18 uses
SB_DFFESR       3 uses
SB_DFFR         1 use
SB_DFFSR        45 uses
VCC             5 uses
SB_LUT4         217 uses

I/O Register bits:                  0
Register bits not including I/Os:   109 (8%)
Total load per clock:
   TOP|FPGA_OSC: 109

@S |Mapping Summary:
Total  LUTs: 217 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 217 = 217 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 14 09:25:52 2022

###########################################################]
