{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623797887499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623797887505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 23:58:07 2021 " "Processing started: Tue Jun 15 23:58:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623797887505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797887505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registo -c Registo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registo -c Registo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797887505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623797888116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623797888116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_FSM-Behavioral " "Found design unit 1: Timer_FSM-Behavioral" {  } { { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjFinal/Timer_FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896753 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_FSM " "Found entity 1: Timer_FSM" {  } { { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjFinal/Timer_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqvenda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqvenda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqVenda-Behav " "Found design unit 1: MaqVenda-Behav" {  } { { "MaqVenda.vhd" "" { Text "C:/LSD/ProjFinal/MaqVenda.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896758 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqVenda " "Found entity 1: MaqVenda" {  } { { "MaqVenda.vhd" "" { Text "C:/LSD/ProjFinal/MaqVenda.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registarrefrigerantes.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registarrefrigerantes.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistarRefrigerantes-Behav " "Found design unit 1: RegistarRefrigerantes-Behav" {  } { { "RegistarRefrigerantes.vhdl" "" { Text "C:/LSD/ProjFinal/RegistarRefrigerantes.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896763 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistarRefrigerantes " "Found entity 1: RegistarRefrigerantes" {  } { { "RegistarRefrigerantes.vhdl" "" { Text "C:/LSD/ProjFinal/RegistarRefrigerantes.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/ProjFinal/Bin7SegDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896767 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/ProjFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896767 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement Escolha_Produto_FSM.vhdl(69) " "VHDL syntax error at Escolha_Produto_FSM.vhdl(69) near text \";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "Escolha_Produto_FSM.vhdl" "" { Text "C:/LSD/ProjFinal/Escolha_Produto_FSM.vhdl" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escolha_produto_fsm.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file escolha_produto_fsm.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896776 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncers.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file debouncers.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncers-Behavioral " "Found design unit 1: Debouncers-Behavioral" {  } { { "Debouncers.vhdl" "" { Text "C:/LSD/ProjFinal/Debouncers.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896781 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncers " "Found entity 1: Debouncers" {  } { { "Debouncers.vhdl" "" { Text "C:/LSD/ProjFinal/Debouncers.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_nblocos_gelo_fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sel_nblocos_gelo_fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Nblocos_gelo_FSM-Beh " "Found design unit 1: Sel_Nblocos_gelo_FSM-Beh" {  } { { "Sel_Nblocos_gelo_FSM.vhdl" "" { Text "C:/LSD/ProjFinal/Sel_Nblocos_gelo_FSM.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896786 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Nblocos_gelo_FSM " "Found entity 1: Sel_Nblocos_gelo_FSM" {  } { { "Sel_Nblocos_gelo_FSM.vhdl" "" { Text "C:/LSD/ProjFinal/Sel_Nblocos_gelo_FSM.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623797896786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896786 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623797896930 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 15 23:58:16 2021 " "Processing ended: Tue Jun 15 23:58:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623797896930 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623797896930 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623797896930 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797896930 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623797897513 ""}
