INFO: [VRFC 10-163] Analyzing VHDL file "/home/marcell/vivado/RendszerArch/axi_spi/axi_spi.srcs/sources_1/imports/SRC/spi_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marcell/vivado/RendszerArch/axi_spi/axi_spi.srcs/sources_1/imports/SRC/spi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_top
