 
****************************************
Report : area
Design : dfe3Main
Version: G-2012.06-SP3
Date   : Mon May  1 18:11:41 2017
****************************************

Library(s) Used:

    saed32lvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db)
    saed32hvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db)
    saed32rvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db)

Number of ports:                           68
Number of nets:                           234
Number of cells:                           71
Number of combinational cells:             69
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                         69
Number of references:                      12

Combinational area:       278601.043283
Buf/Inv area:             55566.552907
Noncombinational area:    229602.843637
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          508203.886921
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------
dfe3Main                          508203.8869    100.0     253.6357       0.0000  0.0000  dfe3Main
ctrl                                 380.9619      0.1     281.5916      93.5250  0.0000  ctrl
ctrl/clk_gate_count_reg                5.8453      0.0       0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_ctrl_0
dpathtotal                        507569.2893     99.9     577.6693       0.0000  0.0000  dpathtotal
dpathtotal/correlator             156351.1728     30.8   48477.7153  107867.6122  0.0000  correlator
dpathtotal/correlator/clk_gate_output_127_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_correlator
dpathtotal/decision_device            30.2431      0.0      30.2431       0.0000  0.0000  decision_device
dpathtotal/fir_feedback           350610.2041     69.0  228980.1882  121612.4799  0.0000  fir_feedback
dpathtotal/fir_feedback/clk_gate_buffer_complex_0_imag_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_2_3
dpathtotal/fir_feedback/clk_gate_buffer_complex_1_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_1_2
dpathtotal/fir_feedback/clk_gate_buffer_complex_2_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_0_1
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------
Total                                                   278601.0433  229602.8436  0.0000

1
