Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jun 26 12:37:31 2024
| Host         : krisemi-satcom-Vostro-3520 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_with_dvb_s2_wrapper_timing_summary_routed.rpt -pb design_with_dvb_s2_wrapper_timing_summary_routed.pb -rpx design_with_dvb_s2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_with_dvb_s2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
CKBF-1     Warning   connects_I_driver_BUFR                       2           
LUTAR-1    Warning   LUT drives async reset alert                 1           
TIMING-9   Warning   Unknown CDC Logic                            1           
TIMING-10  Warning   Missing property on synchronizer             1           
TIMING-18  Warning   Missing input or output delay                32          
XDCB-5     Warning   Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.110        0.000                      0                61940        0.006        0.000                      0                61877        0.264        0.000                       0                 27543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 5.000}        10.000          100.000         
clk_fpga_1         {0.000 2.500}        5.000           200.000         
rx_clk             {0.000 2.000}        4.000           250.000         
  clk_div_sel_0_s  {0.000 8.000}        16.000          62.500          
  clk_div_sel_1_s  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.352        0.000                      0                41630        0.007        0.000                      0                41630        3.750        0.000                       0                 16709  
clk_fpga_1               3.715        0.000                      0                    4        0.160        0.000                      0                    4        0.264        0.000                       0                     7  
rx_clk                   0.110        0.000                      0                13267        0.006        0.000                      0                13267        1.020        0.000                       0                 10282  
  clk_div_sel_0_s       11.175        0.000                      0                 1140        0.033        0.000                      0                 1140        6.750        0.000                       0                   544  
  clk_div_sel_1_s        3.175        0.000                      0                 1140        0.033        0.000                      0                 1140        2.750        0.000                       0                   544  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_sel_0_s  clk_fpga_0             6.259        0.000                      0                   55                                                                        
clk_div_sel_1_s  clk_fpga_0             6.259        0.000                      0                   55                                                                        
clk_fpga_0       clk_div_sel_0_s        3.783        0.000                      0                  123                                                                        
clk_fpga_0       clk_div_sel_1_s        3.783        0.000                      0                  123                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_div_sel_0_s    clk_div_sel_0_s         12.398        0.000                      0                   48        0.693        0.000                      0                   48  
**async_default**  clk_div_sel_1_s    clk_div_sel_1_s          4.398        0.000                      0                   48        0.693        0.000                      0                   48  
**async_default**  clk_fpga_0         clk_fpga_0               1.414        0.000                      0                 4021        0.499        0.000                      0                 4021  
**async_default**  rx_clk             rx_clk                   0.283        0.000                      0                 1767        0.394        0.000                      0                 1767  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_div_sel_1_s  clk_div_sel_0_s  
(none)           clk_fpga_0       clk_div_sel_0_s  
(none)           rx_clk           clk_div_sel_0_s  
(none)           clk_div_sel_0_s  clk_div_sel_1_s  
(none)           clk_fpga_0       clk_div_sel_1_s  
(none)           rx_clk           clk_div_sel_1_s  
(none)                            clk_fpga_0       
(none)           clk_div_sel_0_s  clk_fpga_0       
(none)           clk_div_sel_1_s  clk_fpga_0       
(none)           clk_fpga_0       clk_fpga_0       
(none)           rx_clk           clk_fpga_0       
(none)           clk_fpga_0       clk_fpga_1       
(none)           clk_div_sel_0_s  rx_clk           
(none)           clk_div_sel_1_s  rx_clk           
(none)           clk_fpga_0       rx_clk           
(none)           rx_clk           rx_clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_1                  
(none)        rx_clk                      
(none)                      clk_fpga_0    
(none)                      rx_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 4.772ns (50.140%)  route 4.745ns (49.860%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.938     6.922    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_9/O
                         net (fo=2, routed)           0.710     7.756    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[7]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[18])
                                                      3.656    11.412 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_q/P[18]
                         net (fo=2, routed)           0.985    12.397    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[3]
    SLICE_X19Y29         LUT3 (Prop_lut3_I1_O)        0.150    12.547 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[3]_i_1__6/O
                         net (fo=1, routed)           0.000    12.547    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[3]_i_1__6_n_0
    SLICE_X19Y29         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.569    12.748    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X19Y29         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[3]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.075    12.899    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 4.772ns (49.985%)  route 4.775ns (50.015%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.938     6.922    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_9/O
                         net (fo=2, routed)           0.710     7.756    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[7]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[24])
                                                      3.656    11.412 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_q/P[24]
                         net (fo=2, routed)           1.015    12.427    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[9]
    SLICE_X18Y25         LUT3 (Prop_lut3_I1_O)        0.150    12.577 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[9]_i_1__4/O
                         net (fo=1, routed)           0.000    12.577    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[9]_i_1__4_n_0
    SLICE_X18Y25         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.563    12.743    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X18Y25         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[9]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X18Y25         FDRE (Setup_fdre_C_D)        0.118    12.936    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 4.772ns (50.182%)  route 4.737ns (49.818%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.943     6.927    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_8/O
                         net (fo=2, routed)           0.697     7.748    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[8]_P[22])
                                                      3.656    11.404 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_i/P[22]
                         net (fo=2, routed)           0.985    12.389    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[23]
    SLICE_X19Y30         LUT3 (Prop_lut3_I1_O)        0.150    12.539 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[23]_i_1/O
                         net (fo=1, routed)           0.000    12.539    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[23]_i_1_n_0
    SLICE_X19Y30         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.569    12.748    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X19Y30         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[23]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.075    12.899    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 4.772ns (50.182%)  route 4.737ns (49.818%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.943     6.927    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_8/O
                         net (fo=2, routed)           0.697     7.748    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[8]_P[26])
                                                      3.656    11.404 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_i/P[26]
                         net (fo=2, routed)           0.985    12.389    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[27]
    SLICE_X19Y31         LUT3 (Prop_lut3_I1_O)        0.150    12.539 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[27]_i_1/O
                         net (fo=1, routed)           0.000    12.539    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[27]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.570    12.750    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X19Y31         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[27]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X19Y31         FDRE (Setup_fdre_C_D)        0.075    12.900    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 4.772ns (50.035%)  route 4.765ns (49.965%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.938     6.922    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_9/O
                         net (fo=2, routed)           0.710     7.756    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[7]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[28])
                                                      3.656    11.412 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_q/P[28]
                         net (fo=2, routed)           1.005    12.417    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[13]
    SLICE_X18Y27         LUT3 (Prop_lut3_I1_O)        0.150    12.567 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[13]_i_1__4/O
                         net (fo=1, routed)           0.000    12.567    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[13]_i_1__4_n_0
    SLICE_X18Y27         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.566    12.745    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X18Y27         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[13]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X18Y27         FDRE (Setup_fdre_C_D)        0.118    12.939    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 4.746ns (50.230%)  route 4.703ns (49.770%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.943     6.927    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_8/O
                         net (fo=2, routed)           0.697     7.748    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      3.656    11.404 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_i/P[19]
                         net (fo=2, routed)           0.951    12.355    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[20]
    SLICE_X19Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.479 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[20]_i_1/O
                         net (fo=1, routed)           0.000    12.479    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[20]_i_1_n_0
    SLICE_X19Y32         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.572    12.752    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X19Y32         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[20]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X19Y32         FDRE (Setup_fdre_C_D)        0.029    12.856    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[20]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 4.775ns (50.239%)  route 4.729ns (49.761%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.938     6.922    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_9/O
                         net (fo=2, routed)           0.710     7.756    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[7]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[20])
                                                      3.656    11.412 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_q/P[20]
                         net (fo=2, routed)           0.970    12.381    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[5]
    SLICE_X18Y27         LUT3 (Prop_lut3_I1_O)        0.153    12.534 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[5]_i_1__7/O
                         net (fo=1, routed)           0.000    12.534    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[5]_i_1__7_n_0
    SLICE_X18Y27         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.566    12.745    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X18Y27         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[5]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X18Y27         FDRE (Setup_fdre_C_D)        0.118    12.939    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 4.772ns (50.522%)  route 4.673ns (49.478%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.938     6.922    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.046 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_9/O
                         net (fo=2, routed)           0.710     7.756    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[7]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[16])
                                                      3.656    11.412 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_q/P[16]
                         net (fo=2, routed)           0.914    12.325    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[1]
    SLICE_X21Y29         LUT3 (Prop_lut3_I1_O)        0.150    12.475 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[1]_i_1__7/O
                         net (fo=1, routed)           0.000    12.475    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[1]_i_1__7_n_0
    SLICE_X21Y29         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.568    12.747    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X21Y29         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[1]/C
                         clock pessimism              0.230    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X21Y29         FDRE (Setup_fdre_C_D)        0.075    12.898    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 4.772ns (50.458%)  route 4.685ns (49.542%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.943     6.927    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_8/O
                         net (fo=2, routed)           0.697     7.748    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[8]_P[16])
                                                      3.656    11.404 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_i/P[16]
                         net (fo=2, routed)           0.933    12.337    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[17]
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.150    12.487 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[17]_i_1__2/O
                         net (fo=1, routed)           0.000    12.487    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[17]_i_1__2_n_0
    SLICE_X20Y34         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.573    12.752    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X20Y34         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[17]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X20Y34         FDRE (Setup_fdre_C_D)        0.118    12.946    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[17]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 4.774ns (50.784%)  route 4.627ns (49.216%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.736     3.030    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/clk
    SLICE_X19Y24         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     3.449 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/rd_ptr_reg[1]/Q
                         net (fo=43, routed)          1.114     4.563    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/ADDRB1
    SLICE_X18Y26         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.862 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/ram_reg_0_3_36_41/RAMB_D1/O
                         net (fo=4, routed)           0.998     5.860    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/rddata_b0[2]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.984 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.iq_map_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_22/O
                         net (fo=15, routed)          0.943     6.927    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_i_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/ram_block.radius_ram_u/output_buffer_block.output_fifo_u/mem/output_q_i_8/O
                         net (fo=2, routed)           0.697     7.748    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/B[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[8]_P[28])
                                                      3.656    11.404 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_i/P[28]
                         net (fo=2, routed)           0.875    12.279    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/D[29]
    SLICE_X19Y32         LUT3 (Prop_lut3_I1_O)        0.152    12.431 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[29]_i_1/O
                         net (fo=1, routed)           0.000    12.431    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data[29]_i_1_n_0
    SLICE_X19Y32         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.572    12.752    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/clk
    SLICE_X19Y32         FDRE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[29]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X19Y32         FDRE (Setup_fdre_C_D)        0.075    12.902    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/constellation_mapper_u/output_block.output_delay_u/g_skid_buffers[0].dut/g_not_passthrough.g_out_reg.o_data_reg[29]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.148ns (54.968%)  route 0.121ns (45.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.583     0.919    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X54Y49         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.148     1.067 r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/Q
                         net (fo=1, routed)           0.121     1.188    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[20]
    SLICE_X54Y50         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.846     1.212    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X54Y50         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[20]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)        -0.001     1.181    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.475%)  route 0.197ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.583     0.919    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X54Y49         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/Q
                         net (fo=1, routed)           0.197     1.279    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[14]
    SLICE_X54Y50         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.846     1.212    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X54Y50         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[14]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.076     1.258    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.189ns (44.220%)  route 0.238ns (55.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.559     0.895    design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X33Y50         FDRE                                         r  design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1081]/Q
                         net (fo=1, routed)           0.238     1.274    design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg_n_0_[1081]
    SLICE_X32Y49         LUT3 (Prop_lut3_I0_O)        0.048     1.322 r  design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[1081]_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[1081]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.831     1.197    design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X32Y49         FDRE                                         r  design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.131     1.298    design_with_dvb_s2_i/axi_hp0_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.582     0.918    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/clk
    SLICE_X55Y6          FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/Q
                         net (fo=10, routed)          0.206     1.265    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/ADDRD0
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.850     1.216    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/WCLK
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.582     0.918    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/clk
    SLICE_X55Y6          FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/Q
                         net (fo=10, routed)          0.206     1.265    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/ADDRD0
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.850     1.216    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/WCLK
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.582     0.918    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/clk
    SLICE_X55Y6          FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/Q
                         net (fo=10, routed)          0.206     1.265    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/ADDRD0
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.850     1.216    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/WCLK
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.582     0.918    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/clk
    SLICE_X55Y6          FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/Q
                         net (fo=10, routed)          0.206     1.265    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/ADDRD0
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.850     1.216    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/WCLK
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.582     0.918    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/clk
    SLICE_X55Y6          FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/Q
                         net (fo=10, routed)          0.206     1.265    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/ADDRD0
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.850     1.216    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/WCLK
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.582     0.918    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/clk
    SLICE_X55Y6          FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/Q
                         net (fo=10, routed)          0.206     1.265    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/ADDRD0
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.850     1.216    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/WCLK
    SLICE_X54Y6          RAMD32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.240    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.582     0.918    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/clk
    SLICE_X55Y6          FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/wr_ptr_reg[0]/Q
                         net (fo=10, routed)          0.206     1.265    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/ADDRD0
    SLICE_X54Y6          RAMS32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.850     1.216    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/WCLK
    SLICE_X54Y6          RAMS32                                       r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.285     0.931    
    SLICE_X54Y6          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.240    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_u/table_u/param_fifo_u/output_adapter_u/data_buffer_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y3   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[0].ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[0].ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y3   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[1].ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y1   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[1].ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y2   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[2].ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y0   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[2].ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y4   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[3].ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y2   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[3].ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[4].ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y0   design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_u/generate_rams[4].ram/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.059%)  route 0.477ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 7.864 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.864     3.158    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDPE (Prop_fdpe_C_Q)         0.478     3.636 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.477     4.113    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.685     7.864    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism              0.269     8.133    
                         clock uncertainty           -0.083     8.050    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)       -0.222     7.828    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.518ns (47.679%)  route 0.568ns (52.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 7.864 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.864     3.158    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.518     3.676 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.568     4.244    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.685     7.864    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.294     8.158    
                         clock uncertainty           -0.083     8.075    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)       -0.031     8.044    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 7.864 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.864     3.158    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDPE (Prop_fdpe_C_Q)         0.478     3.636 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.382     4.018    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.685     7.864    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.294     8.158    
                         clock uncertainty           -0.083     8.075    
    SLICE_X112Y92        FDPE (Setup_fdpe_C_D)       -0.201     7.874    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 7.864 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.864     3.158    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDPE (Prop_fdpe_C_Q)         0.518     3.676 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.190     3.866    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.685     7.864    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.294     8.158    
                         clock uncertainty           -0.083     8.075    
    SLICE_X112Y92        FDPE (Setup_fdpe_C_D)       -0.016     8.059    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  4.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.635     0.971    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDPE (Prop_fdpe_C_Q)         0.164     1.135 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.056     1.190    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.907     1.273    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.302     0.971    
    SLICE_X112Y92        FDPE (Hold_fdpe_C_D)         0.060     1.031    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.635     0.971    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDPE (Prop_fdpe_C_Q)         0.148     1.119 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.119     1.238    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.907     1.273    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.302     0.971    
    SLICE_X112Y92        FDPE (Hold_fdpe_C_D)         0.000     0.971    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.635     0.971    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.176     1.311    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.907     1.273    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.302     0.971    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.059     1.030    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.558%)  route 0.170ns (53.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.635     0.971    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDPE (Prop_fdpe_C_Q)         0.148     1.119 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.170     1.288    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.907     1.273    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y91        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.286     0.987    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)        -0.002     0.985    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y91    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y92    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.390ns (35.905%)  route 2.481ns (64.095%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 8.511 - 4.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.650     4.879    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X49Y93         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.456     5.335 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[3]/Q
                         net (fo=26, routed)          1.512     6.847    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp/counter_at_tdd_tx_dp_on_21_carry__0[3]
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.971 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp/counter_at_tdd_tx_dp_on_21_carry_i_3/O
                         net (fo=1, routed)           0.000     6.971    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp_n_2
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_21_carry_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_21_carry__0/CO[3]
                         net (fo=1, routed)           0.969     8.604    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/CO[0]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.146     8.750 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_tx_dp_on_2_i_1/O
                         net (fo=1, routed)           0.000     8.750    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_20
    SLICE_X58Y89         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.535     8.511    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X58Y89         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_2_reg/C
                         clock pessimism              0.266     8.777    
                         clock uncertainty           -0.035     8.742    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.118     8.860    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_2_reg
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.368ns (35.829%)  route 2.450ns (64.171%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 8.511 - 4.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.650     4.879    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X49Y93         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.456     5.335 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[3]/Q
                         net (fo=26, routed)          1.561     6.896    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_off_2_comp/counter_at_tdd_tx_dp_off_21_carry__0[3]
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_off_2_comp/counter_at_tdd_tx_dp_off_21_carry_i_3/O
                         net (fo=1, routed)           0.000     7.020    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_off_2_comp_n_2
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.570    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_21_carry_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_21_carry__0/CO[3]
                         net (fo=1, routed)           0.889     8.573    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_tx_dp_off_2_reg[0]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.697 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_tx_dp_off_2_i_1/O
                         net (fo=1, routed)           0.000     8.697    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_20
    SLICE_X58Y89         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.535     8.511    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X58Y89         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_2_reg/C
                         clock pessimism              0.266     8.777    
                         clock uncertainty           -0.035     8.742    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.077     8.819    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_2_reg
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.219ns (32.423%)  route 2.541ns (67.577%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 8.512 - 4.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.648     4.877    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X49Y89         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     5.333 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[10]/Q
                         net (fo=26, routed)          1.531     6.863    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg_n_0_[10]
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.987 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_21_carry_i_1/O
                         net (fo=1, routed)           0.000     6.987    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_21_carry_i_1_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.388 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_21_carry_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_21_carry__0/CO[3]
                         net (fo=1, routed)           1.010     8.512    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_rx_dp_off_2_reg[0]
    SLICE_X56Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.636 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_rx_dp_off_2_i_1/O
                         net (fo=1, routed)           0.000     8.636    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_20
    SLICE_X56Y92         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.536     8.512    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X56Y92         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_2_reg/C
                         clock pessimism              0.266     8.778    
                         clock uncertainty           -0.035     8.743    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.029     8.772    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_dp_off_2_reg
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.394ns (37.245%)  route 2.349ns (62.755%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 8.453 - 4.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.636     4.865    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X52Y88         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.456     5.321 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[5]/Q
                         net (fo=26, routed)          1.323     6.643    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_2_comp/Q[5]
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_2_comp/counter_at_tdd_rx_on_21_carry_i_3/O
                         net (fo=1, routed)           0.000     6.767    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_rx_on_2_comp_n_2
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.317 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.317    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_21_carry_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_21_carry__0/CO[3]
                         net (fo=1, routed)           1.026     8.457    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_rx_on_2_reg[0]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.150     8.607 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_rx_on_2_i_1/O
                         net (fo=1, routed)           0.000     8.607    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_20
    SLICE_X45Y92         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.477     8.453    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X45Y92         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_2_reg/C
                         clock pessimism              0.266     8.719    
                         clock uncertainty           -0.035     8.684    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)        0.075     8.759    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_2_reg
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 2.394ns (66.682%)  route 1.196ns (33.318%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.646     4.875    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/clk
    SLICE_X45Y86         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     5.331 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_int_reg[21]/Q
                         net (fo=2, routed)           0.618     5.949    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/Q[15]
    SLICE_X44Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.073 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/tdd_endof_frame1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.073    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame0_carry_i_3_0[1]
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.623 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.623    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.737 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.737    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.851 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.851    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.965 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.965    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.187 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1_carry__4/O[0]
                         net (fo=1, routed)           0.578     7.765    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame1[21]
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.299     8.064 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.064    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame0_carry__0_i_1_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.465 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.465    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame0
    SLICE_X45Y89         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.476     8.452    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X45Y89         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame_reg/C
                         clock pessimism              0.401     8.853    
                         clock uncertainty           -0.035     8.817    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.198     8.619    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_endof_frame_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.354ns (36.997%)  route 2.306ns (63.003%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 8.453 - 4.000 ) 
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.635     4.864    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X52Y87         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.456     5.320 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_counter_reg[4]/Q
                         net (fo=26, routed)          1.288     6.608    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/counter_at_tdd_vco_tx_off_21_carry__0[4]
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.732 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/counter_at_tdd_vco_tx_off_21_carry_i_3/O
                         net (fo=1, routed)           0.000     6.732    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.265 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_21_carry_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.382 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_21_carry__0/CO[3]
                         net (fo=1, routed)           1.018     8.399    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_vco_tx_off_2_reg[0]
    SLICE_X48Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.523 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_vco_tx_off_2_i_1/O
                         net (fo=1, routed)           0.000     8.523    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_20
    SLICE_X48Y96         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.477     8.453    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X48Y96         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_2_reg/C
                         clock pessimism              0.266     8.719    
                         clock uncertainty           -0.035     8.684    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.029     8.713    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_tx_off_2_reg
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.826ns (48.366%)  route 1.949ns (51.634%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 8.581 - 4.000 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.781     5.010    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/clk
    SLICE_X91Y54         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDRE (Prop_fdre_C_Q)         0.456     5.466 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]/Q
                         net (fo=2, routed)           0.687     6.153    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]
    SLICE_X90Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.277 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_valid_int_i_5/O
                         net (fo=2, routed)           0.670     6.947    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_valid_int_i_5_n_0
    SLICE_X90Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.592     7.663    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X91Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.787 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     7.787    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[4]_i_4_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.337 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.785 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.785    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common_n_100
    SLICE_X91Y56         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.605     8.581    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/clk
    SLICE_X91Y56         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[13]/C
                         clock pessimism              0.404     8.985    
                         clock uncertainty           -0.035     8.949    
    SLICE_X91Y56         FDRE (Setup_fdre_C_D)        0.062     9.011    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.396ns (37.397%)  route 2.337ns (62.603%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 8.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.650     4.879    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/clk
    SLICE_X46Y91         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     5.397 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[2]/Q
                         net (fo=1, routed)           1.295     6.692    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg_n_0_[2]
    SLICE_X50Y96         LUT6 (Prop_lut6_I2_O)        0.124     6.816 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/counter_at_tdd_vco_rx_off_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.816    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp_n_3
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.329 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.329    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_21_carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.446 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_21_carry__0/CO[3]
                         net (fo=1, routed)           1.042     8.488    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_vco_rx_off_2_reg[0]
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/counter_at_tdd_vco_rx_off_2_i_1/O
                         net (fo=1, routed)           0.000     8.612    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_20
    SLICE_X47Y94         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.478     8.454    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X47Y94         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_2_reg/C
                         clock pessimism              0.401     8.855    
                         clock uncertainty           -0.035     8.819    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.029     8.848    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_2_reg
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.854ns (25.090%)  route 2.550ns (74.910%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 8.652 - 4.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.849     5.078    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/clk
    SLICE_X106Y71        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y71        FDRE (Prop_fdre_C_Q)         0.456     5.534 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_int_reg/Q
                         net (fo=63, routed)          1.122     6.656    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_int_reg_0
    SLICE_X110Y69        LUT5 (Prop_lut5_I3_O)        0.124     6.780 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[11]_i_3/O
                         net (fo=1, routed)           0.293     7.073    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[11]_i_3_n_0
    SLICE_X111Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.197 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[11]_i_2/O
                         net (fo=4, routed)           0.658     7.856    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[11]_i_2_n_0
    SLICE_X110Y67        LUT5 (Prop_lut5_I4_O)        0.150     8.006 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[8]_i_1__2/O
                         net (fo=1, routed)           0.476     8.481    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/pn1fn_return[8]
    SLICE_X110Y68        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.676     8.652    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/clk
    SLICE_X110Y68        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[8]/C
                         clock pessimism              0.367     9.019    
                         clock uncertainty           -0.035     8.983    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)       -0.263     8.720    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[8]
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.805ns (48.077%)  route 1.949ns (51.923%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 8.581 - 4.000 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.781     5.010    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/clk
    SLICE_X91Y54         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDRE (Prop_fdre_C_Q)         0.456     5.466 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]/Q
                         net (fo=2, routed)           0.687     6.153    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]
    SLICE_X90Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.277 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_valid_int_i_5/O
                         net (fo=2, routed)           0.670     6.947    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_valid_int_i_5_n_0
    SLICE_X90Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.592     7.663    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X91Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.787 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000     7.787    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[4]_i_4_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.337 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.764 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.764    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common_n_98
    SLICE_X91Y56         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.605     8.581    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/clk
    SLICE_X91Y56         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]/C
                         clock pessimism              0.404     8.985    
                         clock uncertainty           -0.035     8.949    
    SLICE_X91Y56         FDRE (Setup_fdre_C_D)        0.062     9.011    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_d2_reg[9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.060%)  route 0.152ns (51.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.638     1.689    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X49Y100        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141     1.830 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[105]/Q
                         net (fo=1, routed)           0.152     1.982    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[23]_0[9]
    SLICE_X50Y98         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_d2_reg[9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.821     1.966    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/clk
    SLICE_X50Y98         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_d2_reg[9]_srl3/CLK
                         clock pessimism             -0.099     1.867    
    SLICE_X50Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.976    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_d2_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_dds_incr_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.959%)  route 0.203ns (59.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.609     1.660    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X103Y50        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDCE (Prop_fdce_C_Q)         0.141     1.801 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/Q
                         net (fo=1, routed)           0.203     2.004    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_scale_0_d_reg[15][9]
    SLICE_X102Y49        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_dds_incr_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.885     2.030    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/clk
    SLICE_X102Y49        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_dds_incr_1_reg[9]/C
                         clock pessimism             -0.094     1.936    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.059     1.995    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_dds_incr_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[112]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_d2_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.752%)  route 0.161ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.660     1.711    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X57Y102        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDCE (Prop_fdce_C_Q)         0.141     1.852 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[112]/Q
                         net (fo=1, routed)           0.161     2.013    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_reg[23]_0[16]
    SLICE_X58Y99         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_d2_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.848     1.993    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/clk
    SLICE_X58Y99         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_d2_reg[16]_srl3/CLK
                         clock pessimism             -0.099     1.894    
    SLICE_X58Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.996    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_d2_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.447%)  route 0.168ns (39.553%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.615     1.665    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/clk
    SLICE_X101Y49        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.141     1.806 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_int_reg[7]/Q
                         net (fo=3, routed)           0.168     1.974    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/Q[7]
    SLICE_X100Y50        LUT2 (Prop_lut2_I0_O)        0.045     2.019 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i___105/O
                         net (fo=1, routed)           0.000     2.019    design_with_dvb_s2_i/axi_ad9361/inst/i_tx_n_23
    SLICE_X100Y50        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.089 r  design_with_dvb_s2_i/axi_ad9361/inst/dds_phase[1].i_dds_2/dds_data_rownd_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.089    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[11]_1[0]
    SLICE_X100Y50        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.879     2.024    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/clk
    SLICE_X100Y50        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[8]/C
                         clock pessimism             -0.094     1.930    
    SLICE_X100Y50        FDRE (Hold_fdre_C_D)         0.134     2.064    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[133]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_d2_reg[13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.805%)  route 0.188ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.639     1.690    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/clk
    SLICE_X44Y102        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.141     1.831 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[133]/Q
                         net (fo=1, routed)           0.188     2.019    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/Q[13]
    SLICE_X46Y95         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_d2_reg[13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.824     1.969    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/clk
    SLICE_X46Y95         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_d2_reg[13]_srl3/CLK
                         clock pessimism             -0.099     1.870    
    SLICE_X46Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.985    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_d2_reg[13]_srl3
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_d2_reg[21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.195%)  route 0.193ns (57.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.659     1.710    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X56Y104        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE (Prop_fdce_C_Q)         0.141     1.851 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[117]/Q
                         net (fo=1, routed)           0.193     2.044    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_reg[23]_0[21]
    SLICE_X58Y99         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_d2_reg[21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.848     1.993    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/clk
    SLICE_X58Y99         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_d2_reg[21]_srl3/CLK
                         clock pessimism             -0.099     1.894    
    SLICE_X58Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.009    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_d2_reg[21]_srl3
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_z_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.311ns (70.729%)  route 0.129ns (29.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.613     1.663    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/clk
    SLICE_X91Y49         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_z_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_z_reg[3]/Q
                         net (fo=2, routed)           0.129     1.933    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg[12]_1[3]
    SLICE_X92Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.050 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.050    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg0_carry_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.103 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.103    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg0_carry__0_n_7
    SLICE_X92Y51         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.877     2.022    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/clk
    SLICE_X92Y51         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg[4]/C
                         clock pessimism             -0.094     1.928    
    SLICE_X92Y51         FDRE (Hold_fdre_C_D)         0.134     2.062    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[3].pipe/result_z_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_d2_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.436%)  route 0.242ns (59.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.639     1.690    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/clk
    SLICE_X42Y102        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.164     1.854 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[111]/Q
                         net (fo=1, routed)           0.242     2.096    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/Q[15]
    SLICE_X42Y98         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_d2_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.825     1.970    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/clk
    SLICE_X42Y98         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_d2_reg[15]_srl3/CLK
                         clock pessimism             -0.099     1.871    
    SLICE_X42Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.054    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_d2_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.363ns (82.294%)  route 0.078ns (17.706%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.615     1.665    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/clk
    SLICE_X101Y49        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.141     1.806 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_int_reg[5]/Q
                         net (fo=3, routed)           0.077     1.884    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/Q[5]
    SLICE_X100Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.929 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i___103/O
                         net (fo=1, routed)           0.000     1.929    design_with_dvb_s2_i/axi_ad9361/inst/i_tx_n_17
    SLICE_X100Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.040 r  design_with_dvb_s2_i/axi_ad9361/inst/dds_phase[1].i_dds_2/dds_data_rownd_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    design_with_dvb_s2_i/axi_ad9361/inst/dds_phase[1].i_dds_2/dds_data_rownd_reg[7]_i_1_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.107 r  design_with_dvb_s2_i/axi_ad9361/inst/dds_phase[1].i_dds_2/dds_data_rownd_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.107    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[11]_1[2]
    SLICE_X100Y50        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.879     2.024    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/clk
    SLICE_X100Y50        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[10]/C
                         clock pessimism             -0.094     1.930    
    SLICE_X100Y50        FDRE (Hold_fdre_C_D)         0.134     2.064    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_data_rownd_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_d2_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.577     1.628    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/clk
    SLICE_X60Y88         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[39]/Q
                         net (fo=1, routed)           0.119     1.888    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp/Q[15]
    SLICE_X58Y88         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_d2_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.845     1.990    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp/clk
    SLICE_X58Y88         SRL16E                                       r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_d2_reg[15]_srl3/CLK
                         clock pessimism             -0.329     1.662    
    SLICE_X58Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.845    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_d2_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rx_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X3Y24    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X2Y15    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X4Y38     design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y33     design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y32     design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X4Y34     design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y35     design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y34     design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y39     design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_dcfilter/i_dsp48e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X58Y79    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X58Y79    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X94Y81    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X94Y81    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X58Y79    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X58Y79    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X94Y81    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X94Y81    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y83    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       11.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.175ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.310ns (27.308%)  route 3.487ns (72.692%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.585ns = ( 24.585 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.872ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.648    11.992    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.124    12.116 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=18, routed)          0.747    12.863    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    13.013 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[3]_i_1__0/O
                         net (fo=2, routed)           0.304    13.317    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.332    13.649 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2/O
                         net (fo=1, routed)           0.504    14.152    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124    14.276 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000    14.276    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.462    24.585    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/C
                         clock pessimism              0.872    25.457    
                         clock uncertainty           -0.035    25.422    
    SLICE_X49Y73         FDRE (Setup_fdre_C_D)        0.029    25.451    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                 11.175    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 24.594 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    24.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/C
                         clock pessimism              0.838    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 24.594 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    24.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/C
                         clock pessimism              0.838    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 24.594 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    24.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/C
                         clock pessimism              0.838    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 24.594 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    24.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/C
                         clock pessimism              0.838    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 24.594 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    24.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/C
                         clock pessimism              0.838    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 24.594 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    24.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/C
                         clock pessimism              0.838    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 24.594 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    24.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/C
                         clock pessimism              0.838    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 24.594 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    24.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/C
                         clock pessimism              0.838    25.432    
                         clock uncertainty           -0.035    25.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    25.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 11.310    

Slack (MET) :             11.345ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns = ( 24.584 - 16.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.602    13.473    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/active0
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.124    13.597 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.387    13.984    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_31
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.461    24.584    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/C
                         clock pessimism              0.838    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)       -0.058    25.329    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg
  -------------------------------------------------------------------
                         required time                         25.329    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                 11.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[0].din_wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.657%)  route 0.239ns (59.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.577     3.151    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y60         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[0].din_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.164     3.315 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[0].din_wdata_reg[10]/Q
                         net (fo=1, routed)           0.239     3.554    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_wdata[10]
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.885     4.047    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.225    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     3.521    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.823%)  route 0.276ns (66.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.546     3.120    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X33Y76         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     3.261 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[2]/Q
                         net (fo=1, routed)           0.276     3.537    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[2]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.219%)  route 0.235ns (64.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.577     3.151    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X61Y60         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128     3.279 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[22]/Q
                         net (fo=1, routed)           0.235     3.514    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_wdata[22]
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.885     4.047    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.225    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     3.468    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.233%)  route 0.235ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.577     3.151    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X61Y60         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128     3.279 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[21]/Q
                         net (fo=1, routed)           0.235     3.514    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_wdata[21]
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.885     4.047    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.225    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     3.467    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.420%)  route 0.274ns (62.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.548     3.122    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y78         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     3.286 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[14]/Q
                         net (fo=1, routed)           0.274     3.560    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[14]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.105%)  route 0.278ns (62.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.546     3.120    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y76         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     3.284 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[26]/Q
                         net (fo=1, routed)           0.278     3.562    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[26]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.169%)  route 0.277ns (62.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.549     3.123    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.164     3.287 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[58]/Q
                         net (fo=1, routed)           0.277     3.564    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[58]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.888%)  route 0.281ns (63.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.548     3.122    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X34Y78         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     3.286 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[44]/Q
                         net (fo=1, routed)           0.281     3.566    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[44]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.257%)  route 0.249ns (62.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.546     3.120    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y76         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.148     3.268 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[27]/Q
                         net (fo=1, routed)           0.249     3.517    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[27]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.242     3.437    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.445%)  route 0.286ns (63.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.548     3.122    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.164     3.286 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[46]/Q
                         net (fo=1, routed)           0.286     3.572    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[46]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y14    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB18_X3Y24    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y15    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         16.000      13.845     BUFGCTRL_X0Y19  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X47Y74    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X43Y69    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X43Y64    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X43Y64    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X43Y64    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X43Y64    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y70    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y70    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y70    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y70    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.310ns (27.308%)  route 3.487ns (72.692%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.585ns = ( 16.585 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.872ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.648    11.992    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.124    12.116 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=18, routed)          0.747    12.863    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    13.013 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[3]_i_1__0/O
                         net (fo=2, routed)           0.304    13.317    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.332    13.649 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2/O
                         net (fo=1, routed)           0.504    14.152    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124    14.276 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000    14.276    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.462    16.585    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/C
                         clock pessimism              0.872    17.457    
                         clock uncertainty           -0.035    17.422    
    SLICE_X49Y73         FDRE (Setup_fdre_C_D)        0.029    17.451    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                         17.451    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 16.594 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    16.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/C
                         clock pessimism              0.838    17.432    
                         clock uncertainty           -0.035    17.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    17.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 16.594 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    16.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/C
                         clock pessimism              0.838    17.432    
                         clock uncertainty           -0.035    17.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    17.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 16.594 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    16.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/C
                         clock pessimism              0.838    17.432    
                         clock uncertainty           -0.035    17.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    17.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 16.594 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    16.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/C
                         clock pessimism              0.838    17.432    
                         clock uncertainty           -0.035    17.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    17.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 16.594 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    16.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/C
                         clock pessimism              0.838    17.432    
                         clock uncertainty           -0.035    17.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    17.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 16.594 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    16.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/C
                         clock pessimism              0.838    17.432    
                         clock uncertainty           -0.035    17.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    17.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 16.594 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    16.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/C
                         clock pessimism              0.838    17.432    
                         clock uncertainty           -0.035    17.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    17.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 16.594 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471    16.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/C
                         clock pessimism              0.838    17.432    
                         clock uncertainty           -0.035    17.397    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205    17.192    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns = ( 16.584 - 8.000 ) 
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.602    13.473    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/active0
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.124    13.597 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.387    13.984    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_31
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.461    16.584    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/C
                         clock pessimism              0.838    17.422    
                         clock uncertainty           -0.035    17.387    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)       -0.058    17.329    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg
  -------------------------------------------------------------------
                         required time                         17.329    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  3.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[0].din_wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.657%)  route 0.239ns (59.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.577     3.151    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y60         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[0].din_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.164     3.315 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[0].din_wdata_reg[10]/Q
                         net (fo=1, routed)           0.239     3.554    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_wdata[10]
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.885     4.047    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.225    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     3.521    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.823%)  route 0.276ns (66.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.546     3.120    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X33Y76         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     3.261 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[2]/Q
                         net (fo=1, routed)           0.276     3.537    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[2]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.219%)  route 0.235ns (64.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.577     3.151    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X61Y60         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128     3.279 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[22]/Q
                         net (fo=1, routed)           0.235     3.514    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_wdata[22]
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.885     4.047    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.225    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     3.468    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.233%)  route 0.235ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.577     3.151    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X61Y60         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128     3.279 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/g_in[1].din_wdata_reg[21]/Q
                         net (fo=1, routed)           0.235     3.514    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_wdata[21]
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.885     4.047    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/din_clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.225    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     3.467    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.420%)  route 0.274ns (62.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.548     3.122    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y78         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     3.286 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[14]/Q
                         net (fo=1, routed)           0.274     3.560    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[14]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.105%)  route 0.278ns (62.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.546     3.120    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y76         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     3.284 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[26]/Q
                         net (fo=1, routed)           0.278     3.562    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[26]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.169%)  route 0.277ns (62.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.549     3.123    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.164     3.287 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[58]/Q
                         net (fo=1, routed)           0.277     3.564    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[58]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.888%)  route 0.281ns (63.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.548     3.122    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X34Y78         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     3.286 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[44]/Q
                         net (fo=1, routed)           0.281     3.566    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[44]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.257%)  route 0.249ns (62.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.546     3.120    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y76         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.148     3.268 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[27]/Q
                         net (fo=1, routed)           0.249     3.517    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[27]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.242     3.437    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.445%)  route 0.286ns (63.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.548     3.122    design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X32Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.164     3.286 r  design_with_dvb_s2_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[46]/Q
                         net (fo=1, routed)           0.286     3.572    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[46]
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.855     4.017    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.822     3.195    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     3.491    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y14    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y24    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y15    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X47Y74    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y69    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y64    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y64    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y64    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y64    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y70    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y70    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y72    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y70    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y70    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.259ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.110ns  (logic 1.459ns (46.917%)  route 1.651ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X46Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.814     2.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.150     2.273 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.837     3.110    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X45Y74         FDSE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y74         FDSE (Setup_fdse_C_S)       -0.631     9.369    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.110ns  (logic 1.459ns (46.917%)  route 1.651ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X46Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.814     2.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.150     2.273 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.837     3.110    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X45Y74         FDSE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y74         FDSE (Setup_fdse_C_S)       -0.631     9.369    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.110ns  (logic 1.459ns (46.917%)  route 1.651ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X46Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.814     2.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.150     2.273 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.837     3.110    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X45Y74         FDSE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y74         FDSE (Setup_fdse_C_S)       -0.631     9.369    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.110ns  (logic 1.459ns (46.917%)  route 1.651ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X46Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.814     2.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.150     2.273 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.837     3.110    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X45Y74         FDSE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y74         FDSE (Setup_fdse_C_S)       -0.631     9.369    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.568%)  route 0.758ns (62.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/C
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/Q
                         net (fo=6, routed)           0.758     1.214    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[2]
    SLICE_X45Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y70         FDRE (Setup_fdre_C_D)       -0.095     7.905    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.120ns  (logic 0.456ns (40.713%)  route 0.664ns (59.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/C
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/Q
                         net (fo=6, routed)           0.664     1.120    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X42Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)       -0.045     7.955    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.886ns  (logic 0.419ns (47.272%)  route 0.467ns (52.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53                                      0.000     0.000 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.467     0.886    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y53         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y53         FDRE (Setup_fdre_C_D)       -0.268     7.732    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.889%)  route 0.456ns (52.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53                                      0.000     0.000 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.875    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X64Y53         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y53         FDRE (Setup_fdre_C_D)       -0.264     7.736    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.090%)  route 0.533ns (53.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.s_axis_waddr_reg/C
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.s_axis_waddr_reg/Q
                         net (fo=4, routed)           0.533     0.989    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/zerodeep.s_axis_waddr
    SLICE_X47Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)       -0.081     7.919    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.381%)  route 0.351ns (45.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, routed)          0.351     0.770    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[1]
    SLICE_X45Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y71         FDRE (Setup_fdre_C_D)       -0.268     7.732    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  6.962    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.259ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.110ns  (logic 1.459ns (46.917%)  route 1.651ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X46Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.814     2.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.150     2.273 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.837     3.110    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X45Y74         FDSE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y74         FDSE (Setup_fdse_C_S)       -0.631     9.369    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.110ns  (logic 1.459ns (46.917%)  route 1.651ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X46Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.814     2.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.150     2.273 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.837     3.110    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X45Y74         FDSE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y74         FDSE (Setup_fdse_C_S)       -0.631     9.369    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.110ns  (logic 1.459ns (46.917%)  route 1.651ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X46Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.814     2.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.150     2.273 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.837     3.110    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X45Y74         FDSE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y74         FDSE (Setup_fdse_C_S)       -0.631     9.369    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.110ns  (logic 1.459ns (46.917%)  route 1.651ns (53.083%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X46Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.814     2.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X45Y74         LUT2 (Prop_lut2_I0_O)        0.150     2.273 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.837     3.110    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X45Y74         FDSE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y74         FDSE (Setup_fdse_C_S)       -0.631     9.369    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.568%)  route 0.758ns (62.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/C
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[2]/Q
                         net (fo=6, routed)           0.758     1.214    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[2]
    SLICE_X45Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y70         FDRE (Setup_fdre_C_D)       -0.095     7.905    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.120ns  (logic 0.456ns (40.713%)  route 0.664ns (59.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/C
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/Q
                         net (fo=6, routed)           0.664     1.120    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X42Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)       -0.045     7.955    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.886ns  (logic 0.419ns (47.272%)  route 0.467ns (52.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53                                      0.000     0.000 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.467     0.886    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y53         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y53         FDRE (Setup_fdre_C_D)       -0.268     7.732    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.889%)  route 0.456ns (52.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53                                      0.000     0.000 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.875    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X64Y53         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y53         FDRE (Setup_fdre_C_D)       -0.264     7.736    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.090%)  route 0.533ns (53.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.s_axis_waddr_reg/C
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.s_axis_waddr_reg/Q
                         net (fo=4, routed)           0.533     0.989    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/zerodeep.s_axis_waddr
    SLICE_X47Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)       -0.081     7.919    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.381%)  route 0.351ns (45.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, routed)          0.351     0.770    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[1]
    SLICE_X45Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y71         FDRE (Setup_fdre_C_D)       -0.268     7.732    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  6.962    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        3.783ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.246ns  (logic 2.044ns (48.137%)  route 2.202ns (51.863%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.648     1.962    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.124     2.086 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=18, routed)          0.747     2.833    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150     2.983 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[3]_i_1__0/O
                         net (fo=2, routed)           0.304     3.287    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.332     3.619 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2/O
                         net (fo=1, routed)           0.504     4.122    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.246 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000     4.246    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y73         FDRE (Setup_fdre_C_D)        0.029     8.029    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.954ns  (logic 1.686ns (42.638%)  route 2.268ns (57.362%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.602     3.443    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/active0
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.124     3.567 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.387     3.954    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_31
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)       -0.058     7.942    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  3.988    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.783ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.246ns  (logic 2.044ns (48.137%)  route 2.202ns (51.863%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.648     1.962    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.124     2.086 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=18, routed)          0.747     2.833    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150     2.983 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[3]_i_1__0/O
                         net (fo=2, routed)           0.304     3.287    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.332     3.619 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2/O
                         net (fo=1, routed)           0.504     4.122    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.246 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000     4.246    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y73         FDRE (Setup_fdre_C_D)        0.029     8.029    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.852ns  (logic 1.562ns (40.548%)  route 2.290ns (59.452%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011     3.852    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y67         FDRE (Setup_fdre_C_CE)      -0.205     7.795    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.954ns  (logic 1.686ns (42.638%)  route 2.268ns (57.362%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73                                      0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X46Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643     1.957    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636     2.717    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124     2.841 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.602     3.443    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/active0
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.124     3.567 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.387     3.954    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_31
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)       -0.058     7.942    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  3.988    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       12.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.398ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.608ns (22.191%)  route 2.132ns (77.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 24.591 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.630    12.282    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y79         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.468    24.591    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y79         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism              0.738    25.329    
                         clock uncertainty           -0.035    25.294    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.613    24.681    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         24.681    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                 12.398    

Slack (MET) :             12.398ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.608ns (22.191%)  route 2.132ns (77.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 24.591 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.630    12.282    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y79         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.468    24.591    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y79         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_reg/C
                         clock pessimism              0.738    25.329    
                         clock uncertainty           -0.035    25.294    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.613    24.681    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         24.681    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                 12.398    

Slack (MET) :             12.662ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.608ns (24.597%)  route 1.864ns (75.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 24.587 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.362    12.014    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    24.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.738    25.325    
                         clock uncertainty           -0.035    25.290    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.613    24.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 12.662    

Slack (MET) :             12.662ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.608ns (24.597%)  route 1.864ns (75.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 24.587 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.362    12.014    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    24.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.738    25.325    
                         clock uncertainty           -0.035    25.290    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.613    24.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 12.662    

Slack (MET) :             12.662ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.608ns (24.597%)  route 1.864ns (75.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 24.587 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.362    12.014    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    24.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.738    25.325    
                         clock uncertainty           -0.035    25.290    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.613    24.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 12.662    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.608ns (24.640%)  route 1.860ns (75.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 24.587 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.358    12.010    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    24.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/C
                         clock pessimism              0.738    25.325    
                         clock uncertainty           -0.035    25.290    
    SLICE_X41Y76         FDCE (Recov_fdce_C_CLR)     -0.613    24.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.608ns (24.640%)  route 1.860ns (75.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 24.587 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.358    12.010    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    24.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/C
                         clock pessimism              0.738    25.325    
                         clock uncertainty           -0.035    25.290    
    SLICE_X41Y76         FDCE (Recov_fdce_C_CLR)     -0.613    24.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.608ns (24.640%)  route 1.860ns (75.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 24.587 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.358    12.010    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    24.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[2]/C
                         clock pessimism              0.738    25.325    
                         clock uncertainty           -0.035    25.290    
    SLICE_X41Y76         FDCE (Recov_fdce_C_CLR)     -0.613    24.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.608ns (24.640%)  route 1.860ns (75.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 24.587 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.358    12.010    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    24.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[3]/C
                         clock pessimism              0.738    25.325    
                         clock uncertainty           -0.035    25.290    
    SLICE_X41Y76         FDCE (Recov_fdce_C_CLR)     -0.613    24.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.686ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.580ns (20.490%)  route 2.251ns (79.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.661ns = ( 24.661 - 16.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.624 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          1.749    12.373    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X60Y60         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    K19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    16.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    18.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    18.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    20.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    23.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.538    24.661    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X60Y60         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                         clock pessimism              0.838    25.499    
                         clock uncertainty           -0.035    25.464    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    25.059    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_reg
  -------------------------------------------------------------------
                         required time                         25.059    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                 12.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDCE (Remov_fdce_C_CLR)     -0.067     3.116    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDCE (Remov_fdce_C_CLR)     -0.067     3.116    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDCE (Remov_fdce_C_CLR)     -0.067     3.116    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     3.112    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     3.112    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.297%)  route 0.495ns (72.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.334     3.822    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y64         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
                         clock pessimism             -0.822     3.183    
    SLICE_X62Y64         FDCE (Remov_fdce_C_CLR)     -0.067     3.116    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X55Y61         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X55Y61         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_wr_reg/C
                         clock pessimism             -0.822     3.183    
    SLICE_X55Y61         FDCE (Remov_fdce_C_CLR)     -0.092     3.091    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.808    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X59Y64         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C
                         clock pessimism             -0.842     3.162    
    SLICE_X59Y64         FDCE (Remov_fdce_C_CLR)     -0.092     3.070    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.808    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X59Y64         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/C
                         clock pessimism             -0.842     3.162    
    SLICE_X59Y64         FDCE (Remov_fdce_C_CLR)     -0.092     3.070    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.808    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X59Y64         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/C
                         clock pessimism             -0.842     3.162    
    SLICE_X59Y64         FDCE (Remov_fdce_C_CLR)     -0.092     3.070    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        4.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.608ns (22.191%)  route 2.132ns (77.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 16.591 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.630    12.282    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y79         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.468    16.591    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y79         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism              0.738    17.329    
                         clock uncertainty           -0.035    17.294    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.613    16.681    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         16.681    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.608ns (22.191%)  route 2.132ns (77.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 16.591 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.630    12.282    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y79         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.468    16.591    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y79         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_reg/C
                         clock pessimism              0.738    17.329    
                         clock uncertainty           -0.035    17.294    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.613    16.681    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         16.681    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.608ns (24.597%)  route 1.864ns (75.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 16.587 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.362    12.014    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    16.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.738    17.325    
                         clock uncertainty           -0.035    17.290    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.613    16.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.608ns (24.597%)  route 1.864ns (75.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 16.587 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.362    12.014    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    16.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.738    17.325    
                         clock uncertainty           -0.035    17.290    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.613    16.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.608ns (24.597%)  route 1.864ns (75.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 16.587 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.362    12.014    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    16.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.738    17.325    
                         clock uncertainty           -0.035    17.290    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.613    16.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.608ns (24.640%)  route 1.860ns (75.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 16.587 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.358    12.010    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    16.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]/C
                         clock pessimism              0.738    17.325    
                         clock uncertainty           -0.035    17.290    
    SLICE_X41Y76         FDCE (Recov_fdce_C_CLR)     -0.613    16.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.608ns (24.640%)  route 1.860ns (75.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 16.587 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.358    12.010    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    16.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]/C
                         clock pessimism              0.738    17.325    
                         clock uncertainty           -0.035    17.290    
    SLICE_X41Y76         FDCE (Recov_fdce_C_CLR)     -0.613    16.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.608ns (24.640%)  route 1.860ns (75.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 16.587 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.358    12.010    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    16.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[2]/C
                         clock pessimism              0.738    17.325    
                         clock uncertainty           -0.035    17.290    
    SLICE_X41Y76         FDCE (Recov_fdce_C_CLR)     -0.613    16.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.608ns (24.640%)  route 1.860ns (75.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 16.587 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.152    10.652 f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          1.358    12.010    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y76         FDCE                                         f  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.464    16.587    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y76         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[3]/C
                         clock pessimism              0.738    17.325    
                         clock uncertainty           -0.035    17.290    
    SLICE_X41Y76         FDCE (Recov_fdce_C_CLR)     -0.613    16.677    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.580ns (20.490%)  route 2.251ns (79.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.661ns = ( 16.661 - 8.000 ) 
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.502    10.500    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.124    10.624 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          1.749    12.373    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X60Y60         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    K19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    13.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    15.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.538    16.661    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X60Y60         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_reg/C
                         clock pessimism              0.838    17.499    
                         clock uncertainty           -0.035    17.464    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    17.059    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_valid_reg
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  4.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDCE (Remov_fdce_C_CLR)     -0.067     3.116    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDCE (Remov_fdce_C_CLR)     -0.067     3.116    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDCE (Remov_fdce_C_CLR)     -0.067     3.116    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     3.112    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X54Y61         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X54Y61         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.822     3.183    
    SLICE_X54Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     3.112    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.297%)  route 0.495ns (72.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.334     3.822    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y64         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
                         clock pessimism             -0.822     3.183    
    SLICE_X62Y64         FDCE (Remov_fdce_C_CLR)     -0.067     3.116    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.845%)  route 0.482ns (72.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.809    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X55Y61         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.843     4.005    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X55Y61         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_wr_reg/C
                         clock pessimism             -0.822     3.183    
    SLICE_X55Y61         FDCE (Remov_fdce_C_CLR)     -0.092     3.091    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.808    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X59Y64         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C
                         clock pessimism             -0.842     3.162    
    SLICE_X59Y64         FDCE (Remov_fdce_C_CLR)     -0.092     3.070    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.808    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X59Y64         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/C
                         clock pessimism             -0.842     3.162    
    SLICE_X59Y64         FDCE (Remov_fdce_C_CLR)     -0.092     3.070    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.863%)  route 0.482ns (72.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.567     3.141    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.141     3.282 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.162     3.443    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.488 f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=24, routed)          0.320     3.808    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X59Y64         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]/C
                         clock pessimism             -0.842     3.162    
    SLICE_X59Y64         FDCE (Remov_fdce_C_CLR)     -0.092     3.070    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 0.718ns (9.293%)  route 7.008ns (90.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.878    10.861    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X67Y25         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.540    12.719    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X67Y25         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[0]/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X67Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.275    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.718ns (9.298%)  route 7.004ns (90.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.874    10.857    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X70Y18         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.548    12.727    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X70Y18         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[1]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X70Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.718ns (9.298%)  route 7.004ns (90.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.874    10.857    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X70Y18         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.548    12.727    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X70Y18         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[2]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X70Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.718ns (9.298%)  route 7.004ns (90.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.874    10.857    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X70Y18         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.548    12.727    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X70Y18         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[3]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X70Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.718ns (9.298%)  route 7.004ns (90.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.874    10.857    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X70Y18         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.548    12.727    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X70Y18         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[4]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X70Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.718ns (9.298%)  route 7.004ns (90.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.874    10.857    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X70Y18         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.548    12.727    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X70Y18         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[5]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X70Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.718ns (9.298%)  route 7.004ns (90.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.874    10.857    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X70Y18         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.548    12.727    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X70Y18         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[6]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X70Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.718ns (9.298%)  route 7.004ns (90.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.874    10.857    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X70Y18         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.548    12.727    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X70Y18         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[7]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X70Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 0.718ns (9.364%)  route 6.950ns (90.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.819    10.803    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X67Y26         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.542    12.721    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X67Y26         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[10]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X67Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.277    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 0.718ns (9.293%)  route 7.008ns (90.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.130     5.684    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X101Y99        LUT1 (Prop_lut1_I0_O)        0.299     5.983 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4667, routed)        4.878    10.861    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg[0]
    SLICE_X66Y25         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.540    12.719    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X66Y25         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[2]/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X66Y25         FDCE (Recov_fdce_C_CLR)     -0.319    12.361    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.881%)  route 0.503ns (78.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.503     1.554    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/rst
    SLICE_X49Y27         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/clk
    SLICE_X49Y27         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[12]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.881%)  route 0.503ns (78.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.503     1.554    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/rst
    SLICE_X49Y27         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/clk
    SLICE_X49Y27         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[13]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.881%)  route 0.503ns (78.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.503     1.554    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/rst
    SLICE_X49Y27         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/clk
    SLICE_X49Y27         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[14]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.881%)  route 0.503ns (78.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.503     1.554    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/rst
    SLICE_X49Y27         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/clk
    SLICE_X49Y27         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[15]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/frame_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.734%)  route 0.508ns (78.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.508     1.558    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/rst
    SLICE_X48Y27         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/clk
    SLICE_X48Y27         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[4]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.734%)  route 0.508ns (78.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.508     1.558    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/rst
    SLICE_X48Y27         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/clk
    SLICE_X48Y27         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[5]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.734%)  route 0.508ns (78.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.508     1.558    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/rst
    SLICE_X48Y27         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/clk
    SLICE_X48Y27         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[6]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.734%)  route 0.508ns (78.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.508     1.558    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/rst
    SLICE_X48Y27         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/clk
    SLICE_X48Y27         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[7]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/ldpc_encoder_dbg_u/frame_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/FSM_sequential_ctrl_fsm_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.486%)  route 0.293ns (67.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.293     1.344    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/rst
    SLICE_X56Y26         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/FSM_sequential_ctrl_fsm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.837     1.203    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/clk
    SLICE_X56Y26         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/FSM_sequential_ctrl_fsm_reg[0]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X56Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/FSM_sequential_ctrl_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/FSM_sequential_ctrl_fsm_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.486%)  route 0.293ns (67.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.574     0.910    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/clk
    SLICE_X56Y29         FDPE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.051 f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/extend_reset_block.rst_reg/Q
                         net (fo=2118, routed)        0.293     1.344    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/rst
    SLICE_X56Y26         FDCE                                         f  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/FSM_sequential_ctrl_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.837     1.203    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/clk
    SLICE_X56Y26         FDCE                                         r  design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/FSM_sequential_ctrl_fsm_reg[1]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X56Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_with_dvb_s2_i/dvbs2_encoder_wrapper_1/U0/encoder_u/bit_interleaver_dbg_u/FSM_sequential_ctrl_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[138]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.580ns (17.915%)  route 2.657ns (82.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 8.660 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.163     8.189    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X106Y24        FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.683     8.660    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X106Y24        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[138]/C
                         clock pessimism              0.252     8.912    
                         clock uncertainty           -0.035     8.877    
    SLICE_X106Y24        FDCE (Recov_fdce_C_CLR)     -0.405     8.472    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[138]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[88]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.580ns (18.584%)  route 2.541ns (81.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 8.513 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.047     8.073    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X54Y25         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.536     8.513    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X54Y25         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[88]/C
                         clock pessimism              0.252     8.765    
                         clock uncertainty           -0.035     8.730    
    SLICE_X54Y25         FDCE (Recov_fdce_C_CLR)     -0.319     8.411    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[88]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[145]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.580ns (18.661%)  route 2.528ns (81.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.034     8.060    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X110Y36        FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[145]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.697     8.674    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X110Y36        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[145]/C
                         clock pessimism              0.252     8.926    
                         clock uncertainty           -0.035     8.891    
    SLICE_X110Y36        FDCE (Recov_fdce_C_CLR)     -0.405     8.486    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[145]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[153]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.580ns (18.661%)  route 2.528ns (81.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.034     8.060    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X110Y36        FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.697     8.674    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X110Y36        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[153]/C
                         clock pessimism              0.252     8.926    
                         clock uncertainty           -0.035     8.891    
    SLICE_X110Y36        FDCE (Recov_fdce_C_CLR)     -0.405     8.486    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[153]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[155]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.580ns (18.661%)  route 2.528ns (81.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.034     8.060    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X110Y36        FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[155]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.697     8.674    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X110Y36        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[155]/C
                         clock pessimism              0.252     8.926    
                         clock uncertainty           -0.035     8.891    
    SLICE_X110Y36        FDCE (Recov_fdce_C_CLR)     -0.405     8.486    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[155]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.580ns (18.717%)  route 2.519ns (81.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 8.671 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.024     8.050    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X111Y32        FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.694     8.671    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X111Y32        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.252     8.923    
                         clock uncertainty           -0.035     8.888    
    SLICE_X111Y32        FDCE (Recov_fdce_C_CLR)     -0.405     8.483    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.580ns (18.717%)  route 2.519ns (81.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 8.671 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.024     8.050    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X111Y32        FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.694     8.671    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X111Y32        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.252     8.923    
                         clock uncertainty           -0.035     8.888    
    SLICE_X111Y32        FDCE (Recov_fdce_C_CLR)     -0.405     8.483    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.580ns (18.717%)  route 2.519ns (81.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 8.671 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.024     8.050    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X111Y32        FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.694     8.671    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X111Y32        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.252     8.923    
                         clock uncertainty           -0.035     8.888    
    SLICE_X111Y32        FDCE (Recov_fdce_C_CLR)     -0.405     8.483    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.580ns (18.717%)  route 2.519ns (81.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 8.671 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         2.024     8.050    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X111Y32        FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.694     8.671    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X111Y32        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.252     8.923    
                         clock uncertainty           -0.035     8.888    
    SLICE_X111Y32        FDCE (Recov_fdce_C_CLR)     -0.405     8.483    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[86]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.580ns (19.711%)  route 2.363ns (80.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 8.522 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.723     4.952    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.494     5.902    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.026 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         1.868     7.894    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X65Y21         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    K19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.545     8.522    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X65Y21         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[86]/C
                         clock pessimism              0.252     8.774    
                         clock uncertainty           -0.035     8.739    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.405     8.334    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[86]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.780%)  route 0.196ns (58.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.567     1.618    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X59Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=23, routed)          0.196     1.955    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/AR[0]
    SLICE_X61Y78         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.836     1.981    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X61Y78         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.329     1.653    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.561    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.631%)  route 0.266ns (65.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.582     1.633    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y57         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y57         FDRE (Prop_fdre_C_Q)         0.141     1.774 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.266     2.040    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X89Y57         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.852     1.997    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X89Y57         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C
                         clock pessimism             -0.329     1.669    
    SLICE_X89Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.577    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.631%)  route 0.266ns (65.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.582     1.633    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y57         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y57         FDRE (Prop_fdre_C_Q)         0.141     1.774 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.266     2.040    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X89Y57         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.852     1.997    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X89Y57         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism             -0.329     1.669    
    SLICE_X89Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.577    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[138]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.408%)  route 0.493ns (72.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.584     1.635    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.141     1.776 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.185     1.961    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.006 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         0.307     2.313    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X87Y43         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.858     2.003    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X87Y43         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[138]/C
                         clock pessimism             -0.094     1.909    
    SLICE_X87Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.817    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.014%)  route 0.314ns (68.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.567     1.618    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X59Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=23, routed)          0.314     2.072    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/AR[0]
    SLICE_X64Y78         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.836     1.981    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X64Y78         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C
                         clock pessimism             -0.329     1.653    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.561    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.014%)  route 0.314ns (68.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.567     1.618    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X59Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=23, routed)          0.314     2.072    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/AR[0]
    SLICE_X64Y78         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.836     1.981    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X64Y78         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.329     1.653    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.561    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.014%)  route 0.314ns (68.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.567     1.618    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X59Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=23, routed)          0.314     2.072    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/AR[0]
    SLICE_X64Y78         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.836     1.981    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X64Y78         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.329     1.653    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.561    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.014%)  route 0.314ns (68.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.567     1.618    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X59Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=23, routed)          0.314     2.072    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/AR[0]
    SLICE_X64Y78         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.836     1.981    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X64Y78         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.329     1.653    
    SLICE_X64Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.561    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.987%)  route 0.329ns (70.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.567     1.618    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X59Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=23, routed)          0.329     2.088    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/AR[0]
    SLICE_X65Y84         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.842     1.987    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X65Y84         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.329     1.659    
    SLICE_X65Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.567    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[146]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.619%)  route 0.540ns (74.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.584     1.635    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X88Y50         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.141     1.776 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.185     1.961    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X87Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.006 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)         0.355     2.361    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X83Y44         FDCE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[146]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.858     2.003    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X83Y44         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[146]/C
                         clock pessimism             -0.094     1.909    
    SLICE_X83Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.817    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[146]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.544    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_0_s

Max Delay          1188 Endpoints
Min Delay          1188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.797ns  (logic 1.310ns (27.308%)  route 3.487ns (72.692%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.585ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.648    11.992    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.124    12.116 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=18, routed)          0.747    12.863    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    13.013 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[3]_i_1__0/O
                         net (fo=2, routed)           0.304    13.317    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.332    13.649 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2/O
                         net (fo=1, routed)           0.504    14.152    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124    14.276 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000    14.276    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.462     8.585    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.602    13.473    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/active0
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.124    13.597 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.387    13.984    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_31
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.461     8.584    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.257 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.056     3.313    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.257 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[1]/Q
                         net (fo=1, routed)           0.056     3.313    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg_n_0_[1]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.257 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]/Q
                         net (fo=1, routed)           0.056     3.313    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg_n_0_[2]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.257 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]/Q
                         net (fo=1, routed)           0.056     3.313    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg_n_0_[3]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     3.258 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.056     3.314    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.808     3.970    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.966ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.539     3.113    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/fifo_wr_clk
    SLICE_X52Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141     3.254 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.065     3.319    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X52Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.804     3.966    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/fifo_wr_clk
    SLICE_X52Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.564     3.138    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X56Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.128     3.266 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.062     3.328    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg_n_0_[1]
    SLICE_X56Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.831     3.993    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X56Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.563     3.137    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDPE (Prop_fdpe_C_Q)         0.141     3.278 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[1]/Q
                         net (fo=1, routed)           0.056     3.334    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[1]
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.829     3.991    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.563     3.137    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDPE (Prop_fdpe_C_Q)         0.141     3.278 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/Q
                         net (fo=1, routed)           0.056     3.334    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[3]
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.829     3.991    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.566     3.140    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDCE (Prop_fdce_C_Q)         0.141     3.281 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/Q
                         net (fo=1, routed)           0.056     3.337    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_0_s

Max Delay            41 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 0.710ns (14.163%)  route 4.303ns (85.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.649ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 f  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         4.303     7.857    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X58Y70         LUT1 (Prop_lut1_I0_O)        0.291     8.148 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.148    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X58Y70         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.526     8.649    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y70         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.127ns  (logic 1.343ns (63.140%)  route 0.784ns (36.860%))
  Logic Levels:           0  
  Clock Path Skew:        5.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X54Y54         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.348 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.784     5.132    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[14]
    SLICE_X61Y55         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X61Y55         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.079ns  (logic 1.317ns (63.353%)  route 0.762ns (36.647%))
  Logic Levels:           0  
  Clock Path Skew:        5.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.322 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.762     5.084    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[9]
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.539     8.662    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.056ns  (logic 1.314ns (63.904%)  route 0.742ns (36.096%))
  Logic Levels:           0  
  Clock Path Skew:        5.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y53         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.319 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.742     5.061    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[5]
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 1.336ns (65.624%)  route 0.700ns (34.376%))
  Logic Levels:           0  
  Clock Path Skew:        5.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y53         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.341 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.700     5.041    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[4]
    SLICE_X59Y55         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.537     8.660    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y55         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 1.309ns (65.380%)  route 0.693ns (34.620%))
  Logic Levels:           0  
  Clock Path Skew:        5.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.712     3.006    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y54         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.315 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/O
                         net (fo=1, routed)           0.693     5.008    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[31]
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.539     8.662    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.989ns  (logic 1.309ns (65.822%)  route 0.680ns (34.178%))
  Logic Levels:           0  
  Clock Path Skew:        5.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.314 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.680     4.994    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[7]
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.539     8.662    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 1.317ns (66.469%)  route 0.664ns (33.531%))
  Logic Levels:           0  
  Clock Path Skew:        5.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.712     3.006    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X58Y53         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.323 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/O
                         net (fo=1, routed)           0.664     4.987    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[21]
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.982ns  (logic 1.343ns (67.754%)  route 0.639ns (32.246%))
  Logic Levels:           0  
  Clock Path Skew:        5.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.348 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.639     4.987    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[8]
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.976ns  (logic 1.343ns (67.971%)  route 0.633ns (32.029%))
  Logic Levels:           0  
  Clock Path Skew:        5.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.712     3.006    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X58Y55         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.349 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.633     4.982    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[26]
    SLICE_X63Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X63Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.287%)  route 0.108ns (45.713%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[47]/Q
                         net (fo=1, routed)           0.108     1.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[11]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.547     0.883    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/Q
                         net (fo=1, routed)           0.103     1.127    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[17]
    SLICE_X43Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.814     3.976    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.551     0.887    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y66         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[61]/Q
                         net (fo=1, routed)           0.116     1.130    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[25]
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.816     3.978    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.551     0.887    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y66         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[54]/Q
                         net (fo=1, routed)           0.103     1.131    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[18]
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.816     3.978    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[42]/Q
                         net (fo=1, routed)           0.112     1.141    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[6]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[6]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.819%)  route 0.136ns (49.181%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.545     0.881    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/s_axi_aclk
    SLICE_X49Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[0]/Q
                         net (fo=8, routed)           0.136     1.158    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]_0[0]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[44]/Q
                         net (fo=1, routed)           0.145     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[8]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[8]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[45]/Q
                         net (fo=1, routed)           0.145     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[9]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.355%)  route 0.167ns (56.645%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[48]/Q
                         net (fo=1, routed)           0.167     1.183    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[12]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.547     0.883    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[58]/Q
                         net (fo=1, routed)           0.174     1.184    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[22]
    SLICE_X43Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.814     3.976    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  clk_div_sel_0_s

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 0.580ns (14.380%)  route 3.453ns (85.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.032ns = ( 15.032 - 8.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.775     5.004    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X97Y67         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.456     5.460 f  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/Q
                         net (fo=14, routed)          2.699     8.159    design_with_dvb_s2_i/util_ad9361_divclk_sel/Op1[1]
    SLICE_X50Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.283 f  design_with_dvb_s2_i/util_ad9361_divclk_sel/Res_INST_0/O
                         net (fo=2, routed)           0.754     9.037    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_sel
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s fall edge)
                                                      8.000     8.000 f  
    K19                                               0.000     8.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     8.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006    10.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    10.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993    12.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    13.887 f  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145    15.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL                                     f  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I0

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.116ns  (logic 0.580ns (27.415%)  route 1.536ns (72.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.705     4.934    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.456     5.390 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/Q
                         net (fo=2, routed)           0.896     6.286    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_i_1/O
                         net (fo=1, routed)           0.640     7.049    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_i_1_n_0
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.532     8.655    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.211ns  (logic 0.419ns (34.597%)  route 0.792ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.705     4.934    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.419     5.353 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/Q
                         net (fo=3, routed)           0.792     6.145    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable[0]
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.532     8.655    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.612%)  route 0.756ns (62.388%))
  Logic Levels:           0  
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.575ns
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.701     4.930    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.386 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/Q
                         net (fo=1, routed)           0.756     6.142    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[1]
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.452     8.575    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.201ns  (logic 0.456ns (37.957%)  route 0.745ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.575ns
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.701     4.930    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.386 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/Q
                         net (fo=1, routed)           0.745     6.131    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[2]
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.452     8.575    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.244%)  route 0.706ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.705     4.934    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.419     5.353 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/Q
                         net (fo=3, routed)           0.706     6.059    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable[1]
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.532     8.655    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.112ns  (logic 0.668ns (60.061%)  route 0.444ns (39.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns
    Source Clock Delay      (SCD):    4.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.694     4.923    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X54Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.441 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/Q
                         net (fo=2, routed)           0.444     5.885    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.150     6.035 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit[0]_i_1/O
                         net (fo=1, routed)           0.000     6.035    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit[0]_i_1_n_0
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.522     8.645    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.299%)  route 0.648ns (58.701%))
  Logic Levels:           0  
  Clock Path Skew:        3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.701     4.930    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.386 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/Q
                         net (fo=1, routed)           0.648     6.034    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[3]
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.522     8.645    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.620%)  route 0.640ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.705     4.934    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.456     5.390 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/Q
                         net (fo=2, routed)           0.640     6.029    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.532     8.655    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.844%)  route 0.608ns (57.156%))
  Logic Levels:           0  
  Clock Path Skew:        3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.701     4.930    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.386 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/Q
                         net (fo=1, routed)           0.608     5.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[0]
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.522     8.645    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_req_t_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
  Logic Levels:           0  
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.566     1.617    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X54Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_req_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_req_t_reg/Q
                         net (fo=2, routed)           0.115     1.896    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_req_t
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.210ns (58.954%)  route 0.146ns (41.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.566     1.617    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X54Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/Q
                         net (fo=2, routed)           0.146     1.927    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.046     1.973 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit[0]_i_1_n_0
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.387%)  route 0.226ns (61.614%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/Q
                         net (fo=1, routed)           0.226     1.988    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[0]
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.686%)  route 0.233ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/Q
                         net (fo=1, routed)           0.233     1.995    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[3]
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.245%)  route 0.257ns (66.755%))
  Logic Levels:           0  
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.573     1.624    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.128     1.752 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/Q
                         net (fo=3, routed)           0.257     2.009    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable[1]
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.188%)  route 0.249ns (63.812%))
  Logic Levels:           0  
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.573     1.624    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/Q
                         net (fo=2, routed)           0.249     2.013    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.419%)  route 0.307ns (70.581%))
  Logic Levels:           0  
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.573     1.624    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.128     1.752 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/Q
                         net (fo=3, routed)           0.307     2.059    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable[0]
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/Q
                         net (fo=1, routed)           0.305     2.067    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[1]
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/Q
                         net (fo=1, routed)           0.305     2.067    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[2]
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.181%)  route 0.553ns (74.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.573     1.624    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/Q
                         net (fo=2, routed)           0.323     2.088    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.133 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_i_1/O
                         net (fo=1, routed)           0.230     2.362    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_i_1_n_0
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_1_s

Max Delay          1188 Endpoints
Min Delay          1188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.797ns  (logic 1.310ns (27.308%)  route 3.487ns (72.692%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.585ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.648    11.992    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.124    12.116 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=18, routed)          0.747    12.863    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.150    13.013 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[3]_i_1__0/O
                         net (fo=2, routed)           0.304    13.317    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[3]
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.332    13.649 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2/O
                         net (fo=1, routed)           0.504    14.152    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124    14.276 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000    14.276    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.462     8.585    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X49Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          0.602    13.473    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/active0
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.124    13.597 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.387    13.984    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_31
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.461     8.584    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[14]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[19]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.805%)  route 3.575ns (81.195%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          1.285    11.220    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA1
    SLICE_X46Y73         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.344 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=10, routed)          0.643    11.987    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.111 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[3]_i_1/O
                         net (fo=17, routed)          0.636    12.747    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_ready
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.871 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/src_req_xlast_cur_i_1/O
                         net (fo=29, routed)          1.011    13.882    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_data_mover/active0
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.471     8.594    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.257 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.056     3.313    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.257 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[1]/Q
                         net (fo=1, routed)           0.056     3.313    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg_n_0_[1]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.257 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]/Q
                         net (fo=1, routed)           0.056     3.313    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg_n_0_[2]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     3.257 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]/Q
                         net (fo=1, routed)           0.056     3.313    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg_n_0_[3]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     3.258 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.056     3.314    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.808     3.970    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
    SLICE_X47Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.966ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.539     3.113    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/fifo_wr_clk
    SLICE_X52Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141     3.254 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.065     3.319    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg_n_0_[0]
    SLICE_X52Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.804     3.966    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/fifo_wr_clk
    SLICE_X52Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.564     3.138    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X56Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.128     3.266 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.062     3.328    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg_n_0_[1]
    SLICE_X56Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.831     3.993    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X56Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.563     3.137    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDPE (Prop_fdpe_C_Q)         0.141     3.278 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[1]/Q
                         net (fo=1, routed)           0.056     3.334    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[1]
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.829     3.991    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.563     3.137    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDPE (Prop_fdpe_C_Q)         0.141     3.278 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/Q
                         net (fo=1, routed)           0.056     3.334    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[3]
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.829     3.991    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.566     3.140    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDCE (Prop_fdce_C_Q)         0.141     3.281 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/Q
                         net (fo=1, routed)           0.056     3.337    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_1_s

Max Delay            41 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 0.710ns (14.163%)  route 4.303ns (85.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.649ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 f  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         4.303     7.857    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X58Y70         LUT1 (Prop_lut1_I0_O)        0.291     8.148 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.148    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X58Y70         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.526     8.649    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y70         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.127ns  (logic 1.343ns (63.140%)  route 0.784ns (36.860%))
  Logic Levels:           0  
  Clock Path Skew:        5.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X54Y54         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.348 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.784     5.132    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[14]
    SLICE_X61Y55         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X61Y55         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.079ns  (logic 1.317ns (63.353%)  route 0.762ns (36.647%))
  Logic Levels:           0  
  Clock Path Skew:        5.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.322 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.762     5.084    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[9]
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.539     8.662    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.056ns  (logic 1.314ns (63.904%)  route 0.742ns (36.096%))
  Logic Levels:           0  
  Clock Path Skew:        5.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y53         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.319 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.742     5.061    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[5]
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 1.336ns (65.624%)  route 0.700ns (34.376%))
  Logic Levels:           0  
  Clock Path Skew:        5.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y53         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.341 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.700     5.041    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[4]
    SLICE_X59Y55         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.537     8.660    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y55         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 1.309ns (65.380%)  route 0.693ns (34.620%))
  Logic Levels:           0  
  Clock Path Skew:        5.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.712     3.006    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/WCLK
    SLICE_X58Y54         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.315 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_32/RAMA_D1/O
                         net (fo=1, routed)           0.693     5.008    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[31]
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.539     8.662    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.989ns  (logic 1.309ns (65.822%)  route 0.680ns (34.178%))
  Logic Levels:           0  
  Clock Path Skew:        5.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.314 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.680     4.994    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[7]
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.539     8.662    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y57         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 1.317ns (66.469%)  route 0.664ns (33.531%))
  Logic Levels:           0  
  Clock Path Skew:        5.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.712     3.006    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X58Y53         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.323 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/O
                         net (fo=1, routed)           0.664     4.987    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[21]
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.982ns  (logic 1.343ns (67.754%)  route 0.639ns (32.246%))
  Logic Levels:           0  
  Clock Path Skew:        5.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.711     3.005    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.348 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.639     4.987    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[8]
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.976ns  (logic 1.343ns (67.971%)  route 0.633ns (32.029%))
  Logic Levels:           0  
  Clock Path Skew:        5.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.712     3.006    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X58Y55         RAMD32                                       r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.349 r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.633     4.982    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[26]
    SLICE_X63Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.540     8.663    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X63Y56         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.287%)  route 0.108ns (45.713%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[47]/Q
                         net (fo=1, routed)           0.108     1.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[11]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.547     0.883    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/Q
                         net (fo=1, routed)           0.103     1.127    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[17]
    SLICE_X43Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.814     3.976    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[17]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.551     0.887    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y66         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[61]/Q
                         net (fo=1, routed)           0.116     1.130    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[25]
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.816     3.978    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.551     0.887    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y66         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[54]/Q
                         net (fo=1, routed)           0.103     1.131    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[18]
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.816     3.978    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[42]/Q
                         net (fo=1, routed)           0.112     1.141    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[6]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[6]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.819%)  route 0.136ns (49.181%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.545     0.881    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/s_axi_aclk
    SLICE_X49Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[0]/Q
                         net (fo=8, routed)           0.136     1.158    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]_0[0]
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[44]/Q
                         net (fo=1, routed)           0.145     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[8]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[8]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[45]/Q
                         net (fo=1, routed)           0.145     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[9]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.355%)  route 0.167ns (56.645%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[48]/Q
                         net (fo=1, routed)           0.167     1.183    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[12]
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.819     3.981    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.547     0.883    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X43Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[58]/Q
                         net (fo=1, routed)           0.174     1.184    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[22]
    SLICE_X43Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.814     3.976    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X43Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  clk_div_sel_1_s

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.844ns  (logic 0.580ns (15.089%)  route 3.264ns (84.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.032ns = ( 11.032 - 4.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.775     5.004    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X97Y67         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.456     5.460 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/Q
                         net (fo=14, routed)          2.699     8.159    design_with_dvb_s2_i/util_ad9361_divclk_sel/Op1[1]
    SLICE_X50Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_with_dvb_s2_i/util_ad9361_divclk_sel/Res_INST_0/O
                         net (fo=2, routed)           0.565     8.847    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_sel
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s fall edge)
                                                      4.000     4.000 f  
    K19                                               0.000     4.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     4.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     6.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     6.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     8.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     9.887 f  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145    11.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL                                     f  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I1

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.116ns  (logic 0.580ns (27.415%)  route 1.536ns (72.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.705     4.934    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.456     5.390 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/Q
                         net (fo=2, routed)           0.896     6.286    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_i_1/O
                         net (fo=1, routed)           0.640     7.049    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_i_1_n_0
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.532     8.655    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.211ns  (logic 0.419ns (34.597%)  route 0.792ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.705     4.934    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.419     5.353 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/Q
                         net (fo=3, routed)           0.792     6.145    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable[0]
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.532     8.655    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.612%)  route 0.756ns (62.388%))
  Logic Levels:           0  
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.575ns
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.701     4.930    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.386 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/Q
                         net (fo=1, routed)           0.756     6.142    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[1]
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.452     8.575    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.201ns  (logic 0.456ns (37.957%)  route 0.745ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.575ns
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.701     4.930    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.386 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/Q
                         net (fo=1, routed)           0.745     6.131    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[2]
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.452     8.575    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.244%)  route 0.706ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.705     4.934    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.419     5.353 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/Q
                         net (fo=3, routed)           0.706     6.059    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable[1]
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.532     8.655    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.112ns  (logic 0.668ns (60.061%)  route 0.444ns (39.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns
    Source Clock Delay      (SCD):    4.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.694     4.923    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X54Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.441 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/Q
                         net (fo=2, routed)           0.444     5.885    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.150     6.035 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit[0]_i_1/O
                         net (fo=1, routed)           0.000     6.035    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit[0]_i_1_n_0
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.522     8.645    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.299%)  route 0.648ns (58.701%))
  Logic Levels:           0  
  Clock Path Skew:        3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.701     4.930    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.386 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/Q
                         net (fo=1, routed)           0.648     6.034    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[3]
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.522     8.645    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.620%)  route 0.640ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.705     4.934    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.456     5.390 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/Q
                         net (fo=2, routed)           0.640     6.029    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.532     8.655    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.844%)  route 0.608ns (57.156%))
  Logic Levels:           0  
  Clock Path Skew:        3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns
    Source Clock Delay      (SCD):    4.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.701     4.930    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.386 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/Q
                         net (fo=1, routed)           0.608     5.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[0]
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.993     4.969    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918     5.887 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.145     7.032    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     7.123 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.522     8.645    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_req_t_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
  Logic Levels:           0  
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.566     1.617    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X54Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_req_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_req_t_reg/Q
                         net (fo=2, routed)           0.115     1.896    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_req_t
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.210ns (58.954%)  route 0.146ns (41.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.566     1.617    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X54Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit_reg[0]/Q
                         net (fo=2, routed)           0.146     1.927    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_rinit
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.046     1.973 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit[0]_i_1_n_0
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.387%)  route 0.226ns (61.614%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[0]/Q
                         net (fo=1, routed)           0.226     1.988    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[0]
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.686%)  route 0.233ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[3]/Q
                         net (fo=1, routed)           0.233     1.995    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[3]
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.832     3.994    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X55Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.245%)  route 0.257ns (66.755%))
  Logic Levels:           0  
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.573     1.624    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.128     1.752 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[1]/Q
                         net (fo=3, routed)           0.257     2.009    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable[1]
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.188%)  route 0.249ns (63.812%))
  Logic Levels:           0  
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.573     1.624    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t_reg/Q
                         net (fo=2, routed)           0.249     2.013    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_req_t
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.419%)  route 0.307ns (70.581%))
  Logic Levels:           0  
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.573     1.624    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.128     1.752 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable_reg[0]/Q
                         net (fo=3, routed)           0.307     2.059    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_enable[0]
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[1]/Q
                         net (fo=1, routed)           0.305     2.067    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[1]
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X61Y79         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable_reg[2]/Q
                         net (fo=1, routed)           0.305     2.067    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_enable[2]
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.807     3.969    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X51Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.181%)  route 0.553ns (74.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.573     1.624    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X60Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg/Q
                         net (fo=2, routed)           0.323     2.088    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_init_reg_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.133 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_i_1/O
                         net (fo=1, routed)           0.230     2.362    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_i_1_n_0
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.049     2.194    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.625 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.133    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.162 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.842     4.004    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X59Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_init_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.948ns  (logic 0.124ns (6.364%)  route 1.824ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.824     1.824    design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.948 r  design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.948    design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y108        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.652     2.831    design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y108        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.045ns (5.608%)  route 0.757ns (94.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.757     0.757    design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.802 r  design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.802    design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y108        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.909     1.275    design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y108        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div_sel_0_s
  To Clock:  clk_fpga_0

Max Delay            14 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.858%)  route 3.342ns (80.142%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -6.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    9.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.692     9.539    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X56Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.456     9.995 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/Q
                         net (fo=27, routed)          2.895    12.890    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_2_0[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I0_O)        0.124    13.014 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_4/O
                         net (fo=1, routed)           0.282    13.296    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_4_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.420 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_2/O
                         net (fo=1, routed)           0.165    13.585    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_2_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.709 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    13.709    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[9]
    SLICE_X50Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.461     2.640    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.156ns  (logic 0.839ns (26.581%)  route 2.317ns (73.419%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -6.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     9.888 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/Q
                         net (fo=2, routed)           0.659    10.547    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/src_request_id[1]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.296    10.843 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/up_rdata[1]_i_3/O
                         net (fo=1, routed)           1.027    11.870    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[1]
    SLICE_X54Y69         LUT5 (Prop_lut5_I2_O)        0.124    11.994 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_1/O
                         net (fo=1, routed)           0.632    12.626    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[1]
    SLICE_X54Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.528     2.707    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X54Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.840ns (32.713%)  route 1.728ns (67.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -6.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     9.888 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/Q
                         net (fo=2, routed)           1.284    11.172    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/src_request_id[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.297    11.469 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_2/O
                         net (fo=1, routed)           0.444    11.913    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    12.037 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    12.037    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[2]
    SLICE_X52Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.455     2.634    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X52Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 0.842ns (33.332%)  route 1.684ns (66.668%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     9.888 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/Q
                         net (fo=2, routed)           0.903    10.791    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/src_request_id[0]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.299    11.090 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/up_rdata[0]_i_3/O
                         net (fo=1, routed)           0.781    11.871    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[0]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.995 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    11.995    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[0]
    SLICE_X53Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.455     2.634    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X53Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.704ns (30.992%)  route 1.568ns (69.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]/Q
                         net (fo=13, routed)          1.125    11.060    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]_0
    SLICE_X46Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.184 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/up_rdata[27]_i_5/O
                         net (fo=1, routed)           0.443    11.627    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[27]
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    11.751 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    11.751    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[27]
    SLICE_X46Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.467     2.646    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X46Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[27]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 0.704ns (32.101%)  route 1.489ns (67.899%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/Q
                         net (fo=13, routed)          1.005    10.940    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0
    SLICE_X48Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.064 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/up_rdata[24]_i_3/O
                         net (fo=1, routed)           0.484    11.548    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[24]
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.672 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    11.672    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[24]
    SLICE_X48Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.466     2.645    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X48Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[24]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.842ns (38.939%)  route 1.320ns (61.060%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     9.888 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/Q
                         net (fo=2, routed)           0.753    10.641    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/src_request_id[1]
    SLICE_X50Y69         LUT6 (Prop_lut6_I3_O)        0.299    10.940 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[3]_i_2/O
                         net (fo=1, routed)           0.567    11.508    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[3]_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.632 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.632    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[3]
    SLICE_X50Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.456     2.635    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X50Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.731ns  (logic 0.704ns (40.677%)  route 1.027ns (59.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          0.339    10.274    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]_0
    SLICE_X48Y71         LUT4 (Prop_lut4_I0_O)        0.124    10.398 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/up_rdata[25]_i_3/O
                         net (fo=1, routed)           0.688    11.086    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[25]
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.210 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    11.210    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[25]
    SLICE_X48Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.466     2.645    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X48Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[25]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.647ns  (logic 0.704ns (42.752%)  route 0.943ns (57.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/Q
                         net (fo=13, routed)          0.634    10.569    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.124    10.693 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/up_rdata[26]_i_4/O
                         net (fo=1, routed)           0.309    11.002    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[26]
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.126 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    11.126    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[26]
    SLICE_X46Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.467     2.646    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X46Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.513ns  (logic 0.456ns (30.132%)  route 1.057ns (69.868%))
  Logic Levels:           0  
  Clock Path Skew:        -6.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.057    11.056    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/src_rst
    SLICE_X66Y59         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.539     2.718    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/dest_clk
    SLICE_X66Y59         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.499%)  route 0.125ns (49.501%))
  Logic Levels:           0  
  Clock Path Skew:        -1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.547     3.121    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X44Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.128     3.249 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/Q
                         net (fo=6, routed)           0.125     3.374    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[3]
    SLICE_X45Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.813     1.179    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_dest_axi_aclk
    SLICE_X45Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.540     3.114    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/fifo_wr_clk
    SLICE_X51Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     3.255 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/Q
                         net (fo=2, routed)           0.124     3.379    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/src_enable
    SLICE_X51Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.804     1.170    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/s_axi_aclk
    SLICE_X51Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.613%)  route 0.165ns (56.387%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.547     3.121    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X44Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.128     3.249 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, routed)          0.165     3.414    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[1]
    SLICE_X45Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.812     1.178    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_dest_axi_aclk
    SLICE_X45Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/fifo_wr_clk
    SLICE_X46Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=1, routed)           0.137     3.418    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]_0[0]
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.808     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/fifo_wr_clk
    SLICE_X46Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[1]/Q
                         net (fo=1, routed)           0.137     3.418    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]_0[1]
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.808     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/fifo_wr_clk
    SLICE_X46Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[2]/Q
                         net (fo=1, routed)           0.137     3.418    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]_0[2]
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.808     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/fifo_wr_clk
    SLICE_X46Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/Q
                         net (fo=1, routed)           0.137     3.418    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]_0[3]
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.808     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.792%)  route 0.167ns (54.208%))
  Logic Levels:           0  
  Clock Path Skew:        -1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.539     3.113    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/fifo_wr_clk
    SLICE_X52Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.m_axis_raddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141     3.254 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.m_axis_raddr_reg/Q
                         net (fo=3, routed)           0.167     3.421    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X50Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.805     1.171    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.418%)  route 0.100ns (30.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.549     3.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/fifo_wr_clk
    SLICE_X43Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.128     3.251 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/Q
                         net (fo=1, routed)           0.100     3.350    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/out[2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.098     3.448 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[2]_i_1/O
                         net (fo=1, routed)           0.000     3.448    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[2]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.815     1.181    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X41Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.884%)  route 0.185ns (59.116%))
  Logic Levels:           0  
  Clock Path Skew:        -1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.563     3.137    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.265 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/Q
                         net (fo=2, routed)           0.185     3.450    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[0]
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.830     1.196    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div_sel_1_s
  To Clock:  clk_fpga_0

Max Delay            14 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.858%)  route 3.342ns (80.142%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -6.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    9.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.692     9.539    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X56Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.456     9.995 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/Q
                         net (fo=27, routed)          2.895    12.890    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_2_0[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I0_O)        0.124    13.014 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_4/O
                         net (fo=1, routed)           0.282    13.296    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_4_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.420 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_2/O
                         net (fo=1, routed)           0.165    13.585    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_2_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.709 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    13.709    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[9]
    SLICE_X50Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.461     2.640    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X50Y64         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.156ns  (logic 0.839ns (26.581%)  route 2.317ns (73.419%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -6.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     9.888 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/Q
                         net (fo=2, routed)           0.659    10.547    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/src_request_id[1]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.296    10.843 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/up_rdata[1]_i_3/O
                         net (fo=1, routed)           1.027    11.870    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[1]
    SLICE_X54Y69         LUT5 (Prop_lut5_I2_O)        0.124    11.994 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_1/O
                         net (fo=1, routed)           0.632    12.626    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[1]
    SLICE_X54Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.528     2.707    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X54Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.840ns (32.713%)  route 1.728ns (67.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -6.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     9.888 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[2]/Q
                         net (fo=2, routed)           1.284    11.172    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/src_request_id[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.297    11.469 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_2/O
                         net (fo=1, routed)           0.444    11.913    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124    12.037 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    12.037    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[2]
    SLICE_X52Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.455     2.634    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X52Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 0.842ns (33.332%)  route 1.684ns (66.668%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     9.888 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/Q
                         net (fo=2, routed)           0.903    10.791    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/src_request_id[0]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.299    11.090 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/up_rdata[0]_i_3/O
                         net (fo=1, routed)           0.781    11.871    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[0]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.995 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    11.995    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[0]
    SLICE_X53Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.455     2.634    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X53Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.704ns (30.992%)  route 1.568ns (69.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]/Q
                         net (fo=13, routed)          1.125    11.060    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]_0
    SLICE_X46Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.184 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/up_rdata[27]_i_5/O
                         net (fo=1, routed)           0.443    11.627    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[27]
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    11.751 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    11.751    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[27]
    SLICE_X46Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.467     2.646    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X46Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[27]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 0.704ns (32.101%)  route 1.489ns (67.899%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/Q
                         net (fo=13, routed)          1.005    10.940    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0
    SLICE_X48Y70         LUT4 (Prop_lut4_I0_O)        0.124    11.064 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/up_rdata[24]_i_3/O
                         net (fo=1, routed)           0.484    11.548    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[24]
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.672 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    11.672    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[24]
    SLICE_X48Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.466     2.645    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X48Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[24]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.842ns (38.939%)  route 1.320ns (61.060%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X51Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.419     9.888 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[3]/Q
                         net (fo=2, routed)           0.753    10.641    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/src_request_id[1]
    SLICE_X50Y69         LUT6 (Prop_lut6_I3_O)        0.299    10.940 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[3]_i_2/O
                         net (fo=1, routed)           0.567    11.508    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[3]_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.632 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.632    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[3]
    SLICE_X50Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.456     2.635    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X50Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.731ns  (logic 0.704ns (40.677%)  route 1.027ns (59.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=13, routed)          0.339    10.274    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]_0
    SLICE_X48Y71         LUT4 (Prop_lut4_I0_O)        0.124    10.398 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/up_rdata[25]_i_3/O
                         net (fo=1, routed)           0.688    11.086    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[25]
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.210 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    11.210    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[25]
    SLICE_X48Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.466     2.645    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X48Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[25]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.647ns  (logic 0.704ns (42.752%)  route 0.943ns (57.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    9.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.632     9.479    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X48Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     9.935 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/Q
                         net (fo=13, routed)          0.634    10.569    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.124    10.693 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/up_rdata[26]_i_4/O
                         net (fo=1, routed)           0.309    11.002    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[26]
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.126 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    11.126    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[26]
    SLICE_X46Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.467     2.646    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X46Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.513ns  (logic 0.456ns (30.132%)  route 1.057ns (69.868%))
  Logic Levels:           0  
  Clock Path Skew:        -6.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    9.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.695     9.542    design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X56Y72         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     9.998 r  design_with_dvb_s2_i/util_ad9361_divclk_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.057    11.056    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/src_rst
    SLICE_X66Y59         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.539     2.718    design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/dest_clk
    SLICE_X66Y59         FDRE                                         r  design_with_dvb_s2_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.499%)  route 0.125ns (49.501%))
  Logic Levels:           0  
  Clock Path Skew:        -1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.547     3.121    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X44Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.128     3.249 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/Q
                         net (fo=6, routed)           0.125     3.374    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[3]
    SLICE_X45Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.813     1.179    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_dest_axi_aclk
    SLICE_X45Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.540     3.114    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/fifo_wr_clk
    SLICE_X51Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     3.255 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/Q
                         net (fo=2, routed)           0.124     3.379    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/src_enable
    SLICE_X51Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.804     1.170    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/s_axi_aclk
    SLICE_X51Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.613%)  route 0.165ns (56.387%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.547     3.121    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X44Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.128     3.249 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, routed)          0.165     3.414    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[1]
    SLICE_X45Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.812     1.178    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_dest_axi_aclk
    SLICE_X45Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/fifo_wr_clk
    SLICE_X46Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=1, routed)           0.137     3.418    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]_0[0]
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.808     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/fifo_wr_clk
    SLICE_X46Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[1]/Q
                         net (fo=1, routed)           0.137     3.418    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]_0[1]
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.808     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/fifo_wr_clk
    SLICE_X46Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[2]/Q
                         net (fo=1, routed)           0.137     3.418    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]_0[2]
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.808     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.543     3.117    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/fifo_wr_clk
    SLICE_X46Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/Q
                         net (fo=1, routed)           0.137     3.418    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]_0[3]
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.808     1.174    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X46Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.792%)  route 0.167ns (54.208%))
  Logic Levels:           0  
  Clock Path Skew:        -1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.539     3.113    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/fifo_wr_clk
    SLICE_X52Y74         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.m_axis_raddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141     3.254 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.m_axis_raddr_reg/Q
                         net (fo=3, routed)           0.167     3.421    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X50Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.805     1.171    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/s_axi_aclk
    SLICE_X50Y73         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.418%)  route 0.100ns (30.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.549     3.123    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/fifo_wr_clk
    SLICE_X43Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.128     3.251 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[3]/Q
                         net (fo=1, routed)           0.100     3.350    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/out[2]
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.098     3.448 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[2]_i_1/O
                         net (fo=1, routed)           0.000     3.448    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[2]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.815     1.181    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X41Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.884%)  route 0.185ns (59.116%))
  Logic Levels:           0  
  Clock Path Skew:        -1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.563     3.137    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/fifo_wr_clk
    SLICE_X55Y75         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDPE (Prop_fdpe_C_Q)         0.128     3.265 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[0]/Q
                         net (fo=2, routed)           0.185     3.450    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[0]
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.830     1.196    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 0.718ns (11.082%)  route 5.761ns (88.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 f  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         4.934     8.488    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.299     8.787 r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.827     9.614    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X57Y45         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.554     2.734    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X57Y45         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.284ns  (logic 0.718ns (11.425%)  route 5.566ns (88.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 f  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         4.688     8.242    design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.299     8.541 r  design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.878     9.419    design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X15Y36         FDRE                                         r  design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.575     2.754    design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X15Y36         FDRE                                         r  design_with_dvb_s2_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.612ns  (logic 0.718ns (12.793%)  route 4.894ns (87.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 f  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         4.237     7.791    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X56Y42         LUT3 (Prop_lut3_I1_O)        0.299     8.090 r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.658     8.747    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X56Y41         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.553     2.732    design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X56Y41         FDRE                                         r  design_with_dvb_s2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 0.419ns (8.583%)  route 4.463ns (91.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         4.463     8.017    design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X47Y48         FDRE                                         r  design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.495     2.674    design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X47Y48         FDRE                                         r  design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.583ns  (logic 1.123ns (24.503%)  route 3.460ns (75.497%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.694     2.988    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/m_dest_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/Q
                         net (fo=39, routed)          2.554     6.060    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_2_0[0]
    SLICE_X49Y66         LUT5 (Prop_lut5_I0_O)        0.149     6.209 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_4/O
                         net (fo=1, routed)           0.454     6.663    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_4_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.332     6.995 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_2/O
                         net (fo=1, routed)           0.452     7.447    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_2_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     7.571    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[8]
    SLICE_X50Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.460     2.639    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X50Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 0.419ns (10.047%)  route 3.751ns (89.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.751     7.305    design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X42Y58         FDRE                                         r  design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.478     2.657    design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X42Y58         FDRE                                         r  design_with_dvb_s2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 0.718ns (18.234%)  route 3.220ns (81.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.841     3.135    design_with_dvb_s2_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y109        FDRE                                         r  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_fdre_C_Q)         0.419     3.554 f  design_with_dvb_s2_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         2.696     6.250    design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X34Y79         LUT1 (Prop_lut1_I0_O)        0.299     6.549 r  design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.523     7.073    design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X34Y80         FDRE                                         r  design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.469     2.648    design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X34Y80         FDRE                                         r  design_with_dvb_s2_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.874ns  (logic 1.052ns (27.158%)  route 2.822ns (72.842%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.640     2.934    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X41Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[2]/Q
                         net (fo=4, routed)           1.295     4.685    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/m_dest_axi_awaddr[2]
    SLICE_X52Y68         LUT5 (Prop_lut5_I1_O)        0.152     4.837 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[5]_i_6/O
                         net (fo=1, routed)           0.433     5.271    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[5]_i_6_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.326     5.597 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[5]_i_4/O
                         net (fo=1, routed)           0.625     6.222    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[5]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.118     6.340 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[5]_i_1/O
                         net (fo=1, routed)           0.467     6.808    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[5]
    SLICE_X50Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.460     2.639    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X50Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[5]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.230ns (32.396%)  route 2.567ns (67.604%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.639     2.933    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X41Y69         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[1]/Q
                         net (fo=4, routed)           1.460     4.812    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/m_dest_axi_awaddr[1]
    SLICE_X52Y68         LUT5 (Prop_lut5_I1_O)        0.327     5.139 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[4]_i_4/O
                         net (fo=1, routed)           0.451     5.590    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[4]_i_4_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.332     5.922 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[4]_i_2/O
                         net (fo=1, routed)           0.656     6.578    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[4]_i_2_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.152     6.730 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     6.730    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[4]
    SLICE_X53Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.458     2.637    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.754ns  (logic 0.839ns (22.347%)  route 2.915ns (77.653%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.637     2.931    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_dest_axi_aclk
    SLICE_X45Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[1]/Q
                         net (fo=2, routed)           1.257     4.607    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/data8[1]
    SLICE_X51Y71         LUT4 (Prop_lut4_I1_O)        0.296     4.903 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/up_rdata[1]_i_3/O
                         net (fo=1, routed)           1.027     5.930    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[1]
    SLICE_X54Y69         LUT5 (Prop_lut5_I2_O)        0.124     6.054 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_1/O
                         net (fo=1, routed)           0.632     6.685    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[1]
    SLICE_X54Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.528     2.707    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X54Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.672%)  route 0.183ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.566     0.902    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/Q
                         net (fo=12, routed)          0.183     1.233    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset
    SLICE_X55Y74         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.829     1.195    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/m_dest_axi_aclk
    SLICE_X55Y74         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.672%)  route 0.183ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.566     0.902    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/Q
                         net (fo=12, routed)          0.183     1.233    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset
    SLICE_X55Y74         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.829     1.195    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/m_dest_axi_aclk
    SLICE_X55Y74         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.672%)  route 0.183ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.566     0.902    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/Q
                         net (fo=12, routed)          0.183     1.233    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset
    SLICE_X55Y74         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.829     1.195    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/m_dest_axi_aclk
    SLICE_X55Y74         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.672%)  route 0.183ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.566     0.902    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/Q
                         net (fo=12, routed)          0.183     1.233    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset
    SLICE_X55Y74         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.829     1.195    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/m_dest_axi_aclk
    SLICE_X55Y74         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[3]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_in_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.446%)  route 0.279ns (68.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.564     0.900    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.028 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[0]/Q
                         net (fo=2, routed)           0.279     1.307    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0
    SLICE_X54Y74         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.829     1.195    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/m_dest_axi_aclk
    SLICE_X54Y74         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_in_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.618%)  route 0.239ns (53.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.549     0.885    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X42Y68         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]/Q
                         net (fo=4, routed)           0.239     1.288    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/m_dest_axi_awaddr[26]
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[29]
    SLICE_X45Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.816     1.182    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X45Y67         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[29]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.148ns (31.083%)  route 0.328ns (68.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.566     0.902    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/Q
                         net (fo=12, routed)          0.328     1.378    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset
    SLICE_X55Y76         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.830     1.196    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.148ns (31.083%)  route 0.328ns (68.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.566     0.902    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/Q
                         net (fo=12, routed)          0.328     1.378    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset
    SLICE_X55Y76         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.830     1.196    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[1]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.148ns (31.083%)  route 0.328ns (68.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.566     0.902    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/Q
                         net (fo=12, routed)          0.328     1.378    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset
    SLICE_X55Y76         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.830     1.196    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.148ns (31.083%)  route 0.328ns (68.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.566     0.902    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset_reg/Q
                         net (fo=12, routed)          0.328     1.378    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset
    SLICE_X55Y76         FDPE                                         f  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.830     1.196    design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/s_axi_aclk
    SLICE_X55Y76         FDPE                                         r  design_with_dvb_s2_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  clk_fpga_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.834%)  route 1.457ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.801     5.030    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X91Y48         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y48         FDCE (Prop_fdce_C_Q)         0.456     5.486 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           1.457     6.943    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle
    SLICE_X108Y61        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.680     2.859    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X108Y61        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.539ns  (logic 0.456ns (29.629%)  route 1.083ns (70.371%))
  Logic Levels:           0  
  Clock Path Skew:        -2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.906     5.135    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X60Y106        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDCE (Prop_fdce_C_Q)         0.456     5.591 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           1.083     6.674    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle
    SLICE_X60Y110        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.712     2.891    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X60Y110        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.598ns  (logic 0.456ns (28.535%)  route 1.142ns (71.465%))
  Logic Levels:           0  
  Clock Path Skew:        -2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.776     5.005    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X93Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.456     5.461 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[6]/Q
                         net (fo=2, routed)           1.142     6.603    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[6]
    SLICE_X94Y63         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.603     2.782    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X94Y63         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.524ns  (logic 0.478ns (31.358%)  route 1.046ns (68.642%))
  Logic Levels:           0  
  Clock Path Skew:        -2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.770     4.999    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X92Y79         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y79         FDCE (Prop_fdce_C_Q)         0.478     5.477 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/Q
                         net (fo=6, routed)           1.046     6.523    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle
    SLICE_X91Y79         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.594     2.773    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/s_axi_aclk
    SLICE_X91Y79         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.709%)  route 0.827ns (56.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.770     4.999    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X92Y79         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y79         FDCE (Prop_fdce_C_Q)         0.518     5.517 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/Q
                         net (fo=2, routed)           0.827     6.343    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data[33]
    SLICE_X91Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_data_status_int[33]_i_1/O
                         net (fo=1, routed)           0.000     6.467    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_data_status_int[33]_i_1_n_0
    SLICE_X91Y79         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.594     2.773    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/s_axi_aclk
    SLICE_X91Y79         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.470ns  (logic 0.642ns (43.679%)  route 0.828ns (56.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.763     4.992    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/clk
    SLICE_X92Y75         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDCE (Prop_fdce_C_Q)         0.518     5.510 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[34]/Q
                         net (fo=2, routed)           0.828     6.337    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_data[34]
    SLICE_X91Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.461 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int[34]_i_1__2/O
                         net (fo=1, routed)           0.000     6.461    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int[34]_i_1__2_n_0
    SLICE_X91Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.588     2.767    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/s_axi_aclk
    SLICE_X91Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[34]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.467ns  (logic 0.642ns (43.769%)  route 0.825ns (56.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.763     4.992    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/clk
    SLICE_X92Y75         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDCE (Prop_fdce_C_Q)         0.518     5.510 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/Q
                         net (fo=2, routed)           0.825     6.334    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_data[33]
    SLICE_X91Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.458 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int[33]_i_1__2/O
                         net (fo=1, routed)           0.000     6.458    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int[33]_i_1__2_n_0
    SLICE_X91Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.588     2.767    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/s_axi_aclk
    SLICE_X91Y75         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.438ns  (logic 0.456ns (31.703%)  route 0.982ns (68.297%))
  Logic Levels:           0  
  Clock Path Skew:        -2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.776     5.005    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X93Y65         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.456     5.461 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[7]/Q
                         net (fo=2, routed)           0.982     6.443    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[7]
    SLICE_X94Y63         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.603     2.782    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X94Y63         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[7]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.468ns  (logic 0.718ns (48.925%)  route 0.750ns (51.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.700     4.929    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X63Y78         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.419     5.348 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[33]/Q
                         net (fo=2, routed)           0.750     6.097    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_data[33]
    SLICE_X65Y78         LUT4 (Prop_lut4_I0_O)        0.299     6.396 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_data_status_int[33]_i_1__0/O
                         net (fo=1, routed)           0.000     6.396    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_data_status_int[33]_i_1__0_n_0
    SLICE_X65Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.529     2.708    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/s_axi_aclk
    SLICE_X65Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_data_status_int_reg[33]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.592%)  route 0.943ns (67.408%))
  Logic Levels:           0  
  Clock Path Skew:        -2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.737     4.966    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X88Y39         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDCE (Prop_fdce_C_Q)         0.456     5.422 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           0.943     6.365    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle
    SLICE_X89Y36         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.558     2.737    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X89Y36         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.569     1.620    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X61Y78         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.141     1.761 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           0.100     1.861    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle
    SLICE_X62Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.836     1.202    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X62Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_data_status_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.571     1.622    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/clk
    SLICE_X61Y80         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDCE (Prop_fdce_C_Q)         0.141     1.763 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_data_reg[0]/Q
                         net (fo=2, routed)           0.070     1.832    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_data[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.877 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_data_status_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_data_status_int[0]_i_1_n_0
    SLICE_X60Y80         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_data_status_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.838     1.204    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/s_axi_aclk
    SLICE_X60Y80         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_data_status_int_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.579     1.630    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X80Y63         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y63         FDCE (Prop_fdce_C_Q)         0.141     1.771 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           0.109     1.879    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle
    SLICE_X81Y63         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.847     1.213    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X81Y63         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.795%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/clk
    SLICE_X67Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[2]/Q
                         net (fo=2, routed)           0.121     1.883    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg_n_0_[2]
    SLICE_X66Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.836     1.202    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/s_axi_aclk
    SLICE_X66Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[2]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.570     1.621    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/clk
    SLICE_X67Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[0]/Q
                         net (fo=3, routed)           0.123     1.885    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg_n_0_[0]
    SLICE_X66Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.836     1.202    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/s_axi_aclk
    SLICE_X66Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.511%)  route 0.128ns (47.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.567     1.618    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/clk
    SLICE_X67Y76         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[26]/Q
                         net (fo=2, routed)           0.128     1.886    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg_n_0_[26]
    SLICE_X66Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.836     1.202    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/s_axi_aclk
    SLICE_X66Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[26]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_data_status_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.576     1.627    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X66Y62         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDCE (Prop_fdce_C_Q)         0.164     1.791 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/Q
                         net (fo=2, routed)           0.062     1.853    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data[0]
    SLICE_X67Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.898 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_data_status_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_data_status_int[0]_i_1_n_0
    SLICE_X67Y62         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_data_status_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.844     1.210    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X67Y62         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_data_status_int_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.596     1.647    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X93Y71         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y71         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[29]/Q
                         net (fo=2, routed)           0.121     1.909    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[29]
    SLICE_X92Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.865     1.231    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X92Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.256%)  route 0.135ns (47.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.576     1.627    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X66Y62         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDCE (Prop_fdce_C_Q)         0.148     1.775 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/Q
                         net (fo=5, routed)           0.135     1.910    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle
    SLICE_X67Y62         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.844     1.210    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X67Y62         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.597     1.648    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X93Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y70         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[27]/Q
                         net (fo=2, routed)           0.123     1.912    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[27]
    SLICE_X92Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.865     1.231    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X92Y70         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.864     3.158    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X113Y92        FDSE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDSE (Prop_fdse_C_Q)         0.456     3.614 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.528     4.142    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X112Y92        FDPE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.685     2.864    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.864     3.158    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X113Y92        FDSE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDSE (Prop_fdse_C_Q)         0.456     3.614 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.528     4.142    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X112Y92        FDPE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.685     2.864    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.322%)  route 0.528ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.864     3.158    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X113Y92        FDSE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDSE (Prop_fdse_C_Q)         0.456     3.614 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.528     4.142    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X112Y92        FDPE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.685     2.864    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.635     0.971    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X113Y92        FDSE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDSE (Prop_fdse_C_Q)         0.141     1.112 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.173     1.285    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X112Y92        FDPE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.907     1.273    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.635     0.971    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X113Y92        FDSE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDSE (Prop_fdse_C_Q)         0.141     1.112 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.173     1.285    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X112Y92        FDPE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.907     1.273    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.635     0.971    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X113Y92        FDSE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDSE (Prop_fdse_C_Q)         0.141     1.112 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.173     1.285    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X112Y92        FDPE                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.907     1.273    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y92        FDPE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div_sel_0_s
  To Clock:  rx_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.631ns  (logic 0.518ns (31.755%)  route 1.113ns (68.245%))
  Logic Levels:           0  
  Clock Path Skew:        -5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.709     9.556    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.518    10.074 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/Q
                         net (fo=1, routed)           1.113    11.187    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d
    SLICE_X64Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.535     4.511    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X64Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.518ns (42.089%)  route 0.713ns (57.911%))
  Logic Levels:           0  
  Clock Path Skew:        -4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.518     9.987 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/Q
                         net (fo=1, routed)           0.713    10.700    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d
    SLICE_X57Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.523     4.499    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X57Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.215%)  route 0.302ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.164     3.280 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/Q
                         net (fo=1, routed)           0.302     3.582    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d
    SLICE_X57Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.834     1.979    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X57Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.571%)  route 0.453ns (73.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.575     3.149    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.164     3.313 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/Q
                         net (fo=1, routed)           0.453     3.766    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d
    SLICE_X64Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.842     1.987    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X64Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div_sel_1_s
  To Clock:  rx_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.631ns  (logic 0.518ns (31.755%)  route 1.113ns (68.245%))
  Logic Levels:           0  
  Clock Path Skew:        -5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.709     9.556    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.518    10.074 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/Q
                         net (fo=1, routed)           1.113    11.187    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d
    SLICE_X64Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.535     4.511    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X64Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.518ns (42.089%)  route 0.713ns (57.911%))
  Logic Levels:           0  
  Clock Path Skew:        -4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    9.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       2.225     5.453    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     6.484 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.262     7.746    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.847 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         1.622     9.469    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.518     9.987 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/Q
                         net (fo=1, routed)           0.713    10.700    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d
    SLICE_X57Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.523     4.499    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X57Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.215%)  route 0.302ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        -1.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.542     3.116    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y77         FDCE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.164     3.280 r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/Q
                         net (fo=1, routed)           0.302     3.582    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/dout_ovf_d
    SLICE_X57Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.834     1.979    design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_clk
    SLICE_X57Y77         FDRE                                         r  design_with_dvb_s2_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.571%)  route 0.453ns (73.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.766     1.817    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.087 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.548    design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.574 r  design_with_dvb_s2_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=543, routed)         0.575     3.149    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y64         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.164     3.313 r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d_reg/Q
                         net (fo=1, routed)           0.453     3.766    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/din_unf_d
    SLICE_X64Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.842     1.987    design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_clk
    SLICE_X64Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  rx_clk

Max Delay          1631 Endpoints
Min Delay          1631 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.206ns  (logic 0.801ns (36.311%)  route 1.405ns (63.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.700     2.994    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X62Y78         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_data_reg[0]/Q
                         net (fo=2, routed)           1.023     4.495    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_data[0]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.323     4.818 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int[0]_i_1/O
                         net (fo=1, routed)           0.382     5.200    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int[0]_i_1_n_0
    SLICE_X65Y84         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.535     4.511    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X65Y84         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.152ns  (logic 0.456ns (21.189%)  route 1.696ns (78.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.644     2.938    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[101]/Q
                         net (fo=1, routed)           1.696     5.090    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg_n_0_[101]
    SLICE_X58Y101        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.712     4.688    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X58Y101        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[101]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.979ns  (logic 0.518ns (26.174%)  route 1.461ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.783     3.077    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X90Y22         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y22         FDRE (Prop_fdre_C_Q)         0.518     3.595 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[89]/Q
                         net (fo=1, routed)           1.461     5.056    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[89]
    SLICE_X89Y41         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.562     4.539    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X89Y41         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[89]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.105ns  (logic 0.456ns (21.664%)  route 1.649ns (78.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.643     2.937    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X39Y82         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[76]/Q
                         net (fo=1, routed)           1.649     5.042    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg_n_0_[76]
    SLICE_X58Y101        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.712     4.688    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X58Y101        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[76]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.969ns  (logic 0.419ns (21.276%)  route 1.550ns (78.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.726     3.020    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X87Y20         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y20         FDRE (Prop_fdre_C_Q)         0.419     3.439 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[83]/Q
                         net (fo=1, routed)           1.550     4.989    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[83]
    SLICE_X88Y41         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.562     4.539    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X88Y41         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.907ns  (logic 0.456ns (23.909%)  route 1.451ns (76.091%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.727     3.021    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X81Y18         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]/Q
                         net (fo=1, routed)           1.451     4.928    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[125]
    SLICE_X87Y42         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.562     4.539    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X87Y42         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[125]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[123]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.456ns (23.363%)  route 1.496ns (76.637%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.644     2.938    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[123]/Q
                         net (fo=1, routed)           1.496     4.890    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg_n_0_[123]
    SLICE_X58Y101        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.712     4.688    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X58Y101        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[123]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.518ns (30.974%)  route 1.154ns (69.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.913     3.207    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X82Y105        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDRE (Prop_fdre_C_Q)         0.518     3.725 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[17]/Q
                         net (fo=1, routed)           1.154     4.879    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[17]
    SLICE_X66Y95         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.541     4.517    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X66Y95         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.419ns (21.672%)  route 1.514ns (78.328%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.644     2.938    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[74]/Q
                         net (fo=1, routed)           1.514     4.871    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg_n_0_[74]
    SLICE_X58Y101        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.712     4.688    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X58Y101        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[74]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 0.456ns (24.501%)  route 1.405ns (75.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.710     3.004    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X80Y81         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[3]/Q
                         net (fo=1, routed)           1.405     4.865    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[3]
    SLICE_X62Y100        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.715     4.691    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X62Y100        FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.557     0.893    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[86]/Q
                         net (fo=1, routed)           0.059     1.080    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg_n_0_[86]
    SLICE_X41Y98         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.825     1.970    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/clk
    SLICE_X41Y98         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[86]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.580     0.916    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/s_axi_aclk
    SLICE_X61Y97         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[43]/Q
                         net (fo=1, routed)           0.062     1.106    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg_n_0_[43]
    SLICE_X60Y97         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.849     1.994    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/clk
    SLICE_X60Y97         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[43]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.579     0.915    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/s_axi_aclk
    SLICE_X60Y95         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[44]/Q
                         net (fo=1, routed)           0.064     1.106    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg_n_0_[44]
    SLICE_X61Y95         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.848     1.993    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/clk
    SLICE_X61Y95         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[44]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.577     0.913    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X88Y82         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[13]/Q
                         net (fo=1, routed)           0.054     1.108    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[13]
    SLICE_X89Y82         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.845     1.990    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X89Y82         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.580     0.916    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/s_axi_aclk
    SLICE_X61Y97         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[45]/Q
                         net (fo=1, routed)           0.065     1.108    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg_n_0_[45]
    SLICE_X60Y97         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.849     1.994    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/clk
    SLICE_X60Y97         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[45]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.583     0.919    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X85Y96         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[46]/Q
                         net (fo=1, routed)           0.058     1.118    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[46]
    SLICE_X84Y96         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.852     1.997    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X84Y96         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[46]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.552     0.888    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[96]/Q
                         net (fo=1, routed)           0.103     1.118    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg_n_0_[96]
    SLICE_X43Y84         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.818     1.963    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X43Y84         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[96]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[164]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.587     0.923    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X79Y41         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[164]/Q
                         net (fo=1, routed)           0.058     1.122    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[164]
    SLICE_X78Y41         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.856     2.001    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X78Y41         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[164]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.588     0.924    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X73Y45         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[35]/Q
                         net (fo=1, routed)           0.057     1.122    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]
    SLICE_X72Y45         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.855     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X72Y45         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[35]/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.996%)  route 0.098ns (41.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.548     0.884    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/s_axi_aclk
    SLICE_X52Y85         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[48]/Q
                         net (fo=1, routed)           0.098     1.123    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg_n_0_[48]
    SLICE_X51Y85         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.815     1.960    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/clk
    SLICE_X51Y85         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[48]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  rx_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.541%)  route 1.691ns (74.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     3.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.229 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.708     4.937    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X65Y84         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     5.393 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.305     5.697    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1131, routed)        1.386     7.208    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X52Y81         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.456     4.432    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X52Y81         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.186ns (18.220%)  route 0.835ns (81.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.575     1.626    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X65Y84         FDCE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     1.767 f  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=33, routed)          0.126     1.892    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.937 r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1131, routed)        0.709     2.646    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X52Y81         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.811     1.956    design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X52Y81         FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 0.101ns (3.554%)  route 2.741ns (96.446%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.548     5.342    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/delay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.026ns (2.983%)  route 0.846ns (97.017%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.536     0.872    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/delay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 3.408ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.884     7.113    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_enable/clk
    OLOGIC_X1Y62         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         ODDR (Prop_oddr_C_Q)         0.472     7.585 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.586    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_enable/tx_data_oddr_s
    N15                  OBUF (Prop_obuf_I_O)         2.936    10.522 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_obuf/O
                         net (fo=0)                   0.000    10.522    enable
    N15                                                               r  enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            txnrx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.367ns  (logic 3.366ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.884     7.113    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X1Y61         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         ODDR (Prop_oddr_C_Q)         0.472     7.585 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_txnrx/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.586    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_txnrx/tx_data_oddr_s
    P15                  OBUF (Prop_obuf_I_O)         2.894    10.480 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_txnrx/i_tx_data_obuf/O
                         net (fo=0)                   0.000    10.480    txnrx
    P15                                                               r  txnrx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.242ns  (logic 2.241ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.885     7.114    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/clk
    OLOGIC_X1Y92         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.472     7.586 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.587    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/tx_data_oddr_s
    L17                  OBUFDS (Prop_obufds_I_OB)    1.769     9.356 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     9.356    tx_data_out_n[3]
    M17                                                               r  tx_data_out_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_p[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.241ns  (logic 2.240ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.885     7.114    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/clk
    OLOGIC_X1Y92         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.472     7.586 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.587    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/tx_data_oddr_s
    L17                  OBUFDS (Prop_obufds_I_O)     1.768     9.355 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     9.355    tx_data_out_p[3]
    L17                                                               r  tx_data_out_p[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.226ns  (logic 2.225ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.887     7.116    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/clk
    OLOGIC_X1Y96         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.472     7.588 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.589    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/tx_data_oddr_s
    J16                  OBUFDS (Prop_obufds_I_OB)    1.753     9.342 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     9.342    tx_data_out_n[4]
    J17                                                               r  tx_data_out_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_p[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.225ns  (logic 2.224ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.887     7.116    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/clk
    OLOGIC_X1Y96         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.472     7.588 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.589    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/tx_data_oddr_s
    J16                  OBUFDS (Prop_obufds_I_O)     1.752     9.341 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     9.341    tx_data_out_p[4]
    J16                                                               r  tx_data_out_p[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.230ns  (logic 2.229ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.880     7.109    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/clk
    OLOGIC_X1Y66         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         ODDR (Prop_oddr_C_Q)         0.472     7.581 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.582    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/tx_data_oddr_s
    R20                  OBUFDS (Prop_obufds_I_OB)    1.757     9.339 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     9.339    tx_data_out_n[0]
    R21                                                               r  tx_data_out_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.229ns  (logic 2.228ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.880     7.109    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/clk
    OLOGIC_X1Y66         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         ODDR (Prop_oddr_C_Q)         0.472     7.581 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.582    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/tx_data_oddr_s
    R20                  OBUFDS (Prop_obufds_I_O)     1.756     9.338 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     9.338    tx_data_out_p[0]
    R20                                                               r  tx_data_out_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.212ns  (logic 2.211ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.881     7.110    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/clk
    OLOGIC_X1Y64         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y64         ODDR (Prop_oddr_C_Q)         0.472     7.582 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.583    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/tx_data_oddr_s
    P20                  OBUFDS (Prop_obufds_I_OB)    1.739     9.322 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     9.322    tx_data_out_n[5]
    P21                                                               r  tx_data_out_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_p[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.211ns  (logic 2.210ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     2.922 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.205     5.127    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     5.229 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.881     7.110    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/clk
    OLOGIC_X1Y64         ODDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y64         ODDR (Prop_oddr_C_Q)         0.472     7.582 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     7.583    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/tx_data_oddr_s
    P20                  OBUFDS (Prop_obufds_I_O)     1.738     9.321 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     9.321    tx_data_out_p[5]
    P20                                                               r  tx_data_out_p[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.865ns (99.885%)  route 0.001ns (0.115%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.629     1.680    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/clk
    OLOGIC_X1Y52         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         ODDR (Prop_oddr_C_Q)         0.177     1.857 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.858    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/tx_data_oddr_s
    P16                  OBUFDS (Prop_obufds_I_O)     0.688     2.546 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     2.546    tx_data_out_p[2]
    P16                                                               r  tx_data_out_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.866ns (99.885%)  route 0.001ns (0.115%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.629     1.680    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/clk
    OLOGIC_X1Y52         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         ODDR (Prop_oddr_C_Q)         0.177     1.857 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.858    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/tx_data_oddr_s
    P16                  OBUFDS (Prop_obufds_I_OB)    0.689     2.547 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     2.547    tx_data_out_n[2]
    R16                                                               r  tx_data_out_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_clk_out_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.874ns  (logic 0.873ns (99.886%)  route 0.001ns (0.114%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.625     1.676    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/clk
    OLOGIC_X1Y84         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.177     1.853 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.854    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/tx_data_oddr_s
    J21                  OBUFDS (Prop_obufds_I_O)     0.696     2.549 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_obuf/O
                         net (fo=0)                   0.000     2.549    tx_clk_out_p
    J21                                                               r  tx_clk_out_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_clk_out_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.874ns (99.886%)  route 0.001ns (0.114%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.625     1.676    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/clk
    OLOGIC_X1Y84         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.177     1.853 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.854    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/tx_data_oddr_s
    J21                  OBUFDS (Prop_obufds_I_OB)    0.697     2.550 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     2.550    tx_clk_out_n
    J22                                                               r  tx_clk_out_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.882ns (99.887%)  route 0.001ns (0.113%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.623     1.674    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/clk
    OLOGIC_X1Y68         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         ODDR (Prop_oddr_C_Q)         0.177     1.851 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.852    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/tx_data_oddr_s
    N22                  OBUFDS (Prop_obufds_I_O)     0.705     2.557 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     2.557    tx_data_out_p[1]
    N22                                                               r  tx_data_out_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.883ns (99.887%)  route 0.001ns (0.113%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.623     1.674    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/clk
    OLOGIC_X1Y68         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         ODDR (Prop_oddr_C_Q)         0.177     1.851 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.852    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/tx_data_oddr_s
    N22                  OBUFDS (Prop_obufds_I_OB)    0.706     2.558 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     2.558    tx_data_out_n[1]
    P22                                                               r  tx_data_out_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_frame_out_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.888ns (99.887%)  route 0.001ns (0.113%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.627     1.678    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/clk
    OLOGIC_X1Y88         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.177     1.855 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.856    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/tx_data_oddr_s
    M15                  OBUFDS (Prop_obufds_I_O)     0.711     2.566 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_obuf/O
                         net (fo=0)                   0.000     2.566    tx_frame_out_p
    M15                                                               r  tx_frame_out_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_frame_out_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.889ns (99.888%)  route 0.001ns (0.112%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.627     1.678    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/clk
    OLOGIC_X1Y88         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.177     1.855 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.856    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/tx_data_oddr_s
    M15                  OBUFDS (Prop_obufds_I_OB)    0.712     2.567 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     2.567    tx_frame_out_n
    M16                                                               r  tx_frame_out_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_p[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.896ns (99.889%)  route 0.001ns (0.111%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.625     1.676    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/clk
    OLOGIC_X1Y64         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y64         ODDR (Prop_oddr_C_Q)         0.177     1.853 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.854    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/tx_data_oddr_s
    P20                  OBUFDS (Prop_obufds_I_O)     0.719     2.573 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     2.573    tx_data_out_p[5]
    P20                                                               r  tx_data_out_p[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tx_data_out_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.897ns (99.889%)  route 0.001ns (0.111%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.024    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.051 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.625     1.676    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/clk
    OLOGIC_X1Y64         ODDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y64         ODDR (Prop_oddr_C_Q)         0.177     1.853 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     1.854    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/tx_data_oddr_s
    P20                  OBUFDS (Prop_obufds_I_OB)    0.720     2.574 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_obuf/OB
                         net (fo=0)                   0.000     2.574    tx_data_out_n[5]
    P21                                                               r  tx_data_out_n[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                            (internal pin)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.000ns (0.000%)  route 1.187ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                         net (fo=2, routed)           1.187     1.187    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/delay_locked
    SLICE_X111Y66        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       1.679     2.858    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X111Y66        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                            (internal pin)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.000ns (0.000%)  route 0.481ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                         net (fo=2, routed)           0.481     0.481    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/delay_locked
    SLICE_X111Y66        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_dvb_s2_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_dvb_s2_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16711, routed)       0.901     1.267    design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X111Y66        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rx_clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_data_in_n[3]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.826ns  (logic 1.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 6.637 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  rx_data_in_n[3] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_in_n[0]
    N17                  IBUFDS (Prop_ibufds_IB_O)    1.010     1.010 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.010    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.826 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.826    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y90         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     2.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     4.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     4.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.661     6.637    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/clk
    ILOGIC_X1Y90         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[5]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 1.758ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 6.640 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  rx_data_in_n[5] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_in_n[0]
    J15                  IBUFDS (Prop_ibufds_IB_O)    0.942     0.942 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.942    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y98         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.758 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.758    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y98         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     2.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     4.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     4.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.664     6.640    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/clk
    ILOGIC_X1Y98         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_frame_in_n
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.753ns  (logic 1.753ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 6.628 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  rx_frame_in_n (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_in_n
    N19                  IBUFDS (Prop_ibufds_IB_O)    0.937     0.937 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.937    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_ibuf_s
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.753 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.753    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_idelay_s
    ILOGIC_X1Y72         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     2.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     4.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     4.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.652     6.628    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y72         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[4]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.750ns  (logic 1.750ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 6.634 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rx_data_in_n[4] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_in_n[0]
    J18                  IBUFDS (Prop_ibufds_IB_O)    0.934     0.934 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.934    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.750 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.750    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y86         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     2.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     4.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     4.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.658     6.634    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/clk
    ILOGIC_X1Y86         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[2]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.746ns  (logic 1.746ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 6.629 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 f  rx_data_in_n[2] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_in_n[0]
    M21                  IBUFDS (Prop_ibufds_IB_O)    0.930     0.930 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.930    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y70         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.746 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.746    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y70         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     2.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     4.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     4.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.653     6.629    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/clk
    ILOGIC_X1Y70         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[1]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.741ns  (logic 1.741ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 6.632 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 f  rx_data_in_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_in_n[0]
    J20                  IBUFDS (Prop_ibufds_IB_O)    0.925     0.925 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.925    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.741 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.741    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y82         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     2.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     4.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     4.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.656     6.632    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/clk
    ILOGIC_X1Y82         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_n[0]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.728ns  (logic 1.728ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 6.629 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 f  rx_data_in_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_in_n[0]
    L21                  IBUFDS (Prop_ibufds_IB_O)    0.912     0.912 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.912    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.728 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     1.728    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y80         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     2.878 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     4.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     4.976 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.653     6.629    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/clk
    ILOGIC_X1Y80         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                            (internal pin)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.000ns (0.000%)  route 0.998ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                         net (fo=2, routed)           0.998     0.998    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/delay_locked
    SLICE_X110Y66        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.006     2.884    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     2.976 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       1.679     4.655    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X110Y66        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                            (internal pin)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.000ns (0.000%)  route 0.421ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                         net (fo=2, routed)           0.421     0.421    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/delay_locked
    SLICE_X110Y66        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.145 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.901     2.046    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X110Y66        FDRE                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/C

Slack:                    inf
  Source:                 rx_data_in_p[0]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 4.039 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  rx_data_in_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_in_p[0]
    L21                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.338    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.582 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.582    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y80         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     2.384 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     3.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.145 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.894     4.039    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/clk
    ILOGIC_X1Y80         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_p[1]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.595ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 4.041 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rx_data_in_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_in_p[0]
    J20                  IBUFDS (Prop_ibufds_I_O)     0.351     0.351 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.351    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.595 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.595    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y82         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     2.384 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     3.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.145 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.896     4.041    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/clk
    ILOGIC_X1Y82         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_p[2]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.601ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 4.039 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  rx_data_in_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_in_p[0]
    M21                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.357    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y70         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.601 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.601    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y70         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     2.384 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     3.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.145 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.894     4.039    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/clk
    ILOGIC_X1Y70         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_p[4]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.604ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 4.043 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  rx_data_in_p[4] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_in_p[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.360    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.604 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.604    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y86         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     2.384 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     3.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.145 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.898     4.043    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/clk
    ILOGIC_X1Y86         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_frame_in_p
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.607ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 4.038 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  rx_frame_in_p (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_in_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.363    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_ibuf_s
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.607 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.607    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_idelay_s
    ILOGIC_X1Y72         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     2.384 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     3.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.145 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.893     4.038    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y72         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_p[5]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 4.047 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rx_data_in_p[5] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_in_p[0]
    J15                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.368    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y98         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.612 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.612    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y98         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     2.384 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     3.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.145 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.902     4.047    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/clk
    ILOGIC_X1Y98         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in_p[3]
                            (input port)
  Destination:            design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.679ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 4.045 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rx_data_in_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_in_p[0]
    N17                  IBUFDS (Prop_ibufds_I_O)     0.435     0.435 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.435    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_ibuf_s
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.679 r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.679    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_idelay_s
    ILOGIC_X1Y90         IDDR                                         r  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     2.000     2.000 f  
    K19                                               0.000     2.000 f  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     2.384 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     3.115    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.145 f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10281, routed)       0.900     4.045    design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/clk
    ILOGIC_X1Y90         IDDR                                         f  design_with_dvb_s2_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C





