/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [41:0] celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [27:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[58] & in_data[28]);
  assign celloutsig_0_7z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z & celloutsig_0_4z);
  assign celloutsig_1_13z = ~(in_data[184] & celloutsig_1_5z[0]);
  assign celloutsig_0_8z = in_data[11:7] > in_data[28:24];
  assign celloutsig_1_1z = celloutsig_1_0z[17:2] > celloutsig_1_0z[22:7];
  assign celloutsig_1_8z = { celloutsig_1_6z[4:1], celloutsig_1_3z } > { celloutsig_1_3z[2], celloutsig_1_6z };
  assign celloutsig_1_11z = celloutsig_1_9z[9:3] > celloutsig_1_7z[9:3];
  assign celloutsig_0_13z = ! celloutsig_0_9z[19:12];
  assign celloutsig_1_4z = ! celloutsig_1_0z[16:4];
  assign celloutsig_0_2z = ! in_data[50:48];
  assign celloutsig_1_17z = ! { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_6z = { in_data[73:69], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_6z[6], celloutsig_0_7z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[2:1] };
  assign celloutsig_0_14z = { in_data[66:63], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, in_data[0] };
  assign celloutsig_1_12z = celloutsig_1_9z % { 1'h1, celloutsig_1_6z[4:0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_12z[8:3], celloutsig_1_5z, celloutsig_1_17z } % { 1'h1, celloutsig_1_15z[8:0], celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_5z[4:2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, in_data[58:18] };
  assign celloutsig_0_1z = in_data[79:75] % { 1'h1, in_data[26:24], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[185:163] % { 1'h1, in_data[180:159] };
  assign celloutsig_1_6z = { celloutsig_1_0z[19:18], celloutsig_1_5z } % { 1'h1, in_data[157:154], celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z } % { 1'h1, in_data[168:152], celloutsig_1_6z, celloutsig_1_5z[3:1], in_data[96] };
  assign celloutsig_1_15z = { in_data[112:107], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_13z } % { 1'h1, in_data[166:164], celloutsig_1_6z };
  assign celloutsig_0_4z = ^ { in_data[89:86], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_11z = ^ { in_data[24:5], celloutsig_0_7z };
  assign celloutsig_0_3z = ^ in_data[46:44];
  assign celloutsig_1_18z = ^ celloutsig_1_6z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_5z = celloutsig_0_1z;
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_3z = in_data[178:176];
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_5z = celloutsig_1_0z[16:13];
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_9z = in_data[125:116];
  assign { out_data[128], out_data[106:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
