================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Oct 28 11:17:39 +0700 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         maxpool_CIF_0_3
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3324
FF:               2126
DSP:              8
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 9.587       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                          | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                          | 3324 | 2126 | 8   |      |      |     |        |      |         |          |        |
|   (inst)                                                                      | 208  | 1138 |     |      |      |     |        |      |         |          |        |
|   acc_U                                                                       | 159  | 64   |     |      |      |     |        |      |         |          |        |
|   buf_1_U                                                                     | 76   | 32   |     |      |      |     |        |      |         |          |        |
|   buf_2_U                                                                     | 44   | 32   |     |      |      |     |        |      |         |          |        |
|   buf_3_U                                                                     | 44   | 32   |     |      |      |     |        |      |         |          |        |
|   buf_U                                                                       | 44   | 32   |     |      |      |     |        |      |         |          |        |
|   grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808                        | 19   | 9    |     |      |      |     |        |      |         |          |        |
|     (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808)                    | 1    | 7    |     |      |      |     |        |      |         |          |        |
|   grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825       | 181  | 123  |     |      |      |     |        |      |         |          |        |
|     (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825)   | 154  | 121  |     |      |      |     |        |      |         |          |        |
|   grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851                       | 89   | 56   |     |      |      |     |        |      |         |          |        |
|     (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851)                   | 40   | 54   |     |      |      |     |        |      |         |          |        |
|   grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834     | 215  | 177  |     |      |      |     |        |      |         |          |        |
|     (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834) | 210  | 175  |     |      |      |     |        |      |         |          |        |
|   grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816                       | 69   | 99   |     |      |      |     |        |      |         |          |        |
|     (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816)                   |      | 97   |     |      |      |     |        |      |         |          |        |
|   mul_31ns_32ns_63_2_1_U33                                                    | 57   | 34   | 4   |      |      |     |        |      |         |          |        |
|   mul_32ns_31ns_63_2_1_U34                                                    | 46   | 34   | 4   |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U35                                                      | 629  |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U36                                                      | 629  |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U37                                                      | 629  |      |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_r_U                                                        | 130  | 132  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_r_U                                                       | 56   | 132  |     |      |      |     |        |      |         |          |        |
+-------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 6.25%  | OK     |
| FD                                                        | 50%       | 2.00%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.38%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 3.64%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 3.64%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 40     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.05   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                 | ENDPOINT PIN                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                |                               |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.413 | KER_size_1_reg_1231_reg[3]/C   | KER_bound_reg_1236_reg[31]/D  |           12 |         57 |          9.612 |          4.777 |        4.835 |
| Path2 | 0.413 | valIn_data_4_reg_1160_reg[3]/C | KER_size_0_reg_1178_reg[31]/D |           12 |         58 |          9.612 |          4.777 |        4.835 |
| Path3 | 0.413 | KER_size_0_reg_1178_reg[3]/C   | KER_size_1_reg_1231_reg[31]/D |           12 |         57 |          9.612 |          4.777 |        4.835 |
| Path4 | 0.518 | KER_size_1_reg_1231_reg[3]/C   | KER_bound_reg_1236_reg[30]/D  |           12 |         57 |          9.507 |          4.672 |        4.835 |
| Path5 | 0.518 | valIn_data_4_reg_1160_reg[3]/C | KER_size_0_reg_1178_reg[30]/D |           12 |         58 |          9.507 |          4.672 |        4.835 |
+-------+-------+--------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------+----------------------+
    | Path1 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | KER_size_1_reg_1231_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_bound_reg_1236_reg[31]                             | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path2 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | valIn_data_4_reg_1160_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_0_reg_1178_reg[31]                             | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path3 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | KER_size_0_reg_1178_reg[3]                              | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_1_reg_1231_reg[31]                             | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path4 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | KER_size_1_reg_1231_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_bound_reg_1236_reg[30]                             | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path5 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | valIn_data_4_reg_1160_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_0_reg_1178_reg[30]                             | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------------+
| Report Type              | Report Location                                                        |
+--------------------------+------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/maxpool_CIF_0_3_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/maxpool_CIF_0_3_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/maxpool_CIF_0_3_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/maxpool_CIF_0_3_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/maxpool_CIF_0_3_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/maxpool_CIF_0_3_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------------+


