var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv","src":"module CLA_4bit (\n    input  logic [3:0]  a,\n    input  logic [3:0]  b,\n    input  logic        cin,\n    output logic [3:0]  sum,\n    output logic        o_p,\n    output logic        o_g\n);\n    logic [3:0] w_g, w_p;\n    logic [3:0] w_c;\n\n    assign w_g = a & b;\n    assign w_p = a ^ b;\n\n    // always_comb begin\n        assign w_c[0] = cin;\n        assign w_c[1] = w_g[0] | (w_p[0] & w_c[0]);\n        assign w_c[2] = w_g[1] | (w_p[1] & w_g[0]) | (w_p[1] & w_p[0] & w_c[0]);\n        assign w_c[3] = w_g[2] | (w_p[2] & w_g[1]) | (w_p[2] & w_p[1] & w_g[0]) | (w_p[2] & w_p[1] & w_p[0] & w_c[0]);\n    // end\n    \n    assign sum = w_p ^ w_c;\n    assign o_p = &w_p;\n    assign o_g = w_g[3] | (w_p[3] & w_g[2]) | (w_p[3] & w_p[2] & w_g[1]) | (w_p[3] & w_p[2] & w_p[1] & w_g[0]) | (w_p[3] & w_p[2] & w_p[1] & w_p[0] & w_c[0]);\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);