{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.769201,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.769641,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000799314,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00115898,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000372401,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00115898,
	"finish__design__instance__count__class:fill_cell": 1095,
	"finish__design__instance__area__class:fill_cell": 88.661,
	"finish__design__instance__count__class:tap_cell": 110,
	"finish__design__instance__area__class:tap_cell": 3.2076,
	"finish__design__instance__count__class:buffer": 71,
	"finish__design__instance__area__class:buffer": 10.5268,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 0.97686,
	"finish__design__instance__count__class:timing_repair_buffer": 358,
	"finish__design__instance__area__class:timing_repair_buffer": 31.5511,
	"finish__design__instance__count__class:inverter": 52,
	"finish__design__instance__area__class:inverter": 2.46402,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.04374,
	"finish__design__instance__count__class:sequential_cell": 33,
	"finish__design__instance__area__class:sequential_cell": 10.3518,
	"finish__design__instance__count__class:multi_input_combinational_cell": 670,
	"finish__design__instance__area__class:multi_input_combinational_cell": 76.7491,
	"finish__design__instance__count": 2397,
	"finish__design__instance__area": 224.532,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 345.252,
	"finish__timing__hold__ws": 53.575,
	"finish__clock__skew__setup": 2.04348,
	"finish__clock__skew__hold": 4.36596,
	"finish__timing__drv__max_slew_limit": 0.764932,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.511787,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000303099,
	"finish__power__switching__total": 0.000157207,
	"finish__power__leakage__total": 1.09859e-07,
	"finish__power__total": 0.000460415,
	"finish__design__io": 359,
	"finish__design__die__area": 368.103,
	"finish__design__core__area": 224.532,
	"finish__design__instance__count": 1302,
	"finish__design__instance__area": 135.871,
	"finish__design__instance__count__stdcell": 1302,
	"finish__design__instance__area__stdcell": 135.871,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.60513,
	"finish__design__instance__utilization__stdcell": 0.60513,
	"finish__design__rows": 55,
	"finish__design__rows:asap7sc7p5t": 55,
	"finish__design__sites": 15400,
	"finish__design__sites:asap7sc7p5t": 15400,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}