evCL6_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devCL6_S : device CLMS
{
    parameter
    (
    config bit CP_INITC[63:0] = 64'hFFFFFFFFFFFFFFFF,
    config string CP_MODEC = "LUT6",
    config string CP_RAM_LUTC_DIH = "LI",
    config string CP_RAM_LUTC_DIL = "LI",
    config string CP_RAM_MODE = "LRAM",
    config string CP_RAM32_EN = "TRUE",
    config string CP_MASK_LUT6C = "FALSE"
    );

    port
    (
        input C0,
        input C1,
        input C2,
        input C3,
        input C4,
        input C5,

        output Y2






    );
}; // end of device devCL6_S


structure netlist of devCL6_S
{

    wire  ntC5      ;
    wire  ntC4      ;
    wire  ntC3      ;
    wire  ntC2      ;
    wire  ntC1      ;
    wire  ntC0      ;





    wire  ntL6C     ;




    ntC5      <= C5      ;
    ntC4      <= C4      ;
    ntC3      <= C3      ;
    ntC2      <= C2      ;
    ntC1      <= C1      ;
    ntC0      <= C0      ;
    Y2       <=    ntL6C;
       device LUT6S FYC
       parameter map
       (
             CP_INIT         => CP_INITC       ,
             CP_MODE         => CP_MODEC       ,
             CP_MASK_LUT6    => CP_MASK_LUT6C  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTC_DIL,
             CP_RAM_LUT_DIH  => CP_RAM_LUTC_DIH,
             CP_M1_SEL       => 1'b0,
             CP_M2_SEL       => 1'b1,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             A0      => ntC0                                 ,
             A1      => ntC1                                 ,
             A2      => ntC2                                 ,
             A3      => ntC3                                 ,
             A4      => ntC4                                 ,
             A5      => ntC5                                 ,
             L6      => ntL6C

       );
}; // end of structure netlist of devCL6_S



