Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 04 Dec 2018 08:57:45 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from FMSMGA003.fm.intel.com (fmsmga003.fm.intel.com [10.253.24.29])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 2C934580375
	for <like.xu@linux.intel.com>; Mon,  3 Dec 2018 12:39:07 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by FMSMGA003-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 03 Dec 2018 12:39:06 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AHUB6JBXkqnX0NTdshEwN4ey0Pu3V8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYbRGCt8tkgFKBZ4jH8fUM07OQ7/iwHzRYqb+681k6OKRWUBEEjc?=
 =?us-ascii?q?hE1ycBO+WiTXPBEfjxciYhF95DXlI2t1uyMExSBdqsLwaK+i764jEdAAjwOhRo?=
 =?us-ascii?q?LerpBIHSk9631+ev8JHPfglEnjWwba9xIRmssQndqtQdjJd/JKo21hbHuGZDdf?=
 =?us-ascii?q?5MxWNvK1KTnhL86dm18ZV+7SleuO8v+tBZX6nicKs2UbJXDDI9M2Ao/8LrrgXM?=
 =?us-ascii?q?TRGO5nQHTGoblAdDDhXf4xH7WpfxtTb6tvZ41SKHM8D6Uaw4VDK/5KptVRTmij?=
 =?us-ascii?q?oINyQh/W/XlMJ+gqFVrhWjqBxx3oDUeIOYOvhxc6/Ac94WWXROXt1KWiBdHo+x?=
 =?us-ascii?q?dZcDAvAdMepEqYT2ulsArQG5BQmpHO7h1j5IiWP23aIgyeQuDBzN0g4+ENIIrX?=
 =?us-ascii?q?vbss/1NLwVUeCz0aLFyi/Db/JK1jf98ofIaA0ureuMXb1ud8re1FcgFxnejlWX?=
 =?us-ascii?q?r4zoJDeV1uULs2eB9epgUviji2k9qwF+uzWiwNonhIrRho8N1FzI6SZ0zJwoKd?=
 =?us-ascii?q?GlS0N3e8CoHZVQui2AKod7QNsuT3xrtSs+0LEKp4K3cScQxJg6xxPSb+aLf5WK?=
 =?us-ascii?q?7x79UuuaPC12i2h/eL2lgha/6UigxfP4VsmzyFtKqitFksLQtnAWzRDT5c6HSu?=
 =?us-ascii?q?Zn8kemwzaP2Bjf6uBCIU8qiarWM4AtzqIzm5YJrEjPAyz7lF/ogKKYdkgo4PWk?=
 =?us-ascii?q?5ub/brXjvJCcNot0ig/kMqQpn8yyGf04PRYLX2iG4OizyaPs/VPnT7VOl/E5ia?=
 =?us-ascii?q?7ZsI3cJcsHuKG5GAhZ0oIi6xa8ETiqytsZnWQfIVJBeRKHiZXpOl7ULPD5C/e/?=
 =?us-ascii?q?n0qjkDNxy//aOb3hB47ALn7EkLfncrZ97VNcxBA0zdBF6JJYEqsBL+7rWk/tqN?=
 =?us-ascii?q?zYCQc0Mwi1w+bkFtpxzIwfWX+UD6+dMaPSt0KI5+01L+mNYo8VpCjyK/w/6/Hy?=
 =?us-ascii?q?in85nAxVQK+ywJFCaGykBu80ZAKdYGHwmZEHFmEFuBd4S/blz1iLUDpWbnD1WL?=
 =?us-ascii?q?og5zY9E8W/AILeA4ygnrGFjxq9BYBcM2VPC1SQFiXxeoCZHvsBdi+WZ9VsiyEJ?=
 =?us-ascii?q?TqSJTYgn2hez8gjgxO18M+DW9yYE4I/lz8V//ObJlBs/pgBzWt2Q1nzIQ2xqk2?=
 =?us-ascii?q?cgQTgw06Zi50tnxQSty6991sZZHtxa/f8Bcgo8OZPG1Ot8Q4ToWwnBd82FDlar?=
 =?us-ascii?q?RNmrGyo2SPo1wtkHeUE7HM+t2EOQlxG2CqMYwuTYTKc/9bjRiiD8?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BVAwC/kwVchxHrdtBjH4MpgmKMcKZxF?=
 =?us-ascii?q?wEBGBSICSI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxgJglwDAwECPQE?=
 =?us-ascii?q?BBAopAQIDAQIGAQE+CggDATABBQEcGQWDHIICAQEDmnk8ih2CH4J2AQEFgkOEZ?=
 =?us-ascii?q?AgSh1uDE4EcgVc/g26Ef4EEhQ6QLJAWBwKCHwSPDgsYiVuHSyyYGgYCCQcPIYE?=
 =?us-ascii?q?8gXZNMIMvgicXiF6FXlOBB4gNVoF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0BVAwC/kwVchxHrdtBjH4MpgmKMcKZxFwEBGBSICSI4EgE?=
 =?us-ascii?q?DAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxgJglwDAwECPQEBBAopAQIDAQIGA?=
 =?us-ascii?q?QE+CggDATABBQEcGQWDHIICAQEDmnk8ih2CH4J2AQEFgkOEZAgSh1uDE4EcgVc?=
 =?us-ascii?q?/g26Ef4EEhQ6QLJAWBwKCHwSPDgsYiVuHSyyYGgYCCQcPIYE8gXZNMIMvgicXi?=
 =?us-ascii?q?F6FXlOBB4gNVoF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,311,1539673200"; 
   d="scan'208";a="53653428"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 03 Dec 2018 12:39:06 -0800
Received: from localhost ([::1]:52352 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gTuzh-0005zc-De
	for like.xu@linux.intel.com; Mon, 03 Dec 2018 15:39:05 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:42259)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gTuzR-0005zG-Cs
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:50 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gTuzP-0005bZ-E6
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:49 -0500
Received: from mail-ot1-x341.google.com ([2607:f8b0:4864:20::341]:36330)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gTuzP-0005aP-9d
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:47 -0500
Received: by mail-ot1-x341.google.com with SMTP id k98so12988483otk.3
	for <qemu-devel@nongnu.org>; Mon, 03 Dec 2018 12:38:47 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=from:to:cc:subject:date:message-id:in-reply-to:references;
	bh=LIwIXA+3v4LrT1QyeuDOBG00pO8A0xO5vZ//yO2iE6c=;
	b=WTu2lE8ubFG4ybaZwhYDpNi+ym7wm5zMmUvLknJPc2vFak1eW2OQbmU3JR86gquCKJ
	kZD9hXwQxiHaCRNA4Js0uZqBX2/2/MoSJoetQZJqDmMBQRfor+3+JPeGvP1uys106sqS
	eqvJgiQBlVlqR5s1V4NQ3PiwMGBESagRZgeeI=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
	:references;
	bh=LIwIXA+3v4LrT1QyeuDOBG00pO8A0xO5vZ//yO2iE6c=;
	b=Kh3NOj/o2fhX1Mc1BBcI7FtAfz7LhvDp4ZZ4JTsAmBpi467fDxHhWvwGW//Sp0mTpv
	RhViK6wqI9FnfMonad6pPd9ynbpksl7AIjON1vKOR+hdmaE0buH15CsoY24uu91goVYX
	rIodN6uxwtgnU6OhwsisSuiC7izZv78h9/pVUeJOFV09IHCpO2ZhoDNXn+1ddP6z0K0z
	xTckR01f9HduKtUhbI/SXYbeN18s8gmQSYGgGHqFURiX8aGfpDIQVoWrZGe0gn+V0Oce
	FG4KqF9iZqnZBnkHpss3mwPp8q6Joei2Ct/i02rbZmCEpMs21V2ViJJvZ3k8abeblObk
	djKw==
X-Gm-Message-State: AA+aEWYOZ+it6/ThQc26bOpBlLRHoOJHJkILI/r+hX5dPV0Hfst7/K2n
	94lXrkGjpFxQhdfYoanJa87R7mDoIUU=
X-Google-Smtp-Source: AFSGD/WPO2CbsA4UPV8JWmu9uSdewnbqlewzDzBSoM+dpLR0VieA3mtTLm9xFh/3pK301Xlf2SREMQ==
X-Received: by 2002:a9d:f07:: with SMTP id 7mr10646605ott.353.1543869526222;
	Mon, 03 Dec 2018 12:38:46 -0800 (PST)
Received: from cloudburst.twiddle.net (172.189-204-159.bestel.com.mx.
	[189.204.159.172]) by smtp.gmail.com with ESMTPSA id
	m133sm6330063oib.52.2018.12.03.12.38.45
	(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
	Mon, 03 Dec 2018 12:38:45 -0800 (PST)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Date: Mon,  3 Dec 2018 14:38:31 -0600
Message-Id: <20181203203839.757-3-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.17.2
In-Reply-To: <20181203203839.757-1-richard.henderson@linaro.org>
References: <20181203203839.757-1-richard.henderson@linaro.org>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::341
Subject: [Qemu-devel] [PATCH v2 02/10] target/arm: Add HCR_EL2 bits up to
 ARMv8.5
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Post v8.3 bits taken from SysReg_v85_xml-00bet8.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/cpu.h | 22 +++++++++++++++++++++-
 1 file changed, 21 insertions(+), 1 deletion(-)

diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index 656a96a8f8..79d58978f7 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -1249,7 +1249,7 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
 #define HCR_TIDCP     (1ULL << 20)
 #define HCR_TACR      (1ULL << 21)
 #define HCR_TSW       (1ULL << 22)
-#define HCR_TPC       (1ULL << 23)
+#define HCR_TPCP      (1ULL << 23)
 #define HCR_TPU       (1ULL << 24)
 #define HCR_TTLB      (1ULL << 25)
 #define HCR_TVM       (1ULL << 26)
@@ -1261,6 +1261,26 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
 #define HCR_CD        (1ULL << 32)
 #define HCR_ID        (1ULL << 33)
 #define HCR_E2H       (1ULL << 34)
+#define HCR_TLOR      (1ULL << 35)
+#define HCR_TERR      (1ULL << 36)
+#define HCR_TEA       (1ULL << 37)
+#define HCR_MIOCNCE   (1ULL << 38)
+#define HCR_APK       (1ULL << 40)
+#define HCR_API       (1ULL << 41)
+#define HCR_NV        (1ULL << 42)
+#define HCR_NV1       (1ULL << 43)
+#define HCR_AT        (1ULL << 44)
+#define HCR_NV2       (1ULL << 45)
+#define HCR_FWB       (1ULL << 46)
+#define HCR_FIEN      (1ULL << 47)
+#define HCR_TID4      (1ULL << 49)
+#define HCR_TICAB     (1ULL << 50)
+#define HCR_TOCU      (1ULL << 52)
+#define HCR_TTLBIS    (1ULL << 54)
+#define HCR_TTLBOS    (1ULL << 55)
+#define HCR_ATA       (1ULL << 56)
+#define HCR_DCT       (1ULL << 57)
+
 /*
  * When we actually implement ARMv8.1-VHE we should add HCR_E2H to
  * HCR_MASK and then clear it again if the feature bit is not set in
-- 
2.17.2


