; ModuleID = '/llk/IR_all_yes/drivers/clk/rockchip/clk.c_pt.bc'
source_filename = "../drivers/clk/rockchip/clk.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+rockchip_clk_init\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_clk_init\09\09\09\09"
module asm "\09.long\09__crc_rockchip_clk_init\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_clk_init:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_clk_init\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_clk_init:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_clk_of_add_provider\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_clk_of_add_provider\09\09\09\09"
module asm "\09.long\09__crc_rockchip_clk_of_add_provider\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_clk_of_add_provider:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_clk_of_add_provider\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_clk_of_add_provider:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_clk_add_lookup\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_clk_add_lookup\09\09\09\09"
module asm "\09.long\09__crc_rockchip_clk_add_lookup\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_clk_add_lookup:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_clk_add_lookup\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_clk_add_lookup:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_clk_register_plls\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_clk_register_plls\09\09\09\09"
module asm "\09.long\09__crc_rockchip_clk_register_plls\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_clk_register_plls:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_clk_register_plls\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_clk_register_plls:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_clk_register_branches\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_clk_register_branches\09\09\09\09"
module asm "\09.long\09__crc_rockchip_clk_register_branches\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_clk_register_branches:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_clk_register_branches\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_clk_register_branches:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_clk_register_armclk\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_clk_register_armclk\09\09\09\09"
module asm "\09.long\09__crc_rockchip_clk_register_armclk\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_clk_register_armclk:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_clk_register_armclk\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_clk_register_armclk:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_clk_protect_critical\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_clk_protect_critical\09\09\09\09"
module asm "\09.long\09__crc_rockchip_clk_protect_critical\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_clk_protect_critical:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_clk_protect_critical\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_clk_protect_critical:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+rockchip_register_restart_notifier\22, \22a\22\09"
module asm "\09.weak\09__crc_rockchip_register_restart_notifier\09\09\09\09"
module asm "\09.long\09__crc_rockchip_register_restart_notifier\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_rockchip_register_restart_notifier:\09\09\09\09\09"
module asm "\09.asciz \09\22rockchip_register_restart_notifier\22\09\09\09\09\09"
module asm "__kstrtabns_rockchip_register_restart_notifier:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.lock_class_key = type { %union.anon }
%union.anon = type { %struct.hlist_node }
%struct.hlist_node = type { ptr, ptr }
%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.clk_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.rockchip_clk_provider = type { ptr, %struct.clk_onecell_data, ptr, ptr, %struct.spinlock }
%struct.clk_onecell_data = type { ptr, i32 }
%struct.spinlock = type { %union.anon.1 }
%union.anon.1 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.2 }
%union.anon.2 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.rockchip_pll_clock = type { i32, ptr, ptr, i8, i32, i32, i32, i32, i32, i32, i8, ptr }
%struct.rockchip_clk_branch = type { i32, i32, ptr, ptr, i8, i32, i32, i8, i8, i8, i32, i8, i8, i8, ptr, i32, i8, i8, ptr }
%struct.clk_mux = type { %struct.clk_hw, ptr, ptr, i32, i8, i8, ptr }
%struct.clk_hw = type { ptr, ptr, ptr }
%struct.clk_gate = type { %struct.clk_hw, ptr, i8, i8, ptr }
%struct.clk_divider = type { %struct.clk_hw, ptr, i8, i8, i8, ptr, ptr }
%struct.clk_fixed_factor = type { %struct.clk_hw, i32, i32 }
%struct.clk_init_data = type { ptr, ptr, ptr, ptr, ptr, i8, i32 }
%struct.rockchip_clk_frac = type { %struct.notifier_block, %struct.clk_fractional_divider, %struct.clk_gate, %struct.clk_mux, ptr, i32, i8, i32 }
%struct.clk_fractional_divider = type { %struct.clk_hw, ptr, i8, i8, i32, i8, i8, i32, i8, ptr, ptr }
%struct.clk_notifier_data = type { ptr, i32, i32 }

@rockchip_clk_init.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"&ctx->lock\00", [21 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"rockchip,grf\00", [19 x i8] zeroinitializer }, align 32
@__kstrtab_rockchip_clk_init = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_clk_init = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_clk_init = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_clk_init to i32), ptr @__kstrtab_rockchip_clk_init, ptr @__kstrtabns_rockchip_clk_init }, section "___ksymtab_gpl+rockchip_clk_init", align 4
@rockchip_clk_of_add_provider._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.2, ptr @.str.3, ptr @.str.4, i32 393, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"\013%s: could not register clk provider\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"rockchip_clk_of_add_provider\00", [35 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"drivers/clk/rockchip/clk.c\00", [37 x i8] zeroinitializer }, align 32
@rockchip_clk_of_add_provider._entry_ptr = internal global ptr @rockchip_clk_of_add_provider._entry, section ".printk_index", align 4
@__kstrtab_rockchip_clk_of_add_provider = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_clk_of_add_provider = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_clk_of_add_provider = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_clk_of_add_provider to i32), ptr @__kstrtab_rockchip_clk_of_add_provider, ptr @__kstrtabns_rockchip_clk_of_add_provider }, section "___ksymtab_gpl+rockchip_clk_of_add_provider", align 4
@__kstrtab_rockchip_clk_add_lookup = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_clk_add_lookup = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_clk_add_lookup = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_clk_add_lookup to i32), ptr @__kstrtab_rockchip_clk_add_lookup, ptr @__kstrtabns_rockchip_clk_add_lookup }, section "___ksymtab_gpl+rockchip_clk_add_lookup", align 4
@rockchip_clk_register_plls._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.5, ptr @.str.6, ptr @.str.4, i32 421, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"\013%s: failed to register clock %s\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"rockchip_clk_register_plls\00", [37 x i8] zeroinitializer }, align 32
@rockchip_clk_register_plls._entry_ptr = internal global ptr @rockchip_clk_register_plls._entry, section ".printk_index", align 4
@__kstrtab_rockchip_clk_register_plls = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_clk_register_plls = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_clk_register_plls = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_clk_register_plls to i32), ptr @__kstrtab_rockchip_clk_register_plls, ptr @__kstrtabns_rockchip_clk_register_plls }, section "___ksymtab_gpl+rockchip_clk_register_plls", align 4
@rockchip_clk_register_branches._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.7, ptr @.str.8, ptr @.str.4, i32 548, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"\013%s: unknown clock type %d\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"rockchip_clk_register_branches\00", [33 x i8] zeroinitializer }, align 32
@rockchip_clk_register_branches._entry_ptr = internal global ptr @rockchip_clk_register_branches._entry, section ".printk_index", align 4
@rockchip_clk_register_branches._entry.9 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.10, ptr @.str.8, ptr @.str.4, i32 554, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"\013%s: failed to register clock %s: %ld\0A\00", [56 x i8] zeroinitializer }, align 32
@rockchip_clk_register_branches._entry_ptr.11 = internal global ptr @rockchip_clk_register_branches._entry.9, section ".printk_index", align 4
@__kstrtab_rockchip_clk_register_branches = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_clk_register_branches = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_clk_register_branches = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_clk_register_branches to i32), ptr @__kstrtab_rockchip_clk_register_branches, ptr @__kstrtabns_rockchip_clk_register_branches }, section "___ksymtab_gpl+rockchip_clk_register_branches", align 4
@rockchip_clk_register_armclk._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.10, ptr @.str.12, ptr @.str.4, i32 578, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"rockchip_clk_register_armclk\00", [35 x i8] zeroinitializer }, align 32
@rockchip_clk_register_armclk._entry_ptr = internal global ptr @rockchip_clk_register_armclk._entry, section ".printk_index", align 4
@__kstrtab_rockchip_clk_register_armclk = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_clk_register_armclk = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_clk_register_armclk = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_clk_register_armclk to i32), ptr @__kstrtab_rockchip_clk_register_armclk, ptr @__kstrtabns_rockchip_clk_register_armclk }, section "___ksymtab_gpl+rockchip_clk_register_armclk", align 4
@__kstrtab_rockchip_clk_protect_critical = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_clk_protect_critical = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_clk_protect_critical = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_clk_protect_critical to i32), ptr @__kstrtab_rockchip_clk_protect_critical, ptr @__kstrtabns_rockchip_clk_protect_critical }, section "___ksymtab_gpl+rockchip_clk_protect_critical", align 4
@rst_base = internal global { ptr, [28 x i8] } zeroinitializer, align 32
@reg_restart = internal global { i32, [28 x i8] } zeroinitializer, align 32
@cb_restart = internal global { ptr, [28 x i8] } zeroinitializer, align 32
@rockchip_restart_handler = internal global { %struct.notifier_block, [20 x i8] } { %struct.notifier_block { ptr @rockchip_restart_notify, ptr null, i32 128 }, [20 x i8] zeroinitializer }, align 32
@rockchip_register_restart_notifier._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.14, ptr @.str.4, i32 631, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"\013%s: cannot register restart handler, %d\0A\00", [53 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"rockchip_register_restart_notifier\00", [61 x i8] zeroinitializer }, align 32
@rockchip_register_restart_notifier._entry_ptr = internal global ptr @rockchip_register_restart_notifier._entry, section ".printk_index", align 4
@__kstrtab_rockchip_register_restart_notifier = external dso_local constant [0 x i8], align 1
@__kstrtabns_rockchip_register_restart_notifier = external dso_local constant [0 x i8], align 1
@__ksymtab_rockchip_register_restart_notifier = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @rockchip_register_restart_notifier to i32), ptr @__kstrtab_rockchip_register_restart_notifier, ptr @__kstrtabns_rockchip_register_restart_notifier }, section "___ksymtab_gpl+rockchip_register_restart_notifier", align 4
@kmalloc_caches = external dso_local local_unnamed_addr global [4 x [14 x ptr]], align 4
@rockchip_clk_register_frac_branch._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.15, ptr @.str.16, ptr @.str.4, i32 215, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"\013%s: fractional child clock for %s can only be a mux\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"rockchip_clk_register_frac_branch\00", [62 x i8] zeroinitializer }, align 32
@rockchip_clk_register_frac_branch._entry_ptr = internal global ptr @rockchip_clk_register_frac_branch._entry, section ".printk_index", align 4
@clk_gate_ops = external dso_local constant %struct.clk_ops, align 4
@clk_fractional_divider_ops = external dso_local constant %struct.clk_ops, align 4
@clk_mux_ops = external dso_local constant %struct.clk_ops, align 4
@rockchip_clk_register_frac_branch.__UNIQUE_ID_ddebug168 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.17, ptr @.str.16, ptr @.str.4, ptr @.str.18, i8 0, i8 72, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.17 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"clk_rockchip\00", [19 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"%s: found fractional parent in mux at pos %d\0A\00", [50 x i8] zeroinitializer }, align 32
@rockchip_clk_register_frac_branch._entry.19 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.20, ptr @.str.16, ptr @.str.4, i32 294, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"\013%s: failed to register clock notifier for %s\0A\00", [48 x i8] zeroinitializer }, align 32
@rockchip_clk_register_frac_branch._entry_ptr.21 = internal global ptr @rockchip_clk_register_frac_branch._entry.19, section ".printk_index", align 4
@rockchip_clk_register_frac_branch._entry.22 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.23, ptr @.str.16, ptr @.str.4, i32 297, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"\014%s: could not find %s as parent of %s, rate changes may not work\0A\00", [60 x i8] zeroinitializer }, align 32
@rockchip_clk_register_frac_branch._entry_ptr.24 = internal global ptr @rockchip_clk_register_frac_branch._entry.22, section ".printk_index", align 4
@rockchip_clk_frac_notifier_cb.__UNIQUE_ID_ddebug167 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.17, ptr @.str.25, ptr @.str.4, ptr @.str.26, i8 0, i8 37, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.25 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"rockchip_clk_frac_notifier_cb\00", [34 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"%s: event %lu, old_rate %lu, new_rate: %lu\0A\00", [52 x i8] zeroinitializer }, align 32
@clk_mux_ro_ops = external dso_local constant %struct.clk_ops, align 4
@clk_divider_ro_ops = external dso_local constant %struct.clk_ops, align 4
@clk_divider_ops = external dso_local constant %struct.clk_ops, align 4
@clk_fixed_factor_ops = external dso_local constant %struct.clk_ops, align 4
@__sancov_gen_cov_switch_values = internal global [13 x i64] [i64 11, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 8, i64 9, i64 10]
@__sancov_gen_cov_switch_values.27 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@___asan_gen_.28 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.33 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 375, i32 2 }
@___asan_gen_.36 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 378, i32 10 }
@___asan_gen_.48 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 393, i32 3 }
@___asan_gen_.57 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 420, i32 4 }
@___asan_gen_.66 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 547, i32 4 }
@___asan_gen_.72 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 553, i32 4 }
@___asan_gen_.78 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 577, i32 3 }
@___asan_gen_.79 = private unnamed_addr constant [9 x i8] c"rst_base\00", align 1
@___asan_gen_.81 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 600, i32 22 }
@___asan_gen_.82 = private unnamed_addr constant [12 x i8] c"reg_restart\00", align 1
@___asan_gen_.84 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 601, i32 21 }
@___asan_gen_.85 = private unnamed_addr constant [11 x i8] c"cb_restart\00", align 1
@___asan_gen_.87 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 602, i32 15 }
@___asan_gen_.88 = private unnamed_addr constant [25 x i8] c"rockchip_restart_handler\00", align 1
@___asan_gen_.90 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 613, i32 30 }
@___asan_gen_.99 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 630, i32 3 }
@___asan_gen_.108 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 214, i32 3 }
@___asan_gen_.114 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 289, i32 4 }
@___asan_gen_.120 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 293, i32 5 }
@___asan_gen_.121 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 296, i32 4 }
@___asan_gen_.130 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.131 = private constant [30 x i8] c"../drivers/clk/rockchip/clk.c\00", align 1
@___asan_gen_.132 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.131, i32 148, i32 2 }
@llvm.compiler.used = appending global [52 x ptr] [ptr @__ksymtab_rockchip_clk_add_lookup, ptr @__ksymtab_rockchip_clk_init, ptr @__ksymtab_rockchip_clk_of_add_provider, ptr @__ksymtab_rockchip_clk_protect_critical, ptr @__ksymtab_rockchip_clk_register_armclk, ptr @__ksymtab_rockchip_clk_register_branches, ptr @__ksymtab_rockchip_clk_register_plls, ptr @__ksymtab_rockchip_register_restart_notifier, ptr @rockchip_clk_of_add_provider._entry, ptr @rockchip_clk_of_add_provider._entry_ptr, ptr @rockchip_clk_register_armclk._entry, ptr @rockchip_clk_register_armclk._entry_ptr, ptr @rockchip_clk_register_branches._entry, ptr @rockchip_clk_register_branches._entry.9, ptr @rockchip_clk_register_branches._entry_ptr, ptr @rockchip_clk_register_branches._entry_ptr.11, ptr @rockchip_clk_register_frac_branch._entry, ptr @rockchip_clk_register_frac_branch._entry.19, ptr @rockchip_clk_register_frac_branch._entry.22, ptr @rockchip_clk_register_frac_branch._entry_ptr, ptr @rockchip_clk_register_frac_branch._entry_ptr.21, ptr @rockchip_clk_register_frac_branch._entry_ptr.24, ptr @rockchip_clk_register_plls._entry, ptr @rockchip_clk_register_plls._entry_ptr, ptr @rockchip_register_restart_notifier._entry, ptr @rockchip_register_restart_notifier._entry_ptr, ptr @rockchip_clk_init.__key, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.10, ptr @.str.12, ptr @rst_base, ptr @reg_restart, ptr @cb_restart, ptr @rockchip_restart_handler, ptr @.str.13, ptr @.str.14, ptr @.str.15, ptr @.str.16, ptr @.str.17, ptr @.str.18, ptr @.str.20, ptr @.str.23, ptr @.str.25, ptr @.str.26], section "llvm.metadata"
@0 = internal global [35 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_init.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.33 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.33 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.36 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_of_add_provider._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_register_plls._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_register_branches._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_register_branches._entry.9 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.72 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.72 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_register_armclk._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rst_base to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.79 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.81 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @reg_restart to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.84 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @cb_restart to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.87 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_restart_handler to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.88 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.90 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_register_restart_notifier._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_register_frac_branch._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.114 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.114 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_register_frac_branch._entry.19 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rockchip_clk_register_frac_branch._entry.22 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.132 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.132 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @rockchip_clk_init(ptr noundef %np, ptr noundef %base, i32 noundef %nr_clks) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %0 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %0, i32 noundef 3520, i32 noundef 64) #11
  %tobool.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.end:                                           ; preds = %entry
  %1 = tail call { i32, i1 } @llvm.umul.with.overflow.i32(i32 %nr_clks, i32 4) #8
  %2 = extractvalue { i32, i1 } %1, 1
  br i1 %2, label %if.end.err_free_crit_edge, label %if.end7.i.i, !prof !88

if.end.err_free_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %err_free

if.end7.i.i:                                      ; preds = %if.end
  %3 = extractvalue { i32, i1 } %1, 0
  %call8.i.i = tail call noalias align 128 ptr @__kmalloc(i32 noundef %3, i32 noundef 3520) #12
  %tobool3.not = icmp eq ptr %call8.i.i, null
  br i1 %tobool3.not, label %if.end7.i.i.err_free_crit_edge, label %for.cond.preheader

if.end7.i.i.err_free_crit_edge:                   ; preds = %if.end7.i.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %err_free

for.cond.preheader:                               ; preds = %if.end7.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %nr_clks)
  %cmp31.not = icmp eq i32 %nr_clks, 0
  br i1 %cmp31.not, label %for.cond.preheader.for.end_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.032 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %arrayidx = getelementptr ptr, ptr %call8.i.i, i32 %i.032
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr inttoptr (i32 -2 to ptr), ptr %arrayidx, align 4
  %inc = add nuw i32 %i.032, 1
  %exitcond.not = icmp eq i32 %inc, %nr_clks
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %5 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %base, ptr %call7.i.i, align 8
  %clk_data = getelementptr inbounds %struct.rockchip_clk_provider, ptr %call7.i.i, i32 0, i32 1
  %6 = ptrtoint ptr %clk_data to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %call8.i.i, ptr %clk_data, align 4
  %clk_num = getelementptr inbounds %struct.rockchip_clk_provider, ptr %call7.i.i, i32 0, i32 1, i32 1
  %7 = ptrtoint ptr %clk_num to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %nr_clks, ptr %clk_num, align 8
  %cru_node = getelementptr inbounds %struct.rockchip_clk_provider, ptr %call7.i.i, i32 0, i32 2
  %8 = ptrtoint ptr %cru_node to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %np, ptr %cru_node, align 4
  %lock = getelementptr inbounds %struct.rockchip_clk_provider, ptr %call7.i.i, i32 0, i32 4
  tail call void @__raw_spin_lock_init(ptr noundef %lock, ptr noundef nonnull @.str, ptr noundef nonnull @rockchip_clk_init.__key, i16 noundef signext 3) #8
  %9 = ptrtoint ptr %cru_node to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %cru_node, align 4
  %call10 = tail call ptr @syscon_regmap_lookup_by_phandle(ptr noundef %10, ptr noundef nonnull @.str.1) #8
  %grf = getelementptr inbounds %struct.rockchip_clk_provider, ptr %call7.i.i, i32 0, i32 3
  %11 = ptrtoint ptr %grf to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr %call10, ptr %grf, align 8
  br label %cleanup

err_free:                                         ; preds = %if.end7.i.i.err_free_crit_edge, %if.end.err_free_crit_edge
  tail call void @kfree(ptr noundef nonnull %call7.i.i) #8
  br label %cleanup

cleanup:                                          ; preds = %err_free, %for.end, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ %call7.i.i, %for.end ], [ inttoptr (i32 -12 to ptr), %err_free ], [ inttoptr (i32 -12 to ptr), %entry.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_spin_lock_init(ptr noundef, ptr noundef, ptr noundef, i16 noundef signext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @syscon_regmap_lookup_by_phandle(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_clk_of_add_provider(ptr noundef %np, ptr noundef %ctx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %clk_data = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 1
  %call = tail call i32 @of_clk_add_provider(ptr noundef %np, ptr noundef nonnull @of_clk_src_onecell_get, ptr noundef %clk_data) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %do.end

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %call1 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.2, ptr noundef nonnull @.str.3) #13
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @of_clk_add_provider(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @of_clk_src_onecell_get(ptr noundef, ptr noundef) #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define dso_local void @rockchip_clk_add_lookup(ptr nocapture noundef readonly %ctx, ptr noundef %clk, i32 noundef %id) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %clk_data = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 1
  %0 = ptrtoint ptr %clk_data to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %clk_data, align 4
  %tobool.not = icmp eq ptr %1, null
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %id)
  %tobool1.not = icmp eq i32 %id, 0
  %or.cond = or i1 %tobool1.not, %tobool.not
  br i1 %or.cond, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %arrayidx = getelementptr ptr, ptr %1, i32 %id
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr %clk, ptr %arrayidx, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_clk_register_plls(ptr noundef %ctx, ptr nocapture noundef readonly %list, i32 noundef %nr_pll, i32 noundef %grf_lock_offset) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %nr_pll)
  %cmp20.not = icmp eq i32 %nr_pll, 0
  br i1 %cmp20.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %clk_data.i = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %list.addr.022 = phi ptr [ %list, %for.body.lr.ph ], [ %incdec.ptr, %for.inc.for.body_crit_edge ]
  %idx.021 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %type = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 9
  %0 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %type, align 4
  %name = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 1
  %2 = ptrtoint ptr %name to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %name, align 4
  %parent_names = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 2
  %4 = ptrtoint ptr %parent_names to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %parent_names, align 4
  %num_parents = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 3
  %6 = ptrtoint ptr %num_parents to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %num_parents, align 4
  %con_offset = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 5
  %8 = ptrtoint ptr %con_offset to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %con_offset, align 4
  %lock_shift = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 8
  %10 = ptrtoint ptr %lock_shift to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %lock_shift, align 4
  %mode_offset = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 6
  %12 = ptrtoint ptr %mode_offset to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %mode_offset, align 4
  %mode_shift = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 7
  %14 = ptrtoint ptr %mode_shift to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %mode_shift, align 4
  %rate_table = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 11
  %16 = ptrtoint ptr %rate_table to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %rate_table, align 4
  %flags = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 4
  %18 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %flags, align 4
  %pll_flags = getelementptr inbounds %struct.rockchip_pll_clock, ptr %list.addr.022, i32 0, i32 10
  %20 = ptrtoint ptr %pll_flags to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %pll_flags, align 4
  %call = tail call ptr @rockchip_clk_register_pll(ptr noundef %ctx, i32 noundef %1, ptr noundef %3, ptr noundef %5, i8 noundef zeroext %7, i32 noundef %9, i32 noundef %grf_lock_offset, i32 noundef %11, i32 noundef %13, i32 noundef %15, ptr noundef %17, i32 noundef %19, i8 noundef zeroext %21) #8
  %cmp.i = icmp ugt ptr %call, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %do.end, label %if.end

do.end:                                           ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %22 = ptrtoint ptr %name to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %name, align 4
  %call3 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.5, ptr noundef nonnull @.str.6, ptr noundef %23) #13
  br label %for.inc

if.end:                                           ; preds = %for.body
  %24 = ptrtoint ptr %list.addr.022 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %list.addr.022, align 4
  %26 = ptrtoint ptr %clk_data.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %clk_data.i, align 4
  %tobool.not.i = icmp eq ptr %27, null
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %25)
  %tobool1.not.i = icmp eq i32 %25, 0
  %or.cond.i = or i1 %tobool1.not.i, %tobool.not.i
  br i1 %or.cond.i, label %if.end.for.inc_crit_edge, label %if.then.i

if.end.for.inc_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.inc

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  %arrayidx.i = getelementptr ptr, ptr %27, i32 %25
  %28 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %call, ptr %arrayidx.i, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then.i, %if.end.for.inc_crit_edge, %do.end
  %inc = add nuw i32 %idx.021, 1
  %incdec.ptr = getelementptr %struct.rockchip_pll_clock, ptr %list.addr.022, i32 1
  %exitcond.not = icmp eq i32 %inc, %nr_pll
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @rockchip_clk_register_pll(ptr noundef, i32 noundef, ptr noundef, ptr noundef, i8 noundef zeroext, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_clk_register_branches(ptr noundef %ctx, ptr noundef readonly %list, i32 noundef %nr_clk) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %nr_clk)
  %cmp326.not = icmp eq i32 %nr_clk, 0
  br i1 %cmp326.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %lock143 = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 4
  %grf = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 3
  %clk_data.i = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %list.addr.0329 = phi ptr [ %list, %for.body.lr.ph ], [ %incdec.ptr, %for.inc.for.body_crit_edge ]
  %clk.0328 = phi ptr [ null, %for.body.lr.ph ], [ %clk.1321, %for.inc.for.body_crit_edge ]
  %idx.0327 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %flags1 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 5
  %0 = ptrtoint ptr %flags1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %flags1, align 4
  %branch_type = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 1
  %2 = ptrtoint ptr %branch_type to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %branch_type, align 4
  %4 = zext i32 %3 to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values)
  switch i32 %3, label %for.body.sw.epilog_crit_edge [
    i32 1, label %sw.bb
    i32 2, label %sw.bb2
    i32 3, label %sw.bb14
    i32 4, label %sw.bb34
    i32 10, label %sw.bb43
    i32 5, label %sw.bb60
    i32 0, label %sw.bb71
    i32 6, label %sw.bb89
    i32 7, label %sw.bb99
    i32 8, label %sw.bb112
    i32 9, label %sw.bb126
  ]

for.body.sw.epilog_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  br label %sw.epilog

sw.bb:                                            ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %name = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %5 = ptrtoint ptr %name to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %name, align 4
  %parent_names = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %7 = ptrtoint ptr %parent_names to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %parent_names, align 4
  %num_parents = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %9 = ptrtoint ptr %num_parents to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %num_parents, align 4
  %11 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %ctx, align 4
  %muxdiv_offset = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %13 = ptrtoint ptr %muxdiv_offset to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %muxdiv_offset, align 4
  %add.ptr = getelementptr i8, ptr %12, i32 %14
  %mux_shift = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 7
  %15 = ptrtoint ptr %mux_shift to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %mux_shift, align 4
  %mux_width = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 8
  %17 = ptrtoint ptr %mux_width to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %mux_width, align 1
  %conv = zext i8 %18 to i32
  %notmask = shl nsw i32 -1, %conv
  %sub = xor i32 %notmask, -1
  %mux_flags = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 9
  %19 = ptrtoint ptr %mux_flags to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %mux_flags, align 2
  %call = tail call ptr @clk_register_mux_table(ptr noundef null, ptr noundef %6, ptr noundef %8, i8 noundef zeroext %10, i32 noundef %1, ptr noundef %add.ptr, i8 noundef zeroext %16, i32 noundef %sub, i8 noundef zeroext %20, ptr noundef null, ptr noundef %lock143) #8
  br label %sw.epilog

sw.bb2:                                           ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %name3 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %21 = ptrtoint ptr %name3 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %name3, align 4
  %parent_names4 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %23 = ptrtoint ptr %parent_names4 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %parent_names4, align 4
  %num_parents5 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %25 = ptrtoint ptr %num_parents5 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %num_parents5, align 4
  %27 = ptrtoint ptr %grf to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %grf, align 4
  %muxdiv_offset6 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %29 = ptrtoint ptr %muxdiv_offset6 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %muxdiv_offset6, align 4
  %mux_shift7 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 7
  %31 = ptrtoint ptr %mux_shift7 to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %mux_shift7, align 4
  %conv8 = zext i8 %32 to i32
  %mux_width9 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 8
  %33 = ptrtoint ptr %mux_width9 to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %mux_width9, align 1
  %conv10 = zext i8 %34 to i32
  %mux_flags11 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 9
  %35 = ptrtoint ptr %mux_flags11 to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %mux_flags11, align 2
  %conv12 = zext i8 %36 to i32
  %call13 = tail call ptr @rockchip_clk_register_muxgrf(ptr noundef %22, ptr noundef %24, i8 noundef zeroext %26, i32 noundef %1, ptr noundef %28, i32 noundef %30, i32 noundef %conv8, i32 noundef %conv10, i32 noundef %conv12) #8
  br label %sw.epilog

sw.bb14:                                          ; preds = %for.body
  %div_table = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 14
  %37 = ptrtoint ptr %div_table to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %div_table, align 4
  %tobool.not = icmp eq ptr %38, null
  %name23 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %39 = ptrtoint ptr %name23 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %name23, align 4
  %parent_names24 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %41 = ptrtoint ptr %parent_names24 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %parent_names24, align 4
  %43 = ptrtoint ptr %42 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %42, align 4
  %45 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %ctx, align 4
  %muxdiv_offset27 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %47 = ptrtoint ptr %muxdiv_offset27 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %muxdiv_offset27, align 4
  %add.ptr28 = getelementptr i8, ptr %46, i32 %48
  %div_shift29 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 11
  %49 = ptrtoint ptr %div_shift29 to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %div_shift29, align 4
  %div_width30 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 12
  %51 = ptrtoint ptr %div_width30 to i32
  call void @__asan_load1_noabort(i32 %51)
  %52 = load i8, ptr %div_width30, align 1
  %div_flags31 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 13
  %53 = ptrtoint ptr %div_flags31 to i32
  call void @__asan_load1_noabort(i32 %53)
  %54 = load i8, ptr %div_flags31, align 2
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %sw.bb14
  call void @__sanitizer_cov_trace_pc() #10
  %call22 = tail call ptr @clk_register_divider_table(ptr noundef null, ptr noundef %40, ptr noundef %44, i32 noundef %1, ptr noundef %add.ptr28, i8 noundef zeroext %50, i8 noundef zeroext %52, i8 noundef zeroext %54, ptr noundef nonnull %38, ptr noundef %lock143) #8
  br label %sw.epilog

if.else:                                          ; preds = %sw.bb14
  call void @__sanitizer_cov_trace_pc() #10
  %call33 = tail call ptr @clk_register_divider_table(ptr noundef null, ptr noundef %40, ptr noundef %44, i32 noundef %1, ptr noundef %add.ptr28, i8 noundef zeroext %50, i8 noundef zeroext %52, i8 noundef zeroext %54, ptr noundef null, ptr noundef %lock143) #8
  br label %sw.epilog

sw.bb34:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %name35 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %55 = ptrtoint ptr %name35 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %name35, align 4
  %parent_names36 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %57 = ptrtoint ptr %parent_names36 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %parent_names36, align 4
  %num_parents37 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %59 = ptrtoint ptr %num_parents37 to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %num_parents37, align 4
  %61 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %ctx, align 4
  %muxdiv_offset39 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %63 = ptrtoint ptr %muxdiv_offset39 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %muxdiv_offset39, align 4
  %div_flags40 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 13
  %65 = ptrtoint ptr %div_flags40 to i32
  call void @__asan_load1_noabort(i32 %65)
  %66 = load i8, ptr %div_flags40, align 2
  %gate_offset = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 15
  %67 = ptrtoint ptr %gate_offset to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %gate_offset, align 4
  %gate_shift = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 16
  %69 = ptrtoint ptr %gate_shift to i32
  call void @__asan_load1_noabort(i32 %69)
  %70 = load i8, ptr %gate_shift, align 4
  %gate_flags = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 17
  %71 = ptrtoint ptr %gate_flags to i32
  call void @__asan_load1_noabort(i32 %71)
  %72 = load i8, ptr %gate_flags, align 1
  %child = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 18
  %73 = ptrtoint ptr %child to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %child, align 4
  %call42 = tail call fastcc ptr @rockchip_clk_register_frac_branch(ptr noundef %ctx, ptr noundef %56, ptr noundef %58, i8 noundef zeroext %60, ptr noundef %62, i32 noundef %64, i8 noundef zeroext %66, i32 noundef %68, i8 noundef zeroext %70, i8 noundef zeroext %72, i32 noundef %1, ptr noundef %74, ptr noundef %lock143)
  br label %sw.epilog

sw.bb43:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %name44 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %75 = ptrtoint ptr %name44 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %name44, align 4
  %parent_names45 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %77 = ptrtoint ptr %parent_names45 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %parent_names45, align 4
  %num_parents46 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %79 = ptrtoint ptr %num_parents46 to i32
  call void @__asan_load1_noabort(i32 %79)
  %80 = load i8, ptr %num_parents46, align 4
  %81 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %ctx, align 4
  %muxdiv_offset48 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %83 = ptrtoint ptr %muxdiv_offset48 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %muxdiv_offset48, align 4
  %mux_shift49 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 7
  %85 = ptrtoint ptr %mux_shift49 to i32
  call void @__asan_load1_noabort(i32 %85)
  %86 = load i8, ptr %mux_shift49, align 4
  %mux_width50 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 8
  %87 = ptrtoint ptr %mux_width50 to i32
  call void @__asan_load1_noabort(i32 %87)
  %88 = load i8, ptr %mux_width50, align 1
  %mux_flags51 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 9
  %89 = ptrtoint ptr %mux_flags51 to i32
  call void @__asan_load1_noabort(i32 %89)
  %90 = load i8, ptr %mux_flags51, align 2
  %div_shift52 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 11
  %91 = ptrtoint ptr %div_shift52 to i32
  call void @__asan_load1_noabort(i32 %91)
  %92 = load i8, ptr %div_shift52, align 4
  %div_width53 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 12
  %93 = ptrtoint ptr %div_width53 to i32
  call void @__asan_load1_noabort(i32 %93)
  %94 = load i8, ptr %div_width53, align 1
  %div_flags54 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 13
  %95 = ptrtoint ptr %div_flags54 to i32
  call void @__asan_load1_noabort(i32 %95)
  %96 = load i8, ptr %div_flags54, align 2
  %gate_offset55 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 15
  %97 = ptrtoint ptr %gate_offset55 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %gate_offset55, align 4
  %gate_shift56 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 16
  %99 = ptrtoint ptr %gate_shift56 to i32
  call void @__asan_load1_noabort(i32 %99)
  %100 = load i8, ptr %gate_shift56, align 4
  %gate_flags57 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 17
  %101 = ptrtoint ptr %gate_flags57 to i32
  call void @__asan_load1_noabort(i32 %101)
  %102 = load i8, ptr %gate_flags57, align 1
  %call59 = tail call ptr @rockchip_clk_register_halfdiv(ptr noundef %76, ptr noundef %78, i8 noundef zeroext %80, ptr noundef %82, i32 noundef %84, i8 noundef zeroext %86, i8 noundef zeroext %88, i8 noundef zeroext %90, i8 noundef zeroext %92, i8 noundef zeroext %94, i8 noundef zeroext %96, i32 noundef %98, i8 noundef zeroext %100, i8 noundef zeroext %102, i32 noundef %1, ptr noundef %lock143) #8
  br label %sw.epilog

sw.bb60:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %or = or i32 %1, 4
  %name61 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %103 = ptrtoint ptr %name61 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %name61, align 4
  %parent_names62 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %105 = ptrtoint ptr %parent_names62 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %parent_names62, align 4
  %107 = ptrtoint ptr %106 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %106, align 4
  %109 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %ctx, align 4
  %gate_offset65 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 15
  %111 = ptrtoint ptr %gate_offset65 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %gate_offset65, align 4
  %add.ptr66 = getelementptr i8, ptr %110, i32 %112
  %gate_shift67 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 16
  %113 = ptrtoint ptr %gate_shift67 to i32
  call void @__asan_load1_noabort(i32 %113)
  %114 = load i8, ptr %gate_shift67, align 4
  %gate_flags68 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 17
  %115 = ptrtoint ptr %gate_flags68 to i32
  call void @__asan_load1_noabort(i32 %115)
  %116 = load i8, ptr %gate_flags68, align 1
  %call70 = tail call ptr @clk_register_gate(ptr noundef null, ptr noundef %104, ptr noundef %108, i32 noundef %or, ptr noundef %add.ptr66, i8 noundef zeroext %114, i8 noundef zeroext %116, ptr noundef %lock143) #8
  br label %sw.epilog

sw.bb71:                                          ; preds = %for.body
  %name72 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %117 = ptrtoint ptr %name72 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %name72, align 4
  %parent_names73 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %119 = ptrtoint ptr %parent_names73 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %parent_names73, align 4
  %num_parents74 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %121 = ptrtoint ptr %num_parents74 to i32
  call void @__asan_load1_noabort(i32 %121)
  %122 = load i8, ptr %num_parents74, align 4
  %123 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %ctx, align 4
  %muxdiv_offset76 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %125 = ptrtoint ptr %muxdiv_offset76 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %muxdiv_offset76, align 4
  %mux_shift77 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 7
  %127 = ptrtoint ptr %mux_shift77 to i32
  call void @__asan_load1_noabort(i32 %127)
  %128 = load i8, ptr %mux_shift77, align 4
  %mux_width78 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 8
  %129 = ptrtoint ptr %mux_width78 to i32
  call void @__asan_load1_noabort(i32 %129)
  %130 = load i8, ptr %mux_width78, align 1
  %mux_flags79 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 9
  %131 = ptrtoint ptr %mux_flags79 to i32
  call void @__asan_load1_noabort(i32 %131)
  %132 = load i8, ptr %mux_flags79, align 2
  %div_offset = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 10
  %133 = ptrtoint ptr %div_offset to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %div_offset, align 4
  %div_shift80 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 11
  %135 = ptrtoint ptr %div_shift80 to i32
  call void @__asan_load1_noabort(i32 %135)
  %136 = load i8, ptr %div_shift80, align 4
  %div_width81 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 12
  %137 = ptrtoint ptr %div_width81 to i32
  call void @__asan_load1_noabort(i32 %137)
  %138 = load i8, ptr %div_width81, align 1
  %div_flags82 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 13
  %139 = ptrtoint ptr %div_flags82 to i32
  call void @__asan_load1_noabort(i32 %139)
  %140 = load i8, ptr %div_flags82, align 2
  %div_table83 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 14
  %141 = ptrtoint ptr %div_table83 to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %div_table83, align 4
  %gate_offset84 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 15
  %143 = ptrtoint ptr %gate_offset84 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %gate_offset84, align 4
  %gate_shift85 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 16
  %145 = ptrtoint ptr %gate_shift85 to i32
  call void @__asan_load1_noabort(i32 %145)
  %146 = load i8, ptr %gate_shift85, align 4
  %gate_flags86 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 17
  %147 = ptrtoint ptr %gate_flags86 to i32
  call void @__asan_load1_noabort(i32 %147)
  %148 = load i8, ptr %gate_flags86, align 1
  %conv.i = zext i8 %122 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %122)
  %cmp.i = icmp ugt i8 %122, 1
  br i1 %cmp.i, label %if.then.i, label %sw.bb71.if.end9.i_crit_edge

sw.bb71.if.end9.i_crit_edge:                      ; preds = %sw.bb71
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end9.i

if.then.i:                                        ; preds = %sw.bb71
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %149 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %149, i32 noundef 3520, i32 noundef 32) #11
  %tobool.not.i = icmp eq ptr %call7.i.i.i, null
  br i1 %tobool.not.i, label %if.then.i.do.end154_crit_edge, label %if.end.i

if.then.i.do.end154_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.end154

if.end.i:                                         ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #10
  %add.ptr.i = getelementptr i8, ptr %124, i32 %126
  %reg.i = getelementptr inbounds %struct.clk_mux, ptr %call7.i.i.i, i32 0, i32 1
  %150 = ptrtoint ptr %reg.i to i32
  call void @__asan_store4_noabort(i32 %150)
  store ptr %add.ptr.i, ptr %reg.i, align 4
  %shift.i = getelementptr inbounds %struct.clk_mux, ptr %call7.i.i.i, i32 0, i32 4
  %151 = ptrtoint ptr %shift.i to i32
  call void @__asan_store1_noabort(i32 %151)
  store i8 %128, ptr %shift.i, align 8
  %conv4.i = zext i8 %130 to i32
  %notmask.i = shl nsw i32 -1, %conv4.i
  %sub.i = xor i32 %notmask.i, -1
  %mask.i = getelementptr inbounds %struct.clk_mux, ptr %call7.i.i.i, i32 0, i32 3
  %152 = ptrtoint ptr %mask.i to i32
  call void @__asan_store4_noabort(i32 %152)
  store i32 %sub.i, ptr %mask.i, align 4
  %flags5.i = getelementptr inbounds %struct.clk_mux, ptr %call7.i.i.i, i32 0, i32 5
  %153 = ptrtoint ptr %flags5.i to i32
  call void @__asan_store1_noabort(i32 %153)
  store i8 %132, ptr %flags5.i, align 1
  %lock6.i = getelementptr inbounds %struct.clk_mux, ptr %call7.i.i.i, i32 0, i32 6
  %154 = ptrtoint ptr %lock6.i to i32
  call void @__asan_store4_noabort(i32 %154)
  store ptr %lock143, ptr %lock6.i, align 4
  %155 = and i8 %132, 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %155)
  %tobool8.not.i = icmp eq i8 %155, 0
  %cond.i = select i1 %tobool8.not.i, ptr @clk_mux_ops, ptr @clk_mux_ro_ops
  br label %if.end9.i

if.end9.i:                                        ; preds = %if.end.i, %sw.bb71.if.end9.i_crit_edge
  %mux.0.i = phi ptr [ %call7.i.i.i, %if.end.i ], [ null, %sw.bb71.if.end9.i_crit_edge ]
  %mux_ops.0.i = phi ptr [ %cond.i, %if.end.i ], [ null, %sw.bb71.if.end9.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %144)
  %cmp10.i = icmp sgt i32 %144, -1
  br i1 %cmp10.i, label %if.then12.i, label %if.end9.i.if.end21.i_crit_edge

if.end9.i.if.end21.i_crit_edge:                   ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end21.i

if.then12.i:                                      ; preds = %if.end9.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %156 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i114.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %156, i32 noundef 3520, i32 noundef 24) #11
  %tobool14.not.i = icmp eq ptr %call7.i.i114.i, null
  br i1 %tobool14.not.i, label %if.then12.i.err_gate.i_crit_edge, label %if.end16.i

if.then12.i.err_gate.i_crit_edge:                 ; preds = %if.then12.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %err_gate.i

if.end16.i:                                       ; preds = %if.then12.i
  call void @__sanitizer_cov_trace_pc() #10
  %flags17.i = getelementptr inbounds %struct.clk_gate, ptr %call7.i.i114.i, i32 0, i32 3
  %157 = ptrtoint ptr %flags17.i to i32
  call void @__asan_store1_noabort(i32 %157)
  store i8 %148, ptr %flags17.i, align 1
  %add.ptr18.i = getelementptr i8, ptr %124, i32 %144
  %reg19.i = getelementptr inbounds %struct.clk_gate, ptr %call7.i.i114.i, i32 0, i32 1
  %158 = ptrtoint ptr %reg19.i to i32
  call void @__asan_store4_noabort(i32 %158)
  store ptr %add.ptr18.i, ptr %reg19.i, align 4
  %bit_idx.i = getelementptr inbounds %struct.clk_gate, ptr %call7.i.i114.i, i32 0, i32 2
  %159 = ptrtoint ptr %bit_idx.i to i32
  call void @__asan_store1_noabort(i32 %159)
  store i8 %146, ptr %bit_idx.i, align 8
  %lock20.i = getelementptr inbounds %struct.clk_gate, ptr %call7.i.i114.i, i32 0, i32 4
  %160 = ptrtoint ptr %lock20.i to i32
  call void @__asan_store4_noabort(i32 %160)
  store ptr %lock143, ptr %lock20.i, align 4
  br label %if.end21.i

if.end21.i:                                       ; preds = %if.end16.i, %if.end9.i.if.end21.i_crit_edge
  %gate.0.i = phi ptr [ %call7.i.i114.i, %if.end16.i ], [ null, %if.end9.i.if.end21.i_crit_edge ]
  %gate_ops.0.i = phi ptr [ @clk_gate_ops, %if.end16.i ], [ null, %if.end9.i.if.end21.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %138)
  %cmp23.not.i = icmp eq i8 %138, 0
  br i1 %cmp23.not.i, label %if.end21.i.if.end44.i_crit_edge, label %if.then25.i

if.end21.i.if.end44.i_crit_edge:                  ; preds = %if.end21.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end44.i

if.then25.i:                                      ; preds = %if.end21.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %161 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i115.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %161, i32 noundef 3520, i32 noundef 28) #11
  %tobool27.not.i = icmp eq ptr %call7.i.i115.i, null
  br i1 %tobool27.not.i, label %if.then28.i, label %if.end29.i

if.then28.i:                                      ; preds = %if.then25.i
  call void @__sanitizer_cov_trace_pc() #10
  tail call void @kfree(ptr noundef %gate.0.i) #8
  br label %err_gate.i

if.end29.i:                                       ; preds = %if.then25.i
  call void @__sanitizer_cov_trace_pc() #10
  %flags30.i = getelementptr inbounds %struct.clk_divider, ptr %call7.i.i115.i, i32 0, i32 4
  %162 = ptrtoint ptr %flags30.i to i32
  call void @__asan_store1_noabort(i32 %162)
  store i8 %140, ptr %flags30.i, align 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %134)
  %tobool31.not.i = icmp eq i32 %134, 0
  %spec.select.i = select i1 %tobool31.not.i, i32 %126, i32 %134
  %add.ptr33.sink.i = getelementptr i8, ptr %124, i32 %spec.select.i
  %163 = getelementptr inbounds %struct.clk_divider, ptr %call7.i.i115.i, i32 0, i32 1
  %164 = ptrtoint ptr %163 to i32
  call void @__asan_store4_noabort(i32 %164)
  store ptr %add.ptr33.sink.i, ptr %163, align 4
  %shift38.i = getelementptr inbounds %struct.clk_divider, ptr %call7.i.i115.i, i32 0, i32 2
  %165 = ptrtoint ptr %shift38.i to i32
  call void @__asan_store1_noabort(i32 %165)
  store i8 %136, ptr %shift38.i, align 8
  %width.i = getelementptr inbounds %struct.clk_divider, ptr %call7.i.i115.i, i32 0, i32 3
  %166 = ptrtoint ptr %width.i to i32
  call void @__asan_store1_noabort(i32 %166)
  store i8 %138, ptr %width.i, align 1
  %lock39.i = getelementptr inbounds %struct.clk_divider, ptr %call7.i.i115.i, i32 0, i32 6
  %167 = ptrtoint ptr %lock39.i to i32
  call void @__asan_store4_noabort(i32 %167)
  store ptr %lock143, ptr %lock39.i, align 8
  %table.i = getelementptr inbounds %struct.clk_divider, ptr %call7.i.i115.i, i32 0, i32 5
  %168 = ptrtoint ptr %table.i to i32
  call void @__asan_store4_noabort(i32 %168)
  store ptr %142, ptr %table.i, align 4
  %169 = and i8 %140, 32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %169)
  %tobool42.not.i = icmp eq i8 %169, 0
  %cond43.i = select i1 %tobool42.not.i, ptr @clk_divider_ops, ptr @clk_divider_ro_ops
  br label %if.end44.i

if.end44.i:                                       ; preds = %if.end29.i, %if.end21.i.if.end44.i_crit_edge
  %div.0.i = phi ptr [ %call7.i.i115.i, %if.end29.i ], [ null, %if.end21.i.if.end44.i_crit_edge ]
  %div_ops.0.i = phi ptr [ %cond43.i, %if.end29.i ], [ null, %if.end21.i.if.end44.i_crit_edge ]
  %call61.i = tail call ptr @clk_hw_register_composite(ptr noundef null, ptr noundef %118, ptr noundef %120, i32 noundef %conv.i, ptr noundef %mux.0.i, ptr noundef %mux_ops.0.i, ptr noundef %div.0.i, ptr noundef %div_ops.0.i, ptr noundef %gate.0.i, ptr noundef %gate_ops.0.i, i32 noundef %1) #8
  %cmp.i.i = icmp ugt ptr %call61.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i, label %if.then63.i, label %if.end65.i

if.then63.i:                                      ; preds = %if.end44.i
  call void @__sanitizer_cov_trace_pc() #10
  tail call void @kfree(ptr noundef %div.0.i) #8
  tail call void @kfree(ptr noundef %gate.0.i) #8
  br label %sw.epilog

if.end65.i:                                       ; preds = %if.end44.i
  call void @__sanitizer_cov_trace_pc() #10
  %clk.i = getelementptr inbounds %struct.clk_hw, ptr %call61.i, i32 0, i32 1
  %170 = ptrtoint ptr %clk.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %clk.i, align 4
  br label %sw.epilog

err_gate.i:                                       ; preds = %if.then28.i, %if.then12.i.err_gate.i_crit_edge
  tail call void @kfree(ptr noundef %mux.0.i) #8
  br label %do.end154

sw.bb89:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %name90 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %172 = ptrtoint ptr %name90 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %name90, align 4
  %parent_names91 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %174 = ptrtoint ptr %parent_names91 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %parent_names91, align 4
  %num_parents92 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %176 = ptrtoint ptr %num_parents92 to i32
  call void @__asan_load1_noabort(i32 %176)
  %177 = load i8, ptr %num_parents92, align 4
  %178 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %ctx, align 4
  %muxdiv_offset94 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %180 = ptrtoint ptr %muxdiv_offset94 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %muxdiv_offset94, align 4
  %add.ptr95 = getelementptr i8, ptr %179, i32 %181
  %div_shift96 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 11
  %182 = ptrtoint ptr %div_shift96 to i32
  call void @__asan_load1_noabort(i32 %182)
  %183 = load i8, ptr %div_shift96, align 4
  %conv97 = zext i8 %183 to i32
  %call98 = tail call ptr @rockchip_clk_register_mmc(ptr noundef %173, ptr noundef %175, i8 noundef zeroext %177, ptr noundef %add.ptr95, i32 noundef %conv97) #8
  br label %sw.epilog

sw.bb99:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %name100 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %184 = ptrtoint ptr %name100 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %name100, align 4
  %parent_names101 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %186 = ptrtoint ptr %parent_names101 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load ptr, ptr %parent_names101, align 4
  %num_parents102 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %188 = ptrtoint ptr %num_parents102 to i32
  call void @__asan_load1_noabort(i32 %188)
  %189 = load i8, ptr %num_parents102, align 4
  %190 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %ctx, align 4
  %muxdiv_offset104 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %192 = ptrtoint ptr %muxdiv_offset104 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %muxdiv_offset104, align 4
  %add.ptr105 = getelementptr i8, ptr %191, i32 %193
  %div_shift106 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 11
  %194 = ptrtoint ptr %div_shift106 to i32
  call void @__asan_load1_noabort(i32 %194)
  %195 = load i8, ptr %div_shift106, align 4
  %conv107 = zext i8 %195 to i32
  %div_flags108 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 13
  %196 = ptrtoint ptr %div_flags108 to i32
  call void @__asan_load1_noabort(i32 %196)
  %197 = load i8, ptr %div_flags108, align 2
  %conv109 = zext i8 %197 to i32
  %call111 = tail call ptr @rockchip_clk_register_inverter(ptr noundef %185, ptr noundef %187, i8 noundef zeroext %189, ptr noundef %add.ptr105, i32 noundef %conv107, i32 noundef %conv109, ptr noundef %lock143) #8
  br label %sw.epilog

sw.bb112:                                         ; preds = %for.body
  %name113 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %198 = ptrtoint ptr %name113 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %name113, align 4
  %parent_names114 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %200 = ptrtoint ptr %parent_names114 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %parent_names114, align 4
  %num_parents115 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %202 = ptrtoint ptr %num_parents115 to i32
  call void @__asan_load1_noabort(i32 %202)
  %203 = load i8, ptr %num_parents115, align 4
  %204 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %ctx, align 4
  %div_shift117 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 11
  %206 = ptrtoint ptr %div_shift117 to i32
  call void @__asan_load1_noabort(i32 %206)
  %207 = load i8, ptr %div_shift117, align 4
  %conv118 = zext i8 %207 to i32
  %div_width119 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 12
  %208 = ptrtoint ptr %div_width119 to i32
  call void @__asan_load1_noabort(i32 %208)
  %209 = load i8, ptr %div_width119, align 1
  %conv120 = zext i8 %209 to i32
  %gate_offset121 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 15
  %210 = ptrtoint ptr %gate_offset121 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %gate_offset121, align 4
  %gate_shift122 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 16
  %212 = ptrtoint ptr %gate_shift122 to i32
  call void @__asan_load1_noabort(i32 %212)
  %213 = load i8, ptr %gate_shift122, align 4
  %gate_flags123 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 17
  %214 = ptrtoint ptr %gate_flags123 to i32
  call void @__asan_load1_noabort(i32 %214)
  %215 = load i8, ptr %gate_flags123, align 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %211)
  %cmp.i300 = icmp eq i32 %211, 0
  br i1 %cmp.i300, label %if.then.i301, label %if.end.i304

if.then.i301:                                     ; preds = %sw.bb112
  call void @__sanitizer_cov_trace_pc() #10
  %216 = ptrtoint ptr %201 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load ptr, ptr %201, align 4
  %call.i = tail call ptr @clk_register_fixed_factor(ptr noundef null, ptr noundef %199, ptr noundef %217, i32 noundef %1, i32 noundef %conv118, i32 noundef %conv120) #8
  br label %sw.epilog

if.end.i304:                                      ; preds = %sw.bb112
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %218 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i.i302 = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %218, i32 noundef 3520, i32 noundef 24) #11
  %tobool.not.i303 = icmp eq ptr %call7.i.i.i302, null
  br i1 %tobool.not.i303, label %if.end.i304.do.end154_crit_edge, label %if.end4.i

if.end.i304.do.end154_crit_edge:                  ; preds = %if.end.i304
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.end154

if.end4.i:                                        ; preds = %if.end.i304
  %flags5.i305 = getelementptr inbounds %struct.clk_gate, ptr %call7.i.i.i302, i32 0, i32 3
  %219 = ptrtoint ptr %flags5.i305 to i32
  call void @__asan_store1_noabort(i32 %219)
  store i8 %215, ptr %flags5.i305, align 1
  %add.ptr.i306 = getelementptr i8, ptr %205, i32 %211
  %reg.i307 = getelementptr inbounds %struct.clk_gate, ptr %call7.i.i.i302, i32 0, i32 1
  %220 = ptrtoint ptr %reg.i307 to i32
  call void @__asan_store4_noabort(i32 %220)
  store ptr %add.ptr.i306, ptr %reg.i307, align 4
  %bit_idx.i308 = getelementptr inbounds %struct.clk_gate, ptr %call7.i.i.i302, i32 0, i32 2
  %221 = ptrtoint ptr %bit_idx.i308 to i32
  call void @__asan_store1_noabort(i32 %221)
  store i8 %213, ptr %bit_idx.i308, align 8
  %lock6.i309 = getelementptr inbounds %struct.clk_gate, ptr %call7.i.i.i302, i32 0, i32 4
  %222 = ptrtoint ptr %lock6.i309 to i32
  call void @__asan_store4_noabort(i32 %222)
  store ptr %lock143, ptr %lock6.i309, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %223 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i42.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %223, i32 noundef 3520, i32 noundef 20) #11
  %tobool8.not.i310 = icmp eq ptr %call7.i.i42.i, null
  br i1 %tobool8.not.i310, label %if.then9.i, label %if.end11.i

if.then9.i:                                       ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #10
  tail call void @kfree(ptr noundef nonnull %call7.i.i.i302) #8
  br label %do.end154

if.end11.i:                                       ; preds = %if.end4.i
  %mult12.i = getelementptr inbounds %struct.clk_fixed_factor, ptr %call7.i.i42.i, i32 0, i32 1
  %224 = ptrtoint ptr %mult12.i to i32
  call void @__asan_store4_noabort(i32 %224)
  store i32 %conv118, ptr %mult12.i, align 4
  %div13.i = getelementptr inbounds %struct.clk_fixed_factor, ptr %call7.i.i42.i, i32 0, i32 2
  %225 = ptrtoint ptr %div13.i to i32
  call void @__asan_store4_noabort(i32 %225)
  store i32 %conv120, ptr %div13.i, align 8
  %conv.i311 = zext i8 %203 to i32
  %call16.i = tail call ptr @clk_hw_register_composite(ptr noundef null, ptr noundef %199, ptr noundef %201, i32 noundef %conv.i311, ptr noundef null, ptr noundef null, ptr noundef nonnull %call7.i.i42.i, ptr noundef nonnull @clk_fixed_factor_ops, ptr noundef nonnull %call7.i.i.i302, ptr noundef nonnull @clk_gate_ops, i32 noundef %1) #8
  %cmp.i.i312 = icmp ugt ptr %call16.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i312, label %if.then18.i, label %if.end20.i

if.then18.i:                                      ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #10
  tail call void @kfree(ptr noundef nonnull %call7.i.i42.i) #8
  tail call void @kfree(ptr noundef nonnull %call7.i.i.i302) #8
  br label %sw.epilog

if.end20.i:                                       ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #10
  %clk.i313 = getelementptr inbounds %struct.clk_hw, ptr %call16.i, i32 0, i32 1
  %226 = ptrtoint ptr %clk.i313 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %clk.i313, align 4
  br label %sw.epilog

sw.bb126:                                         ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  %name127 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %228 = ptrtoint ptr %name127 to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %name127, align 4
  %parent_names129 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 3
  %230 = ptrtoint ptr %parent_names129 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %parent_names129, align 4
  %num_parents130 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 4
  %232 = ptrtoint ptr %num_parents130 to i32
  call void @__asan_load1_noabort(i32 %232)
  %233 = load i8, ptr %num_parents130, align 4
  %muxdiv_offset131 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 6
  %234 = ptrtoint ptr %muxdiv_offset131 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load i32, ptr %muxdiv_offset131, align 4
  %mux_shift132 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 7
  %236 = ptrtoint ptr %mux_shift132 to i32
  call void @__asan_load1_noabort(i32 %236)
  %237 = load i8, ptr %mux_shift132, align 4
  %conv133 = zext i8 %237 to i32
  %mux_width134 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 8
  %238 = ptrtoint ptr %mux_width134 to i32
  call void @__asan_load1_noabort(i32 %238)
  %239 = load i8, ptr %mux_width134, align 1
  %conv135 = zext i8 %239 to i32
  %div_shift136 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 11
  %240 = ptrtoint ptr %div_shift136 to i32
  call void @__asan_load1_noabort(i32 %240)
  %241 = load i8, ptr %div_shift136, align 4
  %conv137 = zext i8 %241 to i32
  %div_width138 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 12
  %242 = ptrtoint ptr %div_width138 to i32
  call void @__asan_load1_noabort(i32 %242)
  %243 = load i8, ptr %div_width138, align 1
  %conv139 = zext i8 %243 to i32
  %div_flags140 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 13
  %244 = ptrtoint ptr %div_flags140 to i32
  call void @__asan_load1_noabort(i32 %244)
  %245 = load i8, ptr %div_flags140, align 2
  %conv141 = zext i8 %245 to i32
  %246 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load ptr, ptr %ctx, align 4
  %call144 = tail call ptr @rockchip_clk_register_ddrclk(ptr noundef %229, i32 noundef %1, ptr noundef %231, i8 noundef zeroext %233, i32 noundef %235, i32 noundef %conv133, i32 noundef %conv135, i32 noundef %conv137, i32 noundef %conv139, i32 noundef %conv141, ptr noundef %247, ptr noundef %lock143) #8
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb126, %if.end20.i, %if.then18.i, %if.then.i301, %sw.bb99, %sw.bb89, %if.end65.i, %if.then63.i, %sw.bb60, %sw.bb43, %sw.bb34, %if.else, %if.then, %sw.bb2, %sw.bb, %for.body.sw.epilog_crit_edge
  %clk.1 = phi ptr [ %clk.0328, %for.body.sw.epilog_crit_edge ], [ %call144, %sw.bb126 ], [ %call111, %sw.bb99 ], [ %call98, %sw.bb89 ], [ %call70, %sw.bb60 ], [ %call59, %sw.bb43 ], [ %call42, %sw.bb34 ], [ %call22, %if.then ], [ %call33, %if.else ], [ %call13, %sw.bb2 ], [ %call, %sw.bb ], [ %call61.i, %if.then63.i ], [ %171, %if.end65.i ], [ %call.i, %if.then.i301 ], [ %call16.i, %if.then18.i ], [ %227, %if.end20.i ]
  %tobool145.not = icmp eq ptr %clk.1, null
  br i1 %tobool145.not, label %do.end, label %if.end149

do.end:                                           ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #10
  %248 = ptrtoint ptr %branch_type to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load i32, ptr %branch_type, align 4
  %call148 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.7, ptr noundef nonnull @.str.8, i32 noundef %249) #13
  br label %for.inc

if.end149:                                        ; preds = %sw.epilog
  %cmp.i315 = icmp ugt ptr %clk.1, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i315, label %if.end149.do.end154_crit_edge, label %if.end159

if.end149.do.end154_crit_edge:                    ; preds = %if.end149
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.end154

do.end154:                                        ; preds = %if.end149.do.end154_crit_edge, %if.then9.i, %if.end.i304.do.end154_crit_edge, %err_gate.i, %if.then.i.do.end154_crit_edge
  %clk.1322325 = phi ptr [ %clk.1, %if.end149.do.end154_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.end.i304.do.end154_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.then9.i ], [ inttoptr (i32 -12 to ptr), %if.then.i.do.end154_crit_edge ], [ inttoptr (i32 -12 to ptr), %err_gate.i ]
  %name156 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 0, i32 2
  %250 = ptrtoint ptr %name156 to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load ptr, ptr %name156, align 4
  %252 = ptrtoint ptr %clk.1322325 to i32
  %call158 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.10, ptr noundef nonnull @.str.8, ptr noundef %251, i32 noundef %252) #13
  br label %for.inc

if.end159:                                        ; preds = %if.end149
  %253 = ptrtoint ptr %list.addr.0329 to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load i32, ptr %list.addr.0329, align 4
  %255 = ptrtoint ptr %clk_data.i to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load ptr, ptr %clk_data.i, align 4
  %tobool.not.i316 = icmp eq ptr %256, null
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %254)
  %tobool1.not.i = icmp eq i32 %254, 0
  %or.cond.i = or i1 %tobool1.not.i, %tobool.not.i316
  br i1 %or.cond.i, label %if.end159.for.inc_crit_edge, label %if.then.i317

if.end159.for.inc_crit_edge:                      ; preds = %if.end159
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.inc

if.then.i317:                                     ; preds = %if.end159
  call void @__sanitizer_cov_trace_pc() #10
  %arrayidx.i = getelementptr ptr, ptr %256, i32 %254
  %257 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %257)
  store ptr %clk.1, ptr %arrayidx.i, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then.i317, %if.end159.for.inc_crit_edge, %do.end154, %do.end
  %clk.1321 = phi ptr [ %clk.1322325, %do.end154 ], [ null, %do.end ], [ %clk.1, %if.end159.for.inc_crit_edge ], [ %clk.1, %if.then.i317 ]
  %inc = add nuw i32 %idx.0327, 1
  %incdec.ptr = getelementptr %struct.rockchip_clk_branch, ptr %list.addr.0329, i32 1
  %exitcond.not = icmp eq i32 %inc, %nr_clk
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_mux_table(ptr noundef, ptr noundef, ptr noundef, i8 noundef zeroext, i32 noundef, ptr noundef, i8 noundef zeroext, i32 noundef, i8 noundef zeroext, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @rockchip_clk_register_muxgrf(ptr noundef, ptr noundef, i8 noundef zeroext, i32 noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_divider_table(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc ptr @rockchip_clk_register_frac_branch(ptr nocapture noundef readonly %ctx, ptr noundef %name, ptr noundef %parent_names, i8 noundef zeroext %num_parents, ptr noundef %base, i32 noundef %muxdiv_offset, i8 noundef zeroext %div_flags, i32 noundef %gate_offset, i8 noundef zeroext %gate_shift, i8 noundef zeroext %gate_flags, i32 noundef %flags, ptr noundef readonly %child, ptr noundef %lock) unnamed_addr #0 align 64 {
entry:
  %init = alloca %struct.clk_init_data, align 4
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %muxdiv_offset)
  %cmp = icmp slt i32 %muxdiv_offset, 0
  br i1 %cmp, label %entry.cleanup113_crit_edge, label %if.end

entry.cleanup113_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup113

if.end:                                           ; preds = %entry
  %tobool.not = icmp eq ptr %child, null
  br i1 %tobool.not, label %if.end.if.end5_crit_edge, label %land.lhs.true

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end5

land.lhs.true:                                    ; preds = %if.end
  %branch_type = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 1
  %0 = ptrtoint ptr %branch_type to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %branch_type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp1.not = icmp eq i32 %1, 1
  br i1 %cmp1.not, label %land.lhs.true.if.end5_crit_edge, label %do.end

land.lhs.true.if.end5_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end5

do.end:                                           ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  %call3 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.15, ptr noundef nonnull @.str.16, ptr noundef %name) #13
  br label %cleanup113

if.end5:                                          ; preds = %land.lhs.true.if.end5_crit_edge, %if.end.if.end5_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %2 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %2, i32 noundef 3520, i32 noundef 128) #11
  %tobool7.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool7.not, label %if.end5.cleanup113_crit_edge, label %if.end10

if.end5.cleanup113_crit_edge:                     ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup113

if.end10:                                         ; preds = %if.end5
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %gate_offset)
  %cmp11 = icmp sgt i32 %gate_offset, -1
  br i1 %cmp11, label %if.then12, label %if.end10.if.end16_crit_edge

if.end10.if.end16_crit_edge:                      ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end16

if.then12:                                        ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #10
  %gate13 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 2
  %flags14 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 2, i32 3
  %3 = ptrtoint ptr %flags14 to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 %gate_flags, ptr %flags14, align 1
  %add.ptr = getelementptr i8, ptr %base, i32 %gate_offset
  %reg = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 2, i32 1
  %4 = ptrtoint ptr %reg to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %add.ptr, ptr %reg, align 4
  %bit_idx = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 2, i32 2
  %5 = ptrtoint ptr %bit_idx to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %gate_shift, ptr %bit_idx, align 8
  %lock15 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 2, i32 4
  %6 = ptrtoint ptr %lock15 to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %lock, ptr %lock15, align 4
  br label %if.end16

if.end16:                                         ; preds = %if.then12, %if.end10.if.end16_crit_edge
  %gate_ops.0 = phi ptr [ @clk_gate_ops, %if.then12 ], [ null, %if.end10.if.end16_crit_edge ]
  %gate.0 = phi ptr [ %gate13, %if.then12 ], [ null, %if.end10.if.end16_crit_edge ]
  %div17 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1
  %flags18 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 8
  %7 = ptrtoint ptr %flags18 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %div_flags, ptr %flags18, align 4
  %add.ptr19 = getelementptr i8, ptr %base, i32 %muxdiv_offset
  %reg20 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 1
  %8 = ptrtoint ptr %reg20 to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %add.ptr19, ptr %reg20, align 8
  %mshift = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 2
  %9 = ptrtoint ptr %mshift to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 16, ptr %mshift, align 4
  %mwidth = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 3
  %10 = ptrtoint ptr %mwidth to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 16, ptr %mwidth, align 1
  %mmask = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 4
  %11 = ptrtoint ptr %mmask to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 -65536, ptr %mmask, align 8
  %nshift = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 5
  %12 = ptrtoint ptr %nshift to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 0, ptr %nshift, align 4
  %nwidth = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 6
  %13 = ptrtoint ptr %nwidth to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 16, ptr %nwidth, align 1
  %nmask = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 7
  %14 = ptrtoint ptr %nmask to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 65535, ptr %nmask, align 8
  %lock35 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 10
  %15 = ptrtoint ptr %lock35 to i32
  call void @__asan_store4_noabort(i32 %15)
  store ptr %lock, ptr %lock35, align 4
  %approximation = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 1, i32 9
  %16 = ptrtoint ptr %approximation to i32
  call void @__asan_store4_noabort(i32 %16)
  store ptr @rockchip_fractional_approximation, ptr %approximation, align 8
  %conv36 = zext i8 %num_parents to i32
  %or = or i32 %flags, 1024
  %call40 = tail call ptr @clk_hw_register_composite(ptr noundef null, ptr noundef %name, ptr noundef %parent_names, i32 noundef %conv36, ptr noundef null, ptr noundef null, ptr noundef %div17, ptr noundef nonnull @clk_fractional_divider_ops, ptr noundef %gate.0, ptr noundef %gate_ops.0, i32 noundef %or) #8
  %cmp.i = icmp ugt ptr %call40, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then42, label %if.end44

if.then42:                                        ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #10
  tail call void @kfree(ptr noundef nonnull %call7.i.i) #8
  br label %cleanup113

if.end44:                                         ; preds = %if.end16
  br i1 %tobool.not, label %if.end44.if.end111_crit_edge, label %if.then46

if.end44.if.end111_crit_edge:                     ; preds = %if.end44
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end111

if.then46:                                        ; preds = %if.end44
  %mux = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 3
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %init) #8
  %17 = getelementptr inbounds i8, ptr %init, i32 12
  %18 = call ptr @memset(ptr %17, i32 255, i32 12)
  %parent_names47 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 3
  %19 = ptrtoint ptr %parent_names47 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %parent_names47, align 4
  %num_parents48 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 4
  %21 = ptrtoint ptr %num_parents48 to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %num_parents48, align 4
  %conv49 = zext i8 %22 to i32
  %call50 = tail call i32 @match_string(ptr noundef %20, i32 noundef %conv49, ptr noundef %name) #8
  %mux_frac_idx = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 5
  %23 = ptrtoint ptr %mux_frac_idx to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %call50, ptr %mux_frac_idx, align 4
  %mux_ops = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 4
  %24 = ptrtoint ptr %mux_ops to i32
  call void @__asan_store4_noabort(i32 %24)
  store ptr @clk_mux_ops, ptr %mux_ops, align 8
  %25 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store ptr @rockchip_clk_frac_notifier_cb, ptr %call7.i.i, align 8
  %muxdiv_offset51 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 6
  %26 = ptrtoint ptr %muxdiv_offset51 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %muxdiv_offset51, align 4
  %add.ptr52 = getelementptr i8, ptr %base, i32 %27
  %reg53 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 3, i32 1
  %28 = ptrtoint ptr %reg53 to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %add.ptr52, ptr %reg53, align 4
  %mux_shift = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 7
  %29 = ptrtoint ptr %mux_shift to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %mux_shift, align 4
  %shift = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 3, i32 4
  %31 = ptrtoint ptr %shift to i32
  call void @__asan_store1_noabort(i32 %31)
  store i8 %30, ptr %shift, align 8
  %mux_width = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 8
  %32 = ptrtoint ptr %mux_width to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %mux_width, align 1
  %conv54 = zext i8 %33 to i32
  %notmask = shl nsw i32 -1, %conv54
  %sub56 = xor i32 %notmask, -1
  %mask = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 3, i32 3
  %34 = ptrtoint ptr %mask to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %sub56, ptr %mask, align 4
  %mux_flags = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 9
  %35 = ptrtoint ptr %mux_flags to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %mux_flags, align 2
  %flags57 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 3, i32 5
  %37 = ptrtoint ptr %flags57 to i32
  call void @__asan_store1_noabort(i32 %37)
  store i8 %36, ptr %flags57, align 1
  %lock58 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 3, i32 6
  %38 = ptrtoint ptr %lock58 to i32
  call void @__asan_store4_noabort(i32 %38)
  store ptr %lock, ptr %lock58, align 4
  %init60 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %call7.i.i, i32 0, i32 3, i32 0, i32 2
  %39 = ptrtoint ptr %init60 to i32
  call void @__asan_store4_noabort(i32 %39)
  store ptr %init, ptr %init60, align 8
  %name61 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 2
  %40 = ptrtoint ptr %name61 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %name61, align 4
  %42 = ptrtoint ptr %init to i32
  call void @__asan_store4_noabort(i32 %42)
  store ptr %41, ptr %init, align 4
  %flags63 = getelementptr inbounds %struct.rockchip_clk_branch, ptr %child, i32 0, i32 5
  %43 = ptrtoint ptr %flags63 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %flags63, align 4
  %or64 = or i32 %44, 4
  %flags65 = getelementptr inbounds %struct.clk_init_data, ptr %init, i32 0, i32 6
  %45 = ptrtoint ptr %flags65 to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %or64, ptr %flags65, align 4
  %ops = getelementptr inbounds %struct.clk_init_data, ptr %init, i32 0, i32 1
  %46 = ptrtoint ptr %ops to i32
  call void @__asan_store4_noabort(i32 %46)
  store ptr @clk_mux_ops, ptr %ops, align 4
  %47 = ptrtoint ptr %parent_names47 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %parent_names47, align 4
  %parent_names68 = getelementptr inbounds %struct.clk_init_data, ptr %init, i32 0, i32 2
  %49 = ptrtoint ptr %parent_names68 to i32
  call void @__asan_store4_noabort(i32 %49)
  store ptr %48, ptr %parent_names68, align 4
  %50 = ptrtoint ptr %num_parents48 to i32
  call void @__asan_load1_noabort(i32 %50)
  %51 = load i8, ptr %num_parents48, align 4
  %num_parents70 = getelementptr inbounds %struct.clk_init_data, ptr %init, i32 0, i32 5
  %52 = ptrtoint ptr %num_parents70 to i32
  call void @__asan_store1_noabort(i32 %52)
  store i8 %51, ptr %num_parents70, align 4
  %call72 = call ptr @clk_register(ptr noundef null, ptr noundef %mux) #8
  %cmp.i188 = icmp ugt ptr %call72, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i188, label %if.then74, label %if.end75

if.then74:                                        ; preds = %if.then46
  call void @__sanitizer_cov_trace_pc() #10
  call void @kfree(ptr noundef nonnull %call7.i.i) #8
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %init) #8
  br label %cleanup113

if.end75:                                         ; preds = %if.then46
  %53 = ptrtoint ptr %child to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %child, align 4
  %clk_data.i = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 1
  %55 = ptrtoint ptr %clk_data.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %clk_data.i, align 4
  %tobool.not.i = icmp eq ptr %56, null
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %54)
  %tobool1.not.i = icmp eq i32 %54, 0
  %or.cond.i = or i1 %tobool1.not.i, %tobool.not.i
  br i1 %or.cond.i, label %if.end75.rockchip_clk_add_lookup.exit_crit_edge, label %if.then.i

if.end75.rockchip_clk_add_lookup.exit_crit_edge:  ; preds = %if.end75
  call void @__sanitizer_cov_trace_pc() #10
  br label %rockchip_clk_add_lookup.exit

if.then.i:                                        ; preds = %if.end75
  call void @__sanitizer_cov_trace_pc() #10
  %arrayidx.i = getelementptr ptr, ptr %56, i32 %54
  %57 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %57)
  store ptr %call72, ptr %arrayidx.i, align 4
  br label %rockchip_clk_add_lookup.exit

rockchip_clk_add_lookup.exit:                     ; preds = %if.then.i, %if.end75.rockchip_clk_add_lookup.exit_crit_edge
  %58 = ptrtoint ptr %mux_frac_idx to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %mux_frac_idx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %59)
  %cmp77 = icmp sgt i32 %59, -1
  br i1 %cmp77, label %do.body80, label %do.end103

do.body80:                                        ; preds = %rockchip_clk_add_lookup.exit
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @rockchip_clk_register_frac_branch.__UNIQUE_ID_ddebug168, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@rockchip_clk_register_frac_branch, %if.then86)) #8
          to label %do.end90 [label %if.then86], !srcloc !89

if.then86:                                        ; preds = %do.body80
  call void @__sanitizer_cov_trace_pc() #10
  %60 = ptrtoint ptr %mux_frac_idx to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %mux_frac_idx, align 4
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @rockchip_clk_register_frac_branch.__UNIQUE_ID_ddebug168, ptr noundef nonnull @.str.18, ptr noundef nonnull @.str.16, i32 noundef %61) #8
  br label %do.end90

do.end90:                                         ; preds = %if.then86, %do.body80
  %clk = getelementptr inbounds %struct.clk_hw, ptr %call40, i32 0, i32 1
  %62 = ptrtoint ptr %clk to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %clk, align 4
  %call92 = call i32 @clk_notifier_register(ptr noundef %63, ptr noundef nonnull %call7.i.i) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call92)
  %tobool93.not = icmp eq i32 %call92, 0
  br i1 %tobool93.not, label %if.end111.critedge187, label %do.end97

do.end97:                                         ; preds = %do.end90
  call void @__sanitizer_cov_trace_pc() #10
  %call99 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.20, ptr noundef nonnull @.str.16, ptr noundef %name) #13
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %init) #8
  br label %if.end111

do.end103:                                        ; preds = %rockchip_clk_add_lookup.exit
  call void @__sanitizer_cov_trace_pc() #10
  %64 = ptrtoint ptr %name61 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %name61, align 4
  %call106 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.23, ptr noundef nonnull @.str.16, ptr noundef %name, ptr noundef %65) #13
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %init) #8
  br label %if.end111

if.end111.critedge187:                            ; preds = %do.end90
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %init) #8
  br label %if.end111

if.end111:                                        ; preds = %if.end111.critedge187, %do.end103, %do.end97, %if.end44.if.end111_crit_edge
  %clk112 = getelementptr inbounds %struct.clk_hw, ptr %call40, i32 0, i32 1
  %66 = ptrtoint ptr %clk112 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %clk112, align 4
  br label %cleanup113

cleanup113:                                       ; preds = %if.end111, %if.then74, %if.then42, %if.end5.cleanup113_crit_edge, %do.end, %entry.cleanup113_crit_edge
  %retval.1 = phi ptr [ inttoptr (i32 -22 to ptr), %do.end ], [ %call40, %if.then42 ], [ %67, %if.end111 ], [ %call72, %if.then74 ], [ inttoptr (i32 -22 to ptr), %entry.cleanup113_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.end5.cleanup113_crit_edge ]
  ret ptr %retval.1
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @rockchip_clk_register_halfdiv(ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext, i32 noundef, i8 noundef zeroext, i8 noundef zeroext, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_gate(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, i8 noundef zeroext, i8 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @rockchip_clk_register_mmc(ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @rockchip_clk_register_inverter(ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @rockchip_clk_register_ddrclk(ptr noundef, i32 noundef, ptr noundef, i8 noundef zeroext, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_clk_register_armclk(ptr noundef %ctx, i32 noundef %lookup_id, ptr noundef %name, ptr noundef %parent_names, i8 noundef zeroext %num_parents, ptr noundef %reg_data, ptr noundef %rates, i32 noundef %nrates) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ctx, align 4
  %lock = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 4
  %call = tail call ptr @rockchip_clk_register_cpuclk(ptr noundef %name, ptr noundef %parent_names, i8 noundef zeroext %num_parents, ptr noundef %reg_data, ptr noundef %rates, i32 noundef %nrates, ptr noundef %1, ptr noundef %lock) #8
  %cmp.i = icmp ugt ptr %call, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %2 = ptrtoint ptr %call to i32
  %call3 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.10, ptr noundef nonnull @.str.12, ptr noundef %name, i32 noundef %2) #13
  br label %cleanup

if.end:                                           ; preds = %entry
  %clk_data.i = getelementptr inbounds %struct.rockchip_clk_provider, ptr %ctx, i32 0, i32 1
  %3 = ptrtoint ptr %clk_data.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %clk_data.i, align 4
  %tobool.not.i = icmp eq ptr %4, null
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %lookup_id)
  %tobool1.not.i = icmp eq i32 %lookup_id, 0
  %or.cond.i = or i1 %tobool1.not.i, %tobool.not.i
  br i1 %or.cond.i, label %if.end.cleanup_crit_edge, label %if.then.i

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %cleanup

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #10
  %arrayidx.i = getelementptr ptr, ptr %4, i32 %lookup_id
  %5 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %call, ptr %arrayidx.i, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then.i, %if.end.cleanup_crit_edge, %do.end
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @rockchip_clk_register_cpuclk(ptr noundef, ptr noundef, i8 noundef zeroext, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_clk_protect_critical(ptr nocapture noundef readonly %clocks, i32 noundef %nclocks) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %nclocks)
  %cmp4 = icmp sgt i32 %nclocks, 0
  br i1 %cmp4, label %entry.for.body_crit_edge, label %entry.for.end_crit_edge

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

for.body:                                         ; preds = %clk_prepare_enable.exit.for.body_crit_edge, %entry.for.body_crit_edge
  %i.05 = phi i32 [ %inc, %clk_prepare_enable.exit.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %arrayidx = getelementptr ptr, ptr %clocks, i32 %i.05
  %0 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %arrayidx, align 4
  %call = tail call ptr @__clk_lookup(ptr noundef %1) #8
  %call.i = tail call i32 @clk_prepare(ptr noundef %call) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %for.body.clk_prepare_enable.exit_crit_edge

for.body.clk_prepare_enable.exit_crit_edge:       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #10
  br label %clk_prepare_enable.exit

if.end.i:                                         ; preds = %for.body
  %call1.i = tail call i32 @clk_enable(ptr noundef %call) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool2.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool2.not.i, label %if.end.i.clk_prepare_enable.exit_crit_edge, label %if.then3.i

if.end.i.clk_prepare_enable.exit_crit_edge:       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  br label %clk_prepare_enable.exit

if.then3.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #10
  tail call void @clk_unprepare(ptr noundef %call) #8
  br label %clk_prepare_enable.exit

clk_prepare_enable.exit:                          ; preds = %if.then3.i, %if.end.i.clk_prepare_enable.exit_crit_edge, %for.body.clk_prepare_enable.exit_crit_edge
  %inc = add nuw nsw i32 %i.05, 1
  %exitcond.not = icmp eq i32 %inc, %nclocks
  br i1 %exitcond.not, label %clk_prepare_enable.exit.for.end_crit_edge, label %clk_prepare_enable.exit.for.body_crit_edge

clk_prepare_enable.exit.for.body_crit_edge:       ; preds = %clk_prepare_enable.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.body

clk_prepare_enable.exit.for.end_crit_edge:        ; preds = %clk_prepare_enable.exit
  call void @__sanitizer_cov_trace_pc() #10
  br label %for.end

for.end:                                          ; preds = %clk_prepare_enable.exit.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @__clk_lookup(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @rockchip_register_restart_notifier(ptr nocapture noundef readonly %ctx, i32 noundef %reg, ptr noundef %cb) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ctx, align 4
  store ptr %1, ptr @rst_base, align 4
  store i32 %reg, ptr @reg_restart, align 4
  store ptr %cb, ptr @cb_restart, align 4
  %call = tail call i32 @register_restart_handler(ptr noundef nonnull @rockchip_restart_handler) #8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %do.end

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %call1 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.13, ptr noundef nonnull @.str.14, i32 noundef %call) #13
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @register_restart_handler(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid allocsize(2)
declare dso_local noalias ptr @kmem_cache_alloc_trace(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #5

; Function Attrs: null_pointer_is_valid allocsize(0)
declare dso_local noalias ptr @__kmalloc(i32 noundef, i32 noundef) local_unnamed_addr #6

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i32, i1 } @llvm.umul.with.overflow.i32(i32, i32) #7

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @rockchip_fractional_approximation(ptr noundef %hw, i32 noundef %rate, ptr noundef %parent_rate, ptr noundef %m, ptr noundef %n) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call ptr @clk_hw_get_parent(ptr noundef %hw) #8
  %call1 = tail call i32 @clk_hw_get_rate(ptr noundef %call) #8
  %mul = mul i32 %rate, 20
  call void @__sanitizer_cov_trace_cmp4(i32 %mul, i32 %call1)
  %cmp = icmp ugt i32 %mul, %call1
  br i1 %cmp, label %land.lhs.true, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %rem = urem i32 %call1, %rate
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %rem)
  %cmp2.not = icmp eq i32 %rem, 0
  br i1 %cmp2.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #10
  %call3 = tail call ptr @clk_hw_get_parent(ptr noundef %hw) #8
  %call4 = tail call ptr @clk_hw_get_parent(ptr noundef %call3) #8
  %call5 = tail call i32 @clk_hw_get_rate(ptr noundef %call4) #8
  %0 = ptrtoint ptr %parent_rate to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 %call5, ptr %parent_rate, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  tail call void @clk_fractional_divider_general_approximation(ptr noundef %hw, i32 noundef %rate, ptr noundef %parent_rate, ptr noundef %m, ptr noundef %n) #8
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_hw_register_composite(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @match_string(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @rockchip_clk_frac_notifier_cb(ptr noundef %nb, i32 noundef %event, ptr nocapture noundef readonly %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %mux = getelementptr inbounds %struct.rockchip_clk_frac, ptr %nb, i32 0, i32 3
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @rockchip_clk_frac_notifier_cb.__UNIQUE_ID_ddebug167, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@rockchip_clk_frac_notifier_cb, %if.then)) #8
          to label %do.end [label %if.then], !srcloc !89

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  %old_rate = getelementptr inbounds %struct.clk_notifier_data, ptr %data, i32 0, i32 1
  %0 = ptrtoint ptr %old_rate to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %old_rate, align 4
  %new_rate = getelementptr inbounds %struct.clk_notifier_data, ptr %data, i32 0, i32 2
  %2 = ptrtoint ptr %new_rate to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %new_rate, align 4
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @rockchip_clk_frac_notifier_cb.__UNIQUE_ID_ddebug167, ptr noundef nonnull @.str.26, ptr noundef nonnull @.str.25, i32 noundef %event, i32 noundef %1, i32 noundef %3) #8
  br label %do.end

do.end:                                           ; preds = %if.then, %entry
  %4 = zext i32 %event to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.27)
  switch i32 %event, label %do.end.if.end31_crit_edge [
    i32 1, label %if.then4
    i32 2, label %if.then18
  ]

do.end.if.end31_crit_edge:                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end31

if.then4:                                         ; preds = %do.end
  %mux_ops = getelementptr inbounds %struct.rockchip_clk_frac, ptr %nb, i32 0, i32 4
  %5 = ptrtoint ptr %mux_ops to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %mux_ops, align 4
  %get_parent = getelementptr inbounds %struct.clk_ops, ptr %6, i32 0, i32 14
  %7 = ptrtoint ptr %get_parent to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %get_parent, align 4
  %call5 = tail call zeroext i8 %8(ptr noundef %mux) #8
  %conv = zext i8 %call5 to i32
  %rate_change_idx = getelementptr inbounds %struct.rockchip_clk_frac, ptr %nb, i32 0, i32 7
  %9 = ptrtoint ptr %rate_change_idx to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %conv, ptr %rate_change_idx, align 4
  %mux_frac_idx = getelementptr inbounds %struct.rockchip_clk_frac, ptr %nb, i32 0, i32 5
  %10 = ptrtoint ptr %mux_frac_idx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %mux_frac_idx, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %conv)
  %cmp7.not = icmp eq i32 %11, %conv
  br i1 %cmp7.not, label %if.then4.if.end31_crit_edge, label %if.then9

if.then4.if.end31_crit_edge:                      ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end31

if.then9:                                         ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #10
  %12 = ptrtoint ptr %mux_ops to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %mux_ops, align 4
  %set_parent = getelementptr inbounds %struct.clk_ops, ptr %13, i32 0, i32 13
  %14 = ptrtoint ptr %set_parent to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %set_parent, align 4
  %conv13 = trunc i32 %11 to i8
  %call14 = tail call i32 %15(ptr noundef %mux, i8 noundef zeroext %conv13) #8
  %rate_change_remuxed = getelementptr inbounds %struct.rockchip_clk_frac, ptr %nb, i32 0, i32 6
  %16 = ptrtoint ptr %rate_change_remuxed to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 1, ptr %rate_change_remuxed, align 4
  br label %if.end31

if.then18:                                        ; preds = %do.end
  %rate_change_remuxed19 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %nb, i32 0, i32 6
  %17 = ptrtoint ptr %rate_change_remuxed19 to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %rate_change_remuxed19, align 4, !range !90
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool20.not = icmp eq i8 %18, 0
  br i1 %tobool20.not, label %if.then18.if.end31_crit_edge, label %if.then21

if.then18.if.end31_crit_edge:                     ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #10
  br label %if.end31

if.then21:                                        ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #10
  %mux_ops22 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %nb, i32 0, i32 4
  %19 = ptrtoint ptr %mux_ops22 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %mux_ops22, align 4
  %set_parent23 = getelementptr inbounds %struct.clk_ops, ptr %20, i32 0, i32 13
  %21 = ptrtoint ptr %set_parent23 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %set_parent23, align 4
  %rate_change_idx25 = getelementptr inbounds %struct.rockchip_clk_frac, ptr %nb, i32 0, i32 7
  %23 = ptrtoint ptr %rate_change_idx25 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %rate_change_idx25, align 4
  %conv26 = trunc i32 %24 to i8
  %call27 = tail call i32 %22(ptr noundef %mux, i8 noundef zeroext %conv26) #8
  %25 = ptrtoint ptr %rate_change_remuxed19 to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 0, ptr %rate_change_remuxed19, align 4
  br label %if.end31

if.end31:                                         ; preds = %if.then21, %if.then18.if.end31_crit_edge, %if.then9, %if.then4.if.end31_crit_edge, %do.end.if.end31_crit_edge
  ret i32 1
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_pr_debug(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_notifier_register(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_hw_get_rate(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_hw_get_parent(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_fractional_divider_general_approximation(ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @clk_register_fixed_factor(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_prepare(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_enable(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_unprepare(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @rockchip_restart_notify(ptr nocapture noundef readnone %this, i32 noundef %mode, ptr nocapture noundef readnone %cmd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #10
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load ptr, ptr @cb_restart, align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.do.body_crit_edge, label %if.then

entry.do.body_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  br label %do.body

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #10
  tail call void %0() #8
  br label %do.body

do.body:                                          ; preds = %if.then, %entry.do.body_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #8, !srcloc !91
  tail call void @arm_heavy_mb() #8
  %1 = load ptr, ptr @rst_base, align 4
  %2 = load i32, ptr @reg_restart, align 4
  %add.ptr = getelementptr i8, ptr %1, i32 %2
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr, i32 -1174601728) #8, !srcloc !92
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #2

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #8

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #9 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 35)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #9 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 35)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { null_pointer_is_valid allocsize(2) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #6 = { null_pointer_is_valid allocsize(0) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #7 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #8 = { nounwind }
attributes #9 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #10 = { nomerge }
attributes #11 = { nounwind allocsize(2) }
attributes #12 = { nounwind allocsize(0) }
attributes #13 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !3, !5, !7, !9, !10, !11, !12, !13, !15, !17, !19, !20, !21, !22, !24, !26, !27, !28, !29, !31, !32, !33, !35, !37, !38, !39, !41, !43, !45, !46, !47, !48, !50, !52, !54, !56, !58, !59, !60, !61, !63, !64, !65, !67, !68, !69, !71, !72, !73, !75, !76, !77}
!llvm.module.flags = !{!79, !80, !81, !82, !83, !84, !85, !86}
!llvm.ident = !{!87}

!0 = !{ptr @rockchip_clk_init.__key, !1, !"__key", i1 false, i1 false}
!1 = !{!"../drivers/clk/rockchip/clk.c", i32 375, i32 2}
!2 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!3 = !{ptr @.str.1, !4, !"<string literal>", i1 false, i1 false}
!4 = !{!"../drivers/clk/rockchip/clk.c", i32 378, i32 10}
!5 = !{ptr @__ksymtab_rockchip_clk_init, !6, !"__ksymtab_rockchip_clk_init", i1 false, i1 false}
!6 = !{!"../drivers/clk/rockchip/clk.c", i32 386, i32 1}
!7 = !{ptr @.str.2, !8, !"<string literal>", i1 false, i1 false}
!8 = !{!"../drivers/clk/rockchip/clk.c", i32 393, i32 3}
!9 = !{ptr @.str.3, !8, !"<string literal>", i1 false, i1 false}
!10 = !{ptr @.str.4, !8, !"<string literal>", i1 false, i1 false}
!11 = !{ptr @rockchip_clk_of_add_provider._entry, !8, !"_entry", i1 false, i1 false}
!12 = !{ptr @rockchip_clk_of_add_provider._entry_ptr, !8, !"_entry_ptr", i1 false, i1 false}
!13 = !{ptr @__ksymtab_rockchip_clk_of_add_provider, !14, !"__ksymtab_rockchip_clk_of_add_provider", i1 false, i1 false}
!14 = !{!"../drivers/clk/rockchip/clk.c", i32 395, i32 1}
!15 = !{ptr @__ksymtab_rockchip_clk_add_lookup, !16, !"__ksymtab_rockchip_clk_add_lookup", i1 false, i1 false}
!16 = !{!"../drivers/clk/rockchip/clk.c", i32 403, i32 1}
!17 = !{ptr @.str.5, !18, !"<string literal>", i1 false, i1 false}
!18 = !{!"../drivers/clk/rockchip/clk.c", i32 420, i32 4}
!19 = !{ptr @.str.6, !18, !"<string literal>", i1 false, i1 false}
!20 = !{ptr @rockchip_clk_register_plls._entry, !18, !"_entry", i1 false, i1 false}
!21 = !{ptr @rockchip_clk_register_plls._entry_ptr, !18, !"_entry_ptr", i1 false, i1 false}
!22 = !{ptr @__ksymtab_rockchip_clk_register_plls, !23, !"__ksymtab_rockchip_clk_register_plls", i1 false, i1 false}
!23 = !{!"../drivers/clk/rockchip/clk.c", i32 428, i32 1}
!24 = !{ptr @.str.7, !25, !"<string literal>", i1 false, i1 false}
!25 = !{!"../drivers/clk/rockchip/clk.c", i32 547, i32 4}
!26 = !{ptr @.str.8, !25, !"<string literal>", i1 false, i1 false}
!27 = !{ptr @rockchip_clk_register_branches._entry, !25, !"_entry", i1 false, i1 false}
!28 = !{ptr @rockchip_clk_register_branches._entry_ptr, !25, !"_entry_ptr", i1 false, i1 false}
!29 = !{ptr @.str.10, !30, !"<string literal>", i1 false, i1 false}
!30 = !{!"../drivers/clk/rockchip/clk.c", i32 553, i32 4}
!31 = !{ptr @rockchip_clk_register_branches._entry.9, !30, !"_entry", i1 false, i1 false}
!32 = !{ptr @rockchip_clk_register_branches._entry_ptr.11, !30, !"_entry_ptr", i1 false, i1 false}
!33 = !{ptr @__ksymtab_rockchip_clk_register_branches, !34, !"__ksymtab_rockchip_clk_register_branches", i1 false, i1 false}
!34 = !{!"../drivers/clk/rockchip/clk.c", i32 561, i32 1}
!35 = !{ptr @.str.12, !36, !"<string literal>", i1 false, i1 false}
!36 = !{!"../drivers/clk/rockchip/clk.c", i32 577, i32 3}
!37 = !{ptr @rockchip_clk_register_armclk._entry, !36, !"_entry", i1 false, i1 false}
!38 = !{ptr @rockchip_clk_register_armclk._entry_ptr, !36, !"_entry_ptr", i1 false, i1 false}
!39 = !{ptr @__ksymtab_rockchip_clk_register_armclk, !40, !"__ksymtab_rockchip_clk_register_armclk", i1 false, i1 false}
!40 = !{!"../drivers/clk/rockchip/clk.c", i32 584, i32 1}
!41 = !{ptr @__ksymtab_rockchip_clk_protect_critical, !42, !"__ksymtab_rockchip_clk_protect_critical", i1 false, i1 false}
!42 = !{!"../drivers/clk/rockchip/clk.c", i32 598, i32 1}
!43 = !{ptr @.str.13, !44, !"<string literal>", i1 false, i1 false}
!44 = !{!"../drivers/clk/rockchip/clk.c", i32 630, i32 3}
!45 = !{ptr @.str.14, !44, !"<string literal>", i1 false, i1 false}
!46 = !{ptr @rockchip_register_restart_notifier._entry, !44, !"_entry", i1 false, i1 false}
!47 = !{ptr @rockchip_register_restart_notifier._entry_ptr, !44, !"_entry_ptr", i1 false, i1 false}
!48 = !{ptr @__ksymtab_rockchip_register_restart_notifier, !49, !"__ksymtab_rockchip_register_restart_notifier", i1 false, i1 false}
!49 = !{!"../drivers/clk/rockchip/clk.c", i32 633, i32 1}
!50 = !{ptr @rst_base, !51, !"rst_base", i1 false, i1 false}
!51 = !{!"../drivers/clk/rockchip/clk.c", i32 600, i32 22}
!52 = !{ptr @reg_restart, !53, !"reg_restart", i1 false, i1 false}
!53 = !{!"../drivers/clk/rockchip/clk.c", i32 601, i32 21}
!54 = !{ptr @cb_restart, !55, !"cb_restart", i1 false, i1 false}
!55 = !{!"../drivers/clk/rockchip/clk.c", i32 602, i32 15}
!56 = !{ptr @.str.15, !57, !"<string literal>", i1 false, i1 false}
!57 = !{!"../drivers/clk/rockchip/clk.c", i32 214, i32 3}
!58 = !{ptr @.str.16, !57, !"<string literal>", i1 false, i1 false}
!59 = !{ptr @rockchip_clk_register_frac_branch._entry, !57, !"_entry", i1 false, i1 false}
!60 = !{ptr @rockchip_clk_register_frac_branch._entry_ptr, !57, !"_entry_ptr", i1 false, i1 false}
!61 = !{ptr @.str.17, !62, !"<string literal>", i1 false, i1 false}
!62 = !{!"../drivers/clk/rockchip/clk.c", i32 289, i32 4}
!63 = !{ptr @.str.18, !62, !"<string literal>", i1 false, i1 false}
!64 = !{ptr @rockchip_clk_register_frac_branch.__UNIQUE_ID_ddebug168, !62, !"__UNIQUE_ID_ddebug168", i1 false, i1 false}
!65 = !{ptr @.str.20, !66, !"<string literal>", i1 false, i1 false}
!66 = !{!"../drivers/clk/rockchip/clk.c", i32 293, i32 5}
!67 = !{ptr @rockchip_clk_register_frac_branch._entry.19, !66, !"_entry", i1 false, i1 false}
!68 = !{ptr @rockchip_clk_register_frac_branch._entry_ptr.21, !66, !"_entry_ptr", i1 false, i1 false}
!69 = !{ptr @.str.23, !70, !"<string literal>", i1 false, i1 false}
!70 = !{!"../drivers/clk/rockchip/clk.c", i32 296, i32 4}
!71 = !{ptr @rockchip_clk_register_frac_branch._entry.22, !70, !"_entry", i1 false, i1 false}
!72 = !{ptr @rockchip_clk_register_frac_branch._entry_ptr.24, !70, !"_entry_ptr", i1 false, i1 false}
!73 = !{ptr @.str.25, !74, !"<string literal>", i1 false, i1 false}
!74 = !{!"../drivers/clk/rockchip/clk.c", i32 148, i32 2}
!75 = !{ptr @.str.26, !74, !"<string literal>", i1 false, i1 false}
!76 = !{ptr @rockchip_clk_frac_notifier_cb.__UNIQUE_ID_ddebug167, !74, !"__UNIQUE_ID_ddebug167", i1 false, i1 false}
!77 = !{ptr @rockchip_restart_handler, !78, !"rockchip_restart_handler", i1 false, i1 false}
!78 = !{!"../drivers/clk/rockchip/clk.c", i32 613, i32 30}
!79 = !{i32 1, !"wchar_size", i32 2}
!80 = !{i32 1, !"min_enum_size", i32 4}
!81 = !{i32 8, !"branch-target-enforcement", i32 0}
!82 = !{i32 8, !"sign-return-address", i32 0}
!83 = !{i32 8, !"sign-return-address-all", i32 0}
!84 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!85 = !{i32 7, !"uwtable", i32 1}
!86 = !{i32 7, !"frame-pointer", i32 2}
!87 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!88 = !{!"branch_weights", i32 1, i32 2000}
!89 = !{i64 2148216389, i64 2148216394, i64 2148216407, i64 2148216451, i64 2148216485, i64 2148216506}
!90 = !{i8 0, i8 2}
!91 = !{i64 2152702037}
!92 = !{i64 4993585}
