#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fe1b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fe1cf0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1fcad50 .functor NOT 1, L_0x2022320, C4<0>, C4<0>, C4<0>;
L_0x2022170 .functor XOR 10, L_0x2021fa0, L_0x20220d0, C4<0000000000>, C4<0000000000>;
L_0x2022280 .functor XOR 10, L_0x2022170, L_0x20221e0, C4<0000000000>, C4<0000000000>;
v0x201e360_0 .net *"_ivl_10", 9 0, L_0x20221e0;  1 drivers
v0x201e460_0 .net *"_ivl_12", 9 0, L_0x2022280;  1 drivers
v0x201e540_0 .net *"_ivl_2", 9 0, L_0x2021f00;  1 drivers
v0x201e600_0 .net *"_ivl_4", 9 0, L_0x2021fa0;  1 drivers
v0x201e6e0_0 .net *"_ivl_6", 9 0, L_0x20220d0;  1 drivers
v0x201e810_0 .net *"_ivl_8", 9 0, L_0x2022170;  1 drivers
v0x201e8f0_0 .var "clk", 0 0;
v0x201e990_0 .net "in", 3 0, v0x201b9e0_0;  1 drivers
v0x201ea30_0 .net "out_any_dut", 3 1, L_0x2020bf0;  1 drivers
v0x201eaf0_0 .net "out_any_ref", 3 1, L_0x1fcb310;  1 drivers
v0x201ebc0_0 .net "out_both_dut", 2 0, L_0x20200b0;  1 drivers
v0x201ec90_0 .net "out_both_ref", 2 0, L_0x1fcb040;  1 drivers
v0x201ed60_0 .net "out_different_dut", 3 0, L_0x2021500;  1 drivers
v0x201ee30_0 .net "out_different_ref", 3 0, L_0x1fcb560;  1 drivers
v0x201ef00_0 .var/2u "stats1", 287 0;
v0x201efc0_0 .var/2u "strobe", 0 0;
v0x201f080_0 .net "tb_match", 0 0, L_0x2022320;  1 drivers
v0x201f150_0 .net "tb_mismatch", 0 0, L_0x1fcad50;  1 drivers
v0x201f1f0_0 .net "wavedrom_enable", 0 0, v0x201bb40_0;  1 drivers
v0x201f2c0_0 .net "wavedrom_title", 511 0, v0x201bbe0_0;  1 drivers
E_0x1fdb8d0/0 .event negedge, v0x201b920_0;
E_0x1fdb8d0/1 .event posedge, v0x201b920_0;
E_0x1fdb8d0 .event/or E_0x1fdb8d0/0, E_0x1fdb8d0/1;
L_0x2021f00 .concat [ 4 3 3 0], L_0x1fcb560, L_0x1fcb310, L_0x1fcb040;
L_0x2021fa0 .concat [ 4 3 3 0], L_0x1fcb560, L_0x1fcb310, L_0x1fcb040;
L_0x20220d0 .concat [ 4 3 3 0], L_0x2021500, L_0x2020bf0, L_0x20200b0;
L_0x20221e0 .concat [ 4 3 3 0], L_0x1fcb560, L_0x1fcb310, L_0x1fcb040;
L_0x2022320 .cmp/eeq 10, L_0x2021f00, L_0x2022280;
S_0x1fe1e80 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1fe1cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1fcb040 .functor AND 3, L_0x201f3c0, L_0x201f460, C4<111>, C4<111>;
L_0x1fcb310 .functor OR 3, L_0x201f5f0, L_0x201f690, C4<000>, C4<000>;
L_0x1fcb560 .functor XOR 4, v0x201b9e0_0, L_0x201fae0, C4<0000>, C4<0000>;
v0x1fca540_0 .net *"_ivl_1", 2 0, L_0x201f3c0;  1 drivers
v0x1fca880_0 .net *"_ivl_13", 0 0, L_0x201f850;  1 drivers
v0x1fcab50_0 .net *"_ivl_15", 2 0, L_0x201fa00;  1 drivers
v0x1fcae60_0 .net *"_ivl_16", 3 0, L_0x201fae0;  1 drivers
v0x1fcb150_0 .net *"_ivl_3", 2 0, L_0x201f460;  1 drivers
v0x1fcb420_0 .net *"_ivl_7", 2 0, L_0x201f5f0;  1 drivers
v0x1fcb630_0 .net *"_ivl_9", 2 0, L_0x201f690;  1 drivers
v0x201acf0_0 .net "in", 3 0, v0x201b9e0_0;  alias, 1 drivers
v0x201add0_0 .net "out_any", 3 1, L_0x1fcb310;  alias, 1 drivers
v0x201af40_0 .net "out_both", 2 0, L_0x1fcb040;  alias, 1 drivers
v0x201b020_0 .net "out_different", 3 0, L_0x1fcb560;  alias, 1 drivers
L_0x201f3c0 .part v0x201b9e0_0, 0, 3;
L_0x201f460 .part v0x201b9e0_0, 1, 3;
L_0x201f5f0 .part v0x201b9e0_0, 0, 3;
L_0x201f690 .part v0x201b9e0_0, 1, 3;
L_0x201f850 .part v0x201b9e0_0, 0, 1;
L_0x201fa00 .part v0x201b9e0_0, 1, 3;
L_0x201fae0 .concat [ 3 1 0 0], L_0x201fa00, L_0x201f850;
S_0x201b180 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1fe1cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x201b920_0 .net "clk", 0 0, v0x201e8f0_0;  1 drivers
v0x201b9e0_0 .var "in", 3 0;
v0x201baa0_0 .net "tb_match", 0 0, L_0x2022320;  alias, 1 drivers
v0x201bb40_0 .var "wavedrom_enable", 0 0;
v0x201bbe0_0 .var "wavedrom_title", 511 0;
E_0x1fdb460 .event posedge, v0x201b920_0;
E_0x1fdbd50 .event negedge, v0x201b920_0;
S_0x201b420 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x201b180;
 .timescale -12 -12;
v0x201b620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x201b720 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x201b180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x201bdb0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1fe1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1fe2ac0 .functor AND 1, L_0x201fcc0, L_0x201fd60, C4<1>, C4<1>;
L_0x1ff3880 .functor AND 1, L_0x201fea0, L_0x201ff40, C4<1>, C4<1>;
L_0x1ff38f0 .functor AND 1, L_0x2020240, L_0x2020320, C4<1>, C4<1>;
L_0x2020850 .functor OR 1, L_0x20206c0, L_0x20207b0, C4<0>, C4<0>;
L_0x2020b30 .functor OR 1, L_0x2020990, L_0x2020a90, C4<0>, C4<0>;
L_0x2020d80 .functor OR 1, L_0x2020df0, L_0x2020e90, C4<0>, C4<0>;
L_0x20212b0 .functor XOR 1, L_0x20210e0, L_0x2021180, C4<0>, C4<0>;
L_0x20215a0 .functor XOR 1, L_0x20213c0, L_0x2021460, C4<0>, C4<0>;
L_0x20218f0 .functor XOR 1, L_0x2021700, L_0x20217a0, C4<0>, C4<0>;
L_0x2021d40 .functor XOR 1, L_0x2021b40, L_0x2021ca0, C4<0>, C4<0>;
v0x201c020_0 .net *"_ivl_11", 0 0, L_0x201fea0;  1 drivers
v0x201c100_0 .net *"_ivl_13", 0 0, L_0x201ff40;  1 drivers
v0x201c1e0_0 .net *"_ivl_14", 0 0, L_0x1ff3880;  1 drivers
v0x201c2d0_0 .net *"_ivl_20", 0 0, L_0x2020240;  1 drivers
v0x201c3b0_0 .net *"_ivl_22", 0 0, L_0x2020320;  1 drivers
v0x201c4e0_0 .net *"_ivl_23", 0 0, L_0x1ff38f0;  1 drivers
v0x201c5c0_0 .net *"_ivl_28", 0 0, L_0x20206c0;  1 drivers
v0x201c6a0_0 .net *"_ivl_3", 0 0, L_0x201fcc0;  1 drivers
v0x201c780_0 .net *"_ivl_30", 0 0, L_0x20207b0;  1 drivers
v0x201c8f0_0 .net *"_ivl_31", 0 0, L_0x2020850;  1 drivers
v0x201c9d0_0 .net *"_ivl_36", 0 0, L_0x2020990;  1 drivers
v0x201cab0_0 .net *"_ivl_38", 0 0, L_0x2020a90;  1 drivers
v0x201cb90_0 .net *"_ivl_39", 0 0, L_0x2020b30;  1 drivers
v0x201cc70_0 .net *"_ivl_45", 0 0, L_0x2020df0;  1 drivers
v0x201cd50_0 .net *"_ivl_47", 0 0, L_0x2020e90;  1 drivers
v0x201ce30_0 .net *"_ivl_48", 0 0, L_0x2020d80;  1 drivers
v0x201cf10_0 .net *"_ivl_5", 0 0, L_0x201fd60;  1 drivers
v0x201cff0_0 .net *"_ivl_53", 0 0, L_0x20210e0;  1 drivers
v0x201d0d0_0 .net *"_ivl_55", 0 0, L_0x2021180;  1 drivers
v0x201d1b0_0 .net *"_ivl_56", 0 0, L_0x20212b0;  1 drivers
v0x201d290_0 .net *"_ivl_6", 0 0, L_0x1fe2ac0;  1 drivers
v0x201d370_0 .net *"_ivl_61", 0 0, L_0x20213c0;  1 drivers
v0x201d450_0 .net *"_ivl_63", 0 0, L_0x2021460;  1 drivers
v0x201d530_0 .net *"_ivl_64", 0 0, L_0x20215a0;  1 drivers
v0x201d610_0 .net *"_ivl_69", 0 0, L_0x2021700;  1 drivers
v0x201d6f0_0 .net *"_ivl_71", 0 0, L_0x20217a0;  1 drivers
v0x201d7d0_0 .net *"_ivl_72", 0 0, L_0x20218f0;  1 drivers
v0x201d8b0_0 .net *"_ivl_78", 0 0, L_0x2021b40;  1 drivers
v0x201d990_0 .net *"_ivl_80", 0 0, L_0x2021ca0;  1 drivers
v0x201da70_0 .net *"_ivl_81", 0 0, L_0x2021d40;  1 drivers
v0x201db50_0 .net "in", 3 0, v0x201b9e0_0;  alias, 1 drivers
v0x201dc10_0 .net "out_any", 3 1, L_0x2020bf0;  alias, 1 drivers
v0x201dcf0_0 .net "out_both", 2 0, L_0x20200b0;  alias, 1 drivers
v0x201dfe0_0 .net "out_different", 3 0, L_0x2021500;  alias, 1 drivers
L_0x201fcc0 .part v0x201b9e0_0, 3, 1;
L_0x201fd60 .part v0x201b9e0_0, 2, 1;
L_0x201fea0 .part v0x201b9e0_0, 2, 1;
L_0x201ff40 .part v0x201b9e0_0, 1, 1;
L_0x20200b0 .concat8 [ 1 1 1 0], L_0x1ff38f0, L_0x1ff3880, L_0x1fe2ac0;
L_0x2020240 .part v0x201b9e0_0, 1, 1;
L_0x2020320 .part v0x201b9e0_0, 0, 1;
L_0x20206c0 .part v0x201b9e0_0, 3, 1;
L_0x20207b0 .part v0x201b9e0_0, 2, 1;
L_0x2020990 .part v0x201b9e0_0, 2, 1;
L_0x2020a90 .part v0x201b9e0_0, 1, 1;
L_0x2020bf0 .concat8 [ 1 1 1 0], L_0x2020d80, L_0x2020b30, L_0x2020850;
L_0x2020df0 .part v0x201b9e0_0, 1, 1;
L_0x2020e90 .part v0x201b9e0_0, 0, 1;
L_0x20210e0 .part v0x201b9e0_0, 3, 1;
L_0x2021180 .part v0x201b9e0_0, 0, 1;
L_0x20213c0 .part v0x201b9e0_0, 2, 1;
L_0x2021460 .part v0x201b9e0_0, 3, 1;
L_0x2021700 .part v0x201b9e0_0, 1, 1;
L_0x20217a0 .part v0x201b9e0_0, 2, 1;
L_0x2021500 .concat8 [ 1 1 1 1], L_0x2021d40, L_0x20218f0, L_0x20215a0, L_0x20212b0;
L_0x2021b40 .part v0x201b9e0_0, 0, 1;
L_0x2021ca0 .part v0x201b9e0_0, 1, 1;
S_0x201e140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1fe1cf0;
 .timescale -12 -12;
E_0x1fc3a20 .event anyedge, v0x201efc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x201efc0_0;
    %nor/r;
    %assign/vec4 v0x201efc0_0, 0;
    %wait E_0x1fc3a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x201b180;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %wait E_0x1fdbd50;
    %wait E_0x1fdb460;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %wait E_0x1fdb460;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %wait E_0x1fdb460;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %wait E_0x1fdb460;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %wait E_0x1fdb460;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %wait E_0x1fdbd50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x201b720;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fdbd50;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %wait E_0x1fdb460;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x201b9e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fe1cf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201e8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201efc0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fe1cf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x201e8f0_0;
    %inv;
    %store/vec4 v0x201e8f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fe1cf0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x201b920_0, v0x201f150_0, v0x201e990_0, v0x201ec90_0, v0x201ebc0_0, v0x201eaf0_0, v0x201ea30_0, v0x201ee30_0, v0x201ed60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fe1cf0;
T_7 ;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fe1cf0;
T_8 ;
    %wait E_0x1fdb8d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201ef00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
    %load/vec4 v0x201f080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201ef00_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x201ec90_0;
    %load/vec4 v0x201ec90_0;
    %load/vec4 v0x201ebc0_0;
    %xor;
    %load/vec4 v0x201ec90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x201eaf0_0;
    %load/vec4 v0x201eaf0_0;
    %load/vec4 v0x201ea30_0;
    %xor;
    %load/vec4 v0x201eaf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x201ee30_0;
    %load/vec4 v0x201ee30_0;
    %load/vec4 v0x201ed60_0;
    %xor;
    %load/vec4 v0x201ee30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x201ef00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201ef00_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/gatesv/iter0/response45/top_module.sv";
