// Seed: 2594549566
module module_0 (
    input wand  id_0,
    input wor   id_1,
    input tri0  id_2,
    input uwire id_3
);
  initial
    if (id_1) id_5 = -1;
    else
      @(posedge id_5)
        @(id_5)
          if (1'b0);
          else @(posedge "") id_6 = -1'h0 !== 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    id_5,
    input wire id_2,
    input supply1 void id_3
);
  wire id_6;
  tri1 id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_2
  );
  logic [7:0]['b0] id_8;
  assign id_7 = 1'b0;
  assign id_5 = {-1, id_3, 1, -1, 1, id_2, 1};
  id_9(
      1
  );
  assign id_7 = 1;
endmodule
