// ======================================================================
// \title  StateToStateStateMachineAc.cpp
// \author Generated by fpp-to-cpp
// \brief  cpp file for StateToState state machine
// ======================================================================

#include "FppTest/state_machine/internal/state/StateToStateStateMachineAc.hpp"
#include "Fw/Types/Assert.hpp"

namespace FppTest {

  namespace SmState {

    // ----------------------------------------------------------------------
    // Constructors and Destructors
    // ----------------------------------------------------------------------

    StateToStateStateMachineBase ::
      StateToStateStateMachineBase()
    {

    }

    StateToStateStateMachineBase ::
      ~StateToStateStateMachineBase()
    {

    }

    // ----------------------------------------------------------------------
    // Initialization
    // ----------------------------------------------------------------------

    void StateToStateStateMachineBase ::
      init(const FwEnumStoreType id)
    {
      this->m_id = id;
      this->enter_S1(Signal::__FPRIME_AC_INITIAL_TRANSITION);
    }

    // ----------------------------------------------------------------------
    // Send signal functions
    // ----------------------------------------------------------------------

    void StateToStateStateMachineBase ::
      sendSignal_S1_to_S4()
    {
      switch (this->m_state) {
        case State::S1_S2:
          this->action_exitS2(Signal::S1_to_S4);
          this->action_exitS1(Signal::S1_to_S4);
          this->action_a(Signal::S1_to_S4);
          this->enter_S4(Signal::S1_to_S4);
          break;
        case State::S1_S3:
          this->action_exitS3(Signal::S1_to_S4);
          this->action_exitS1(Signal::S1_to_S4);
          this->action_a(Signal::S1_to_S4);
          this->enter_S4(Signal::S1_to_S4);
          break;
        case State::S4_S5:
          break;
        default:
          FW_ASSERT(0, static_cast<FwAssertArgType>(this->m_state));
          break;
      }
    }

    void StateToStateStateMachineBase ::
      sendSignal_S1_to_S5()
    {
      switch (this->m_state) {
        case State::S1_S2:
          this->action_exitS2(Signal::S1_to_S5);
          this->action_exitS1(Signal::S1_to_S5);
          this->action_a(Signal::S1_to_S5);
          this->action_enterS4(Signal::S1_to_S5);
          this->enter_S4_S5(Signal::S1_to_S5);
          break;
        case State::S1_S3:
          this->action_exitS3(Signal::S1_to_S5);
          this->action_exitS1(Signal::S1_to_S5);
          this->action_a(Signal::S1_to_S5);
          this->action_enterS4(Signal::S1_to_S5);
          this->enter_S4_S5(Signal::S1_to_S5);
          break;
        case State::S4_S5:
          break;
        default:
          FW_ASSERT(0, static_cast<FwAssertArgType>(this->m_state));
          break;
      }
    }

    void StateToStateStateMachineBase ::
      sendSignal_S2_to_S3()
    {
      switch (this->m_state) {
        case State::S1_S2:
          this->action_exitS2(Signal::S2_to_S3);
          this->enter_S1_S3(Signal::S2_to_S3);
          break;
        case State::S1_S3:
          break;
        case State::S4_S5:
          break;
        default:
          FW_ASSERT(0, static_cast<FwAssertArgType>(this->m_state));
          break;
      }
    }

    // ----------------------------------------------------------------------
    // State and junction entry
    // ----------------------------------------------------------------------

    void StateToStateStateMachineBase ::
      enter_S4(Signal signal)
    {
      this->action_enterS4(signal);
      this->enter_S4_S5(signal);
    }

    void StateToStateStateMachineBase ::
      enter_S4_S5(Signal signal)
    {
      this->action_enterS5(signal);
      this->m_state = State::S4_S5;
    }

    void StateToStateStateMachineBase ::
      enter_S1(Signal signal)
    {
      this->action_enterS1(signal);
      this->enter_S1_S2(signal);
    }

    void StateToStateStateMachineBase ::
      enter_S1_S2(Signal signal)
    {
      this->action_enterS2(signal);
      this->m_state = State::S1_S2;
    }

    void StateToStateStateMachineBase ::
      enter_S1_S3(Signal signal)
    {
      this->action_enterS3(signal);
      this->m_state = State::S1_S3;
    }

  }

}
