Analysis & Synthesis report for ram
Mon Dec 02 20:43:18 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 02 20:43:18 2024           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ram                                             ;
; Top-level Entity Name              ; alu_control                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5                                               ;
;     Total combinational functions  ; 5                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; alu_control        ; ram                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+
; alu_control.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/ADMIN/Downloads/shiftor/cpu/ram/alu_control.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 5        ;
;                                             ;          ;
; Total combinational functions               ; 5        ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2        ;
;     -- 3 input functions                    ; 1        ;
;     -- <=2 input functions                  ; 2        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 5        ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 10       ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; ALUOp[1] ;
; Maximum fan-out                             ; 4        ;
; Total fan-out                               ; 19       ;
; Average fan-out                             ; 1.27     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |alu_control               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |alu_control        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 02 20:43:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram -c ram
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mc.bdf
    Info (12023): Found entity 1: mc
Info (12021): Found 1 design units, including 1 entities, in source file ram.bdf
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file 2_to_4_decoder.bdf
    Info (12023): Found entity 1: 2_to_4_decoder
Info (12021): Found 1 design units, including 1 entities, in source file ram4x4.bdf
    Info (12023): Found entity 1: ram4x4
Info (12021): Found 1 design units, including 1 entities, in source file ram4x4complete.bdf
    Info (12023): Found entity 1: ram4x4complete
Info (12021): Found 1 design units, including 1 entities, in source file control_logic.bdf
    Info (12023): Found entity 1: control_logic
Info (12021): Found 1 design units, including 1 entities, in source file mux2-1.bdf
    Info (12023): Found entity 1: mux2-1
Info (12021): Found 1 design units, including 1 entities, in source file selector.bdf
    Info (12023): Found entity 1: selector
Info (12021): Found 1 design units, including 1 entities, in source file output_logic.bdf
    Info (12023): Found entity 1: output_logic
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file fas.bdf
    Info (12023): Found entity 1: fas
Info (12021): Found 1 design units, including 1 entities, in source file top-1.bdf
    Info (12023): Found entity 1: top-1
Info (12021): Found 1 design units, including 1 entities, in source file stack4x4.bdf
    Info (12023): Found entity 1: stack4x4
Info (12021): Found 1 design units, including 1 entities, in source file comparator.bdf
    Info (12023): Found entity 1: comparator
Info (12021): Found 1 design units, including 1 entities, in source file fa.bdf
    Info (12023): Found entity 1: fa
Info (12021): Found 1 design units, including 1 entities, in source file counter.bdf
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file queue4x4.bdf
    Info (12023): Found entity 1: queue4x4
Info (12021): Found 1 design units, including 1 entities, in source file d_latch.bdf
    Info (12023): Found entity 1: d_latch
Info (12021): Found 1 design units, including 1 entities, in source file 4bit.bdf
    Info (12023): Found entity 1: 4bit
Info (12021): Found 1 design units, including 1 entities, in source file word.bdf
    Info (12023): Found entity 1: word
Info (12021): Found 1 design units, including 1 entities, in source file tri4bit.bdf
    Info (12023): Found entity 1: tri4bit
Info (12021): Found 1 design units, including 1 entities, in source file ram_4x4.bdf
    Info (12023): Found entity 1: ram_4x4
Info (12021): Found 1 design units, including 1 entities, in source file has.bdf
    Info (12023): Found entity 1: has
Info (12021): Found 1 design units, including 1 entities, in source file front.bdf
    Info (12023): Found entity 1: front
Info (12021): Found 1 design units, including 1 entities, in source file back.bdf
    Info (12023): Found entity 1: back
Info (12021): Found 1 design units, including 1 entities, in source file byte.bdf
    Info (12023): Found entity 1: byte
Info (12021): Found 1 design units, including 1 entities, in source file 16bit.bdf
    Info (12023): Found entity 1: 16bit
Info (12021): Found 1 design units, including 1 entities, in source file dword.bdf
    Info (12023): Found entity 1: dword
Info (12021): Found 1 design units, including 1 entities, in source file 3_to_8_decoder.bdf
    Info (12023): Found entity 1: 3_to_8_decoder
Info (12021): Found 1 design units, including 1 entities, in source file tri16bit.bdf
    Info (12023): Found entity 1: tri16bit
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.bdf
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 1 design units, including 1 entities, in source file mux2-1_16bit.bdf
    Info (12023): Found entity 1: mux2-1_16bit
Info (12021): Found 1 design units, including 1 entities, in source file dword2.bdf
    Info (12023): Found entity 1: dword2
Info (12021): Found 1 design units, including 1 entities, in source file dmem.bdf
    Info (12023): Found entity 1: DMem
Info (12021): Found 1 design units, including 1 entities, in source file dmem64x16.bdf
    Info (12023): Found entity 1: DMem64x16
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file rfc.bdf
    Info (12023): Found entity 1: rfc
Info (12021): Found 1 design units, including 1 entities, in source file rfc16.bdf
    Info (12023): Found entity 1: rfc16
Info (12021): Found 1 design units, including 1 entities, in source file rfc8x16.bdf
    Info (12023): Found entity 1: rfc8x16
Info (12021): Found 1 design units, including 1 entities, in source file register_file.bdf
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file decoder_3_to_8.bdf
    Info (12023): Found entity 1: decoder_3_to_8
Info (12021): Found 1 design units, including 1 entities, in source file register_file_complete.bdf
    Info (12023): Found entity 1: register_file_complete
Info (12021): Found 1 design units, including 1 entities, in source file dff16bit.bdf
    Info (12023): Found entity 1: dff16bit
Info (12021): Found 1 design units, including 1 entities, in source file buffer16bit.bdf
    Info (12023): Found entity 1: buffer16bit
Info (12021): Found 1 design units, including 1 entities, in source file reg16.bdf
    Info (12023): Found entity 1: reg16
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_1.bdf
    Info (12023): Found entity 1: shift_left_1
Info (12021): Found 1 design units, including 1 entities, in source file fa_1.bdf
    Info (12023): Found entity 1: FA_1
Info (12021): Found 1 design units, including 1 entities, in source file fa_4.bdf
    Info (12023): Found entity 1: FA_4
Info (12021): Found 1 design units, including 1 entities, in source file fa_16.bdf
    Info (12023): Found entity 1: FA_16
Info (12021): Found 1 design units, including 1 entities, in source file pcadder.bdf
    Info (12023): Found entity 1: PCAdder
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0-SYN
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 1 design units, including 1 entities, in source file check_zero.bdf
    Info (12023): Found entity 1: check_zero
Info (12021): Found 1 design units, including 1 entities, in source file mux4-1_16bit.bdf
    Info (12023): Found entity 1: mux4-1_16bit
Info (12021): Found 1 design units, including 1 entities, in source file fa16bit.bdf
    Info (12023): Found entity 1: FA16bit
Info (12021): Found 1 design units, including 1 entities, in source file mux4-1.bdf
    Info (12023): Found entity 1: mux4-1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.bdf
    Info (12023): Found entity 1: shift_left
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file mux2-1_10bit.bdf
    Info (12023): Found entity 1: mux2-1_10bit
Info (12021): Found 1 design units, including 1 entities, in source file mux16.bdf
    Info (12023): Found entity 1: mux16
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.bdf
    Info (12023): Found entity 1: sign_extend
Info (12021): Found 1 design units, including 1 entities, in source file dff8bit.bdf
    Info (12023): Found entity 1: dff8bit
Info (12021): Found 1 design units, including 1 entities, in source file buffer8bit.bdf
    Info (12023): Found entity 1: buffer8bit
Info (12021): Found 1 design units, including 1 entities, in source file pc8bit.bdf
    Info (12023): Found entity 1: pc8bit
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.bdf
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file mux2-1_3bit.bdf
    Info (12023): Found entity 1: mux2-1_3bit
Info (12021): Found 1 design units, including 1 entities, in source file onchip_rom.v
    Info (12023): Found entity 1: ONCHIP_ROM
Info (12021): Found 1 design units, including 1 entities, in source file mux16-1.bdf
    Info (12023): Found entity 1: mux16-1
Info (12021): Found 1 design units, including 1 entities, in source file and16bit.bdf
    Info (12023): Found entity 1: and16bit
Info (12021): Found 1 design units, including 1 entities, in source file or16bit.bdf
    Info (12023): Found entity 1: or16bit
Info (12021): Found 1 design units, including 1 entities, in source file nand16bit.bdf
    Info (12023): Found entity 1: nand16bit
Info (12021): Found 1 design units, including 1 entities, in source file xor16bit.bdf
    Info (12023): Found entity 1: xor16bit
Info (12021): Found 1 design units, including 1 entities, in source file shl1.bdf
    Info (12023): Found entity 1: shl1
Info (12021): Found 1 design units, including 1 entities, in source file shl2.bdf
    Info (12023): Found entity 1: shl2
Info (12021): Found 1 design units, including 1 entities, in source file shl3.bdf
    Info (12023): Found entity 1: shl3
Info (12021): Found 1 design units, including 1 entities, in source file shr1.bdf
    Info (12023): Found entity 1: shr1
Info (12021): Found 1 design units, including 1 entities, in source file shr2.bdf
    Info (12023): Found entity 1: shr2
Info (12021): Found 1 design units, including 1 entities, in source file shr3.bdf
    Info (12023): Found entity 1: shr3
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.bdf
    Info (12023): Found entity 1: alu_control
Info (12021): Found 1 design units, including 1 entities, in source file mux2-1_8bit.bdf
    Info (12023): Found entity 1: mux2-1_8bit
Info (12127): Elaborating entity "alu_control" for the top level hierarchy
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 5 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 402 megabytes
    Info: Processing ended: Mon Dec 02 20:43:18 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


