// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_delete_patch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n_patches,
        n_patches_ap_vld,
        n_patches_read,
        patches_superpoints_0_address0,
        patches_superpoints_0_ce0,
        patches_superpoints_0_we0,
        patches_superpoints_0_d0,
        patches_superpoints_0_address1,
        patches_superpoints_0_ce1,
        patches_superpoints_0_q1,
        patches_superpoints_1_address0,
        patches_superpoints_1_ce0,
        patches_superpoints_1_we0,
        patches_superpoints_1_d0,
        patches_superpoints_1_address1,
        patches_superpoints_1_ce1,
        patches_superpoints_1_q1,
        patches_superpoints_2_address0,
        patches_superpoints_2_ce0,
        patches_superpoints_2_we0,
        patches_superpoints_2_d0,
        patches_superpoints_2_address1,
        patches_superpoints_2_ce1,
        patches_superpoints_2_q1,
        patches_superpoints_3_address0,
        patches_superpoints_3_ce0,
        patches_superpoints_3_we0,
        patches_superpoints_3_d0,
        patches_superpoints_3_address1,
        patches_superpoints_3_ce1,
        patches_superpoints_3_q1,
        patches_superpoints_4_address0,
        patches_superpoints_4_ce0,
        patches_superpoints_4_we0,
        patches_superpoints_4_d0,
        patches_superpoints_4_address1,
        patches_superpoints_4_ce1,
        patches_superpoints_4_q1,
        patches_superpoints_5_address0,
        patches_superpoints_5_ce0,
        patches_superpoints_5_we0,
        patches_superpoints_5_d0,
        patches_superpoints_5_address1,
        patches_superpoints_5_ce1,
        patches_superpoints_5_q1,
        patches_superpoints_6_address0,
        patches_superpoints_6_ce0,
        patches_superpoints_6_we0,
        patches_superpoints_6_d0,
        patches_superpoints_6_address1,
        patches_superpoints_6_ce1,
        patches_superpoints_6_q1,
        patches_superpoints_7_address0,
        patches_superpoints_7_ce0,
        patches_superpoints_7_we0,
        patches_superpoints_7_d0,
        patches_superpoints_7_address1,
        patches_superpoints_7_ce1,
        patches_superpoints_7_q1,
        patches_superpoints_8_address0,
        patches_superpoints_8_ce0,
        patches_superpoints_8_we0,
        patches_superpoints_8_d0,
        patches_superpoints_8_address1,
        patches_superpoints_8_ce1,
        patches_superpoints_8_q1,
        patches_superpoints_9_address0,
        patches_superpoints_9_ce0,
        patches_superpoints_9_we0,
        patches_superpoints_9_d0,
        patches_superpoints_9_address1,
        patches_superpoints_9_ce1,
        patches_superpoints_9_q1,
        patches_superpoints_10_address0,
        patches_superpoints_10_ce0,
        patches_superpoints_10_we0,
        patches_superpoints_10_d0,
        patches_superpoints_10_address1,
        patches_superpoints_10_ce1,
        patches_superpoints_10_q1,
        patches_superpoints_11_address0,
        patches_superpoints_11_ce0,
        patches_superpoints_11_we0,
        patches_superpoints_11_d0,
        patches_superpoints_11_address1,
        patches_superpoints_11_ce1,
        patches_superpoints_11_q1,
        patches_superpoints_12_address0,
        patches_superpoints_12_ce0,
        patches_superpoints_12_we0,
        patches_superpoints_12_d0,
        patches_superpoints_12_address1,
        patches_superpoints_12_ce1,
        patches_superpoints_12_q1,
        patches_superpoints_13_address0,
        patches_superpoints_13_ce0,
        patches_superpoints_13_we0,
        patches_superpoints_13_d0,
        patches_superpoints_13_address1,
        patches_superpoints_13_ce1,
        patches_superpoints_13_q1,
        patches_superpoints_14_address0,
        patches_superpoints_14_ce0,
        patches_superpoints_14_we0,
        patches_superpoints_14_d0,
        patches_superpoints_14_address1,
        patches_superpoints_14_ce1,
        patches_superpoints_14_q1,
        patches_superpoints_15_address0,
        patches_superpoints_15_ce0,
        patches_superpoints_15_we0,
        patches_superpoints_15_d0,
        patches_superpoints_15_address1,
        patches_superpoints_15_ce1,
        patches_superpoints_15_q1,
        patches_superpoints_16_address0,
        patches_superpoints_16_ce0,
        patches_superpoints_16_we0,
        patches_superpoints_16_d0,
        patches_superpoints_16_address1,
        patches_superpoints_16_ce1,
        patches_superpoints_16_q1,
        patches_superpoints_17_address0,
        patches_superpoints_17_ce0,
        patches_superpoints_17_we0,
        patches_superpoints_17_d0,
        patches_superpoints_17_address1,
        patches_superpoints_17_ce1,
        patches_superpoints_17_q1,
        patches_superpoints_18_address0,
        patches_superpoints_18_ce0,
        patches_superpoints_18_we0,
        patches_superpoints_18_d0,
        patches_superpoints_18_address1,
        patches_superpoints_18_ce1,
        patches_superpoints_18_q1,
        patches_superpoints_19_address0,
        patches_superpoints_19_ce0,
        patches_superpoints_19_we0,
        patches_superpoints_19_d0,
        patches_superpoints_19_address1,
        patches_superpoints_19_ce1,
        patches_superpoints_19_q1,
        patches_superpoints_20_address0,
        patches_superpoints_20_ce0,
        patches_superpoints_20_we0,
        patches_superpoints_20_d0,
        patches_superpoints_20_address1,
        patches_superpoints_20_ce1,
        patches_superpoints_20_q1,
        patches_superpoints_21_address0,
        patches_superpoints_21_ce0,
        patches_superpoints_21_we0,
        patches_superpoints_21_d0,
        patches_superpoints_21_address1,
        patches_superpoints_21_ce1,
        patches_superpoints_21_q1,
        patches_superpoints_22_address0,
        patches_superpoints_22_ce0,
        patches_superpoints_22_we0,
        patches_superpoints_22_d0,
        patches_superpoints_22_address1,
        patches_superpoints_22_ce1,
        patches_superpoints_22_q1,
        patches_superpoints_23_address0,
        patches_superpoints_23_ce0,
        patches_superpoints_23_we0,
        patches_superpoints_23_d0,
        patches_superpoints_23_address1,
        patches_superpoints_23_ce1,
        patches_superpoints_23_q1,
        patches_superpoints_24_address0,
        patches_superpoints_24_ce0,
        patches_superpoints_24_we0,
        patches_superpoints_24_d0,
        patches_superpoints_24_address1,
        patches_superpoints_24_ce1,
        patches_superpoints_24_q1,
        patches_superpoints_25_address0,
        patches_superpoints_25_ce0,
        patches_superpoints_25_we0,
        patches_superpoints_25_d0,
        patches_superpoints_25_address1,
        patches_superpoints_25_ce1,
        patches_superpoints_25_q1,
        patches_superpoints_26_address0,
        patches_superpoints_26_ce0,
        patches_superpoints_26_we0,
        patches_superpoints_26_d0,
        patches_superpoints_26_address1,
        patches_superpoints_26_ce1,
        patches_superpoints_26_q1,
        patches_superpoints_27_address0,
        patches_superpoints_27_ce0,
        patches_superpoints_27_we0,
        patches_superpoints_27_d0,
        patches_superpoints_27_address1,
        patches_superpoints_27_ce1,
        patches_superpoints_27_q1,
        patches_superpoints_28_address0,
        patches_superpoints_28_ce0,
        patches_superpoints_28_we0,
        patches_superpoints_28_d0,
        patches_superpoints_28_address1,
        patches_superpoints_28_ce1,
        patches_superpoints_28_q1,
        patches_superpoints_29_address0,
        patches_superpoints_29_ce0,
        patches_superpoints_29_we0,
        patches_superpoints_29_d0,
        patches_superpoints_29_address1,
        patches_superpoints_29_ce1,
        patches_superpoints_29_q1,
        patches_superpoints_30_address0,
        patches_superpoints_30_ce0,
        patches_superpoints_30_we0,
        patches_superpoints_30_d0,
        patches_superpoints_30_address1,
        patches_superpoints_30_ce1,
        patches_superpoints_30_q1,
        patches_superpoints_31_address0,
        patches_superpoints_31_ce0,
        patches_superpoints_31_we0,
        patches_superpoints_31_d0,
        patches_superpoints_31_address1,
        patches_superpoints_31_ce1,
        patches_superpoints_31_q1,
        patches_parameters_0_address0,
        patches_parameters_0_ce0,
        patches_parameters_0_we0,
        patches_parameters_0_d0,
        patches_parameters_0_address1,
        patches_parameters_0_ce1,
        patches_parameters_0_q1,
        patches_parameters_1_address0,
        patches_parameters_1_ce0,
        patches_parameters_1_we0,
        patches_parameters_1_d0,
        patches_parameters_1_address1,
        patches_parameters_1_ce1,
        patches_parameters_1_q1,
        patches_parameters_2_address0,
        patches_parameters_2_ce0,
        patches_parameters_2_we0,
        patches_parameters_2_d0,
        patches_parameters_2_address1,
        patches_parameters_2_ce1,
        patches_parameters_2_q1,
        patches_parameters_3_address0,
        patches_parameters_3_ce0,
        patches_parameters_3_we0,
        patches_parameters_3_d0,
        patches_parameters_3_address1,
        patches_parameters_3_ce1,
        patches_parameters_3_q1,
        patches_parameters_4_address0,
        patches_parameters_4_ce0,
        patches_parameters_4_we0,
        patches_parameters_4_d0,
        patches_parameters_4_address1,
        patches_parameters_4_ce1,
        patches_parameters_4_q1,
        index
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_pp0_stage0 = 10'd4;
parameter    ap_ST_fsm_state5 = 10'd8;
parameter    ap_ST_fsm_pp1_stage0 = 10'd16;
parameter    ap_ST_fsm_state8 = 10'd32;
parameter    ap_ST_fsm_state9 = 10'd64;
parameter    ap_ST_fsm_state10 = 10'd128;
parameter    ap_ST_fsm_state11 = 10'd256;
parameter    ap_ST_fsm_state12 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] n_patches;
output   n_patches_ap_vld;
input  [31:0] n_patches_read;
output  [9:0] patches_superpoints_0_address0;
output   patches_superpoints_0_ce0;
output   patches_superpoints_0_we0;
output  [63:0] patches_superpoints_0_d0;
output  [9:0] patches_superpoints_0_address1;
output   patches_superpoints_0_ce1;
input  [63:0] patches_superpoints_0_q1;
output  [9:0] patches_superpoints_1_address0;
output   patches_superpoints_1_ce0;
output   patches_superpoints_1_we0;
output  [63:0] patches_superpoints_1_d0;
output  [9:0] patches_superpoints_1_address1;
output   patches_superpoints_1_ce1;
input  [63:0] patches_superpoints_1_q1;
output  [9:0] patches_superpoints_2_address0;
output   patches_superpoints_2_ce0;
output   patches_superpoints_2_we0;
output  [63:0] patches_superpoints_2_d0;
output  [9:0] patches_superpoints_2_address1;
output   patches_superpoints_2_ce1;
input  [63:0] patches_superpoints_2_q1;
output  [9:0] patches_superpoints_3_address0;
output   patches_superpoints_3_ce0;
output   patches_superpoints_3_we0;
output  [63:0] patches_superpoints_3_d0;
output  [9:0] patches_superpoints_3_address1;
output   patches_superpoints_3_ce1;
input  [63:0] patches_superpoints_3_q1;
output  [9:0] patches_superpoints_4_address0;
output   patches_superpoints_4_ce0;
output   patches_superpoints_4_we0;
output  [63:0] patches_superpoints_4_d0;
output  [9:0] patches_superpoints_4_address1;
output   patches_superpoints_4_ce1;
input  [63:0] patches_superpoints_4_q1;
output  [9:0] patches_superpoints_5_address0;
output   patches_superpoints_5_ce0;
output   patches_superpoints_5_we0;
output  [63:0] patches_superpoints_5_d0;
output  [9:0] patches_superpoints_5_address1;
output   patches_superpoints_5_ce1;
input  [63:0] patches_superpoints_5_q1;
output  [9:0] patches_superpoints_6_address0;
output   patches_superpoints_6_ce0;
output   patches_superpoints_6_we0;
output  [63:0] patches_superpoints_6_d0;
output  [9:0] patches_superpoints_6_address1;
output   patches_superpoints_6_ce1;
input  [63:0] patches_superpoints_6_q1;
output  [9:0] patches_superpoints_7_address0;
output   patches_superpoints_7_ce0;
output   patches_superpoints_7_we0;
output  [63:0] patches_superpoints_7_d0;
output  [9:0] patches_superpoints_7_address1;
output   patches_superpoints_7_ce1;
input  [63:0] patches_superpoints_7_q1;
output  [9:0] patches_superpoints_8_address0;
output   patches_superpoints_8_ce0;
output   patches_superpoints_8_we0;
output  [63:0] patches_superpoints_8_d0;
output  [9:0] patches_superpoints_8_address1;
output   patches_superpoints_8_ce1;
input  [63:0] patches_superpoints_8_q1;
output  [9:0] patches_superpoints_9_address0;
output   patches_superpoints_9_ce0;
output   patches_superpoints_9_we0;
output  [63:0] patches_superpoints_9_d0;
output  [9:0] patches_superpoints_9_address1;
output   patches_superpoints_9_ce1;
input  [63:0] patches_superpoints_9_q1;
output  [9:0] patches_superpoints_10_address0;
output   patches_superpoints_10_ce0;
output   patches_superpoints_10_we0;
output  [63:0] patches_superpoints_10_d0;
output  [9:0] patches_superpoints_10_address1;
output   patches_superpoints_10_ce1;
input  [63:0] patches_superpoints_10_q1;
output  [9:0] patches_superpoints_11_address0;
output   patches_superpoints_11_ce0;
output   patches_superpoints_11_we0;
output  [63:0] patches_superpoints_11_d0;
output  [9:0] patches_superpoints_11_address1;
output   patches_superpoints_11_ce1;
input  [63:0] patches_superpoints_11_q1;
output  [9:0] patches_superpoints_12_address0;
output   patches_superpoints_12_ce0;
output   patches_superpoints_12_we0;
output  [63:0] patches_superpoints_12_d0;
output  [9:0] patches_superpoints_12_address1;
output   patches_superpoints_12_ce1;
input  [63:0] patches_superpoints_12_q1;
output  [9:0] patches_superpoints_13_address0;
output   patches_superpoints_13_ce0;
output   patches_superpoints_13_we0;
output  [63:0] patches_superpoints_13_d0;
output  [9:0] patches_superpoints_13_address1;
output   patches_superpoints_13_ce1;
input  [63:0] patches_superpoints_13_q1;
output  [9:0] patches_superpoints_14_address0;
output   patches_superpoints_14_ce0;
output   patches_superpoints_14_we0;
output  [63:0] patches_superpoints_14_d0;
output  [9:0] patches_superpoints_14_address1;
output   patches_superpoints_14_ce1;
input  [63:0] patches_superpoints_14_q1;
output  [9:0] patches_superpoints_15_address0;
output   patches_superpoints_15_ce0;
output   patches_superpoints_15_we0;
output  [63:0] patches_superpoints_15_d0;
output  [9:0] patches_superpoints_15_address1;
output   patches_superpoints_15_ce1;
input  [63:0] patches_superpoints_15_q1;
output  [9:0] patches_superpoints_16_address0;
output   patches_superpoints_16_ce0;
output   patches_superpoints_16_we0;
output  [63:0] patches_superpoints_16_d0;
output  [9:0] patches_superpoints_16_address1;
output   patches_superpoints_16_ce1;
input  [63:0] patches_superpoints_16_q1;
output  [9:0] patches_superpoints_17_address0;
output   patches_superpoints_17_ce0;
output   patches_superpoints_17_we0;
output  [63:0] patches_superpoints_17_d0;
output  [9:0] patches_superpoints_17_address1;
output   patches_superpoints_17_ce1;
input  [63:0] patches_superpoints_17_q1;
output  [9:0] patches_superpoints_18_address0;
output   patches_superpoints_18_ce0;
output   patches_superpoints_18_we0;
output  [63:0] patches_superpoints_18_d0;
output  [9:0] patches_superpoints_18_address1;
output   patches_superpoints_18_ce1;
input  [63:0] patches_superpoints_18_q1;
output  [9:0] patches_superpoints_19_address0;
output   patches_superpoints_19_ce0;
output   patches_superpoints_19_we0;
output  [63:0] patches_superpoints_19_d0;
output  [9:0] patches_superpoints_19_address1;
output   patches_superpoints_19_ce1;
input  [63:0] patches_superpoints_19_q1;
output  [9:0] patches_superpoints_20_address0;
output   patches_superpoints_20_ce0;
output   patches_superpoints_20_we0;
output  [63:0] patches_superpoints_20_d0;
output  [9:0] patches_superpoints_20_address1;
output   patches_superpoints_20_ce1;
input  [63:0] patches_superpoints_20_q1;
output  [9:0] patches_superpoints_21_address0;
output   patches_superpoints_21_ce0;
output   patches_superpoints_21_we0;
output  [63:0] patches_superpoints_21_d0;
output  [9:0] patches_superpoints_21_address1;
output   patches_superpoints_21_ce1;
input  [63:0] patches_superpoints_21_q1;
output  [9:0] patches_superpoints_22_address0;
output   patches_superpoints_22_ce0;
output   patches_superpoints_22_we0;
output  [63:0] patches_superpoints_22_d0;
output  [9:0] patches_superpoints_22_address1;
output   patches_superpoints_22_ce1;
input  [63:0] patches_superpoints_22_q1;
output  [9:0] patches_superpoints_23_address0;
output   patches_superpoints_23_ce0;
output   patches_superpoints_23_we0;
output  [63:0] patches_superpoints_23_d0;
output  [9:0] patches_superpoints_23_address1;
output   patches_superpoints_23_ce1;
input  [63:0] patches_superpoints_23_q1;
output  [9:0] patches_superpoints_24_address0;
output   patches_superpoints_24_ce0;
output   patches_superpoints_24_we0;
output  [63:0] patches_superpoints_24_d0;
output  [9:0] patches_superpoints_24_address1;
output   patches_superpoints_24_ce1;
input  [63:0] patches_superpoints_24_q1;
output  [9:0] patches_superpoints_25_address0;
output   patches_superpoints_25_ce0;
output   patches_superpoints_25_we0;
output  [63:0] patches_superpoints_25_d0;
output  [9:0] patches_superpoints_25_address1;
output   patches_superpoints_25_ce1;
input  [63:0] patches_superpoints_25_q1;
output  [9:0] patches_superpoints_26_address0;
output   patches_superpoints_26_ce0;
output   patches_superpoints_26_we0;
output  [63:0] patches_superpoints_26_d0;
output  [9:0] patches_superpoints_26_address1;
output   patches_superpoints_26_ce1;
input  [63:0] patches_superpoints_26_q1;
output  [9:0] patches_superpoints_27_address0;
output   patches_superpoints_27_ce0;
output   patches_superpoints_27_we0;
output  [63:0] patches_superpoints_27_d0;
output  [9:0] patches_superpoints_27_address1;
output   patches_superpoints_27_ce1;
input  [63:0] patches_superpoints_27_q1;
output  [9:0] patches_superpoints_28_address0;
output   patches_superpoints_28_ce0;
output   patches_superpoints_28_we0;
output  [63:0] patches_superpoints_28_d0;
output  [9:0] patches_superpoints_28_address1;
output   patches_superpoints_28_ce1;
input  [63:0] patches_superpoints_28_q1;
output  [9:0] patches_superpoints_29_address0;
output   patches_superpoints_29_ce0;
output   patches_superpoints_29_we0;
output  [63:0] patches_superpoints_29_d0;
output  [9:0] patches_superpoints_29_address1;
output   patches_superpoints_29_ce1;
input  [63:0] patches_superpoints_29_q1;
output  [9:0] patches_superpoints_30_address0;
output   patches_superpoints_30_ce0;
output   patches_superpoints_30_we0;
output  [63:0] patches_superpoints_30_d0;
output  [9:0] patches_superpoints_30_address1;
output   patches_superpoints_30_ce1;
input  [63:0] patches_superpoints_30_q1;
output  [9:0] patches_superpoints_31_address0;
output   patches_superpoints_31_ce0;
output   patches_superpoints_31_we0;
output  [63:0] patches_superpoints_31_d0;
output  [9:0] patches_superpoints_31_address1;
output   patches_superpoints_31_ce1;
input  [63:0] patches_superpoints_31_q1;
output  [9:0] patches_parameters_0_address0;
output   patches_parameters_0_ce0;
output   patches_parameters_0_we0;
output  [63:0] patches_parameters_0_d0;
output  [9:0] patches_parameters_0_address1;
output   patches_parameters_0_ce1;
input  [63:0] patches_parameters_0_q1;
output  [9:0] patches_parameters_1_address0;
output   patches_parameters_1_ce0;
output   patches_parameters_1_we0;
output  [63:0] patches_parameters_1_d0;
output  [9:0] patches_parameters_1_address1;
output   patches_parameters_1_ce1;
input  [63:0] patches_parameters_1_q1;
output  [9:0] patches_parameters_2_address0;
output   patches_parameters_2_ce0;
output   patches_parameters_2_we0;
output  [63:0] patches_parameters_2_d0;
output  [9:0] patches_parameters_2_address1;
output   patches_parameters_2_ce1;
input  [63:0] patches_parameters_2_q1;
output  [9:0] patches_parameters_3_address0;
output   patches_parameters_3_ce0;
output   patches_parameters_3_we0;
output  [63:0] patches_parameters_3_d0;
output  [9:0] patches_parameters_3_address1;
output   patches_parameters_3_ce1;
input  [63:0] patches_parameters_3_q1;
output  [9:0] patches_parameters_4_address0;
output   patches_parameters_4_ce0;
output   patches_parameters_4_we0;
output  [63:0] patches_parameters_4_d0;
output  [9:0] patches_parameters_4_address1;
output   patches_parameters_4_ce1;
input  [63:0] patches_parameters_4_q1;
input  [31:0] index;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg n_patches_ap_vld;
reg[9:0] patches_superpoints_0_address0;
reg patches_superpoints_0_ce0;
reg patches_superpoints_0_we0;
reg[63:0] patches_superpoints_0_d0;
reg patches_superpoints_0_ce1;
reg[9:0] patches_superpoints_1_address0;
reg patches_superpoints_1_ce0;
reg patches_superpoints_1_we0;
reg[63:0] patches_superpoints_1_d0;
reg patches_superpoints_1_ce1;
reg[9:0] patches_superpoints_2_address0;
reg patches_superpoints_2_ce0;
reg patches_superpoints_2_we0;
reg[63:0] patches_superpoints_2_d0;
reg patches_superpoints_2_ce1;
reg[9:0] patches_superpoints_3_address0;
reg patches_superpoints_3_ce0;
reg patches_superpoints_3_we0;
reg[63:0] patches_superpoints_3_d0;
reg patches_superpoints_3_ce1;
reg[9:0] patches_superpoints_4_address0;
reg patches_superpoints_4_ce0;
reg patches_superpoints_4_we0;
reg[63:0] patches_superpoints_4_d0;
reg patches_superpoints_4_ce1;
reg[9:0] patches_superpoints_5_address0;
reg patches_superpoints_5_ce0;
reg patches_superpoints_5_we0;
reg[63:0] patches_superpoints_5_d0;
reg patches_superpoints_5_ce1;
reg[9:0] patches_superpoints_6_address0;
reg patches_superpoints_6_ce0;
reg patches_superpoints_6_we0;
reg[63:0] patches_superpoints_6_d0;
reg patches_superpoints_6_ce1;
reg[9:0] patches_superpoints_7_address0;
reg patches_superpoints_7_ce0;
reg patches_superpoints_7_we0;
reg[63:0] patches_superpoints_7_d0;
reg patches_superpoints_7_ce1;
reg[9:0] patches_superpoints_8_address0;
reg patches_superpoints_8_ce0;
reg patches_superpoints_8_we0;
reg[63:0] patches_superpoints_8_d0;
reg patches_superpoints_8_ce1;
reg[9:0] patches_superpoints_9_address0;
reg patches_superpoints_9_ce0;
reg patches_superpoints_9_we0;
reg[63:0] patches_superpoints_9_d0;
reg patches_superpoints_9_ce1;
reg[9:0] patches_superpoints_10_address0;
reg patches_superpoints_10_ce0;
reg patches_superpoints_10_we0;
reg[63:0] patches_superpoints_10_d0;
reg patches_superpoints_10_ce1;
reg[9:0] patches_superpoints_11_address0;
reg patches_superpoints_11_ce0;
reg patches_superpoints_11_we0;
reg[63:0] patches_superpoints_11_d0;
reg patches_superpoints_11_ce1;
reg[9:0] patches_superpoints_12_address0;
reg patches_superpoints_12_ce0;
reg patches_superpoints_12_we0;
reg[63:0] patches_superpoints_12_d0;
reg patches_superpoints_12_ce1;
reg[9:0] patches_superpoints_13_address0;
reg patches_superpoints_13_ce0;
reg patches_superpoints_13_we0;
reg[63:0] patches_superpoints_13_d0;
reg patches_superpoints_13_ce1;
reg[9:0] patches_superpoints_14_address0;
reg patches_superpoints_14_ce0;
reg patches_superpoints_14_we0;
reg[63:0] patches_superpoints_14_d0;
reg patches_superpoints_14_ce1;
reg[9:0] patches_superpoints_15_address0;
reg patches_superpoints_15_ce0;
reg patches_superpoints_15_we0;
reg[63:0] patches_superpoints_15_d0;
reg patches_superpoints_15_ce1;
reg[9:0] patches_superpoints_16_address0;
reg patches_superpoints_16_ce0;
reg patches_superpoints_16_we0;
reg[63:0] patches_superpoints_16_d0;
reg patches_superpoints_16_ce1;
reg[9:0] patches_superpoints_17_address0;
reg patches_superpoints_17_ce0;
reg patches_superpoints_17_we0;
reg[63:0] patches_superpoints_17_d0;
reg patches_superpoints_17_ce1;
reg[9:0] patches_superpoints_18_address0;
reg patches_superpoints_18_ce0;
reg patches_superpoints_18_we0;
reg[63:0] patches_superpoints_18_d0;
reg patches_superpoints_18_ce1;
reg[9:0] patches_superpoints_19_address0;
reg patches_superpoints_19_ce0;
reg patches_superpoints_19_we0;
reg[63:0] patches_superpoints_19_d0;
reg patches_superpoints_19_ce1;
reg[9:0] patches_superpoints_20_address0;
reg patches_superpoints_20_ce0;
reg patches_superpoints_20_we0;
reg[63:0] patches_superpoints_20_d0;
reg patches_superpoints_20_ce1;
reg[9:0] patches_superpoints_21_address0;
reg patches_superpoints_21_ce0;
reg patches_superpoints_21_we0;
reg[63:0] patches_superpoints_21_d0;
reg patches_superpoints_21_ce1;
reg[9:0] patches_superpoints_22_address0;
reg patches_superpoints_22_ce0;
reg patches_superpoints_22_we0;
reg[63:0] patches_superpoints_22_d0;
reg patches_superpoints_22_ce1;
reg[9:0] patches_superpoints_23_address0;
reg patches_superpoints_23_ce0;
reg patches_superpoints_23_we0;
reg[63:0] patches_superpoints_23_d0;
reg patches_superpoints_23_ce1;
reg[9:0] patches_superpoints_24_address0;
reg patches_superpoints_24_ce0;
reg patches_superpoints_24_we0;
reg[63:0] patches_superpoints_24_d0;
reg patches_superpoints_24_ce1;
reg[9:0] patches_superpoints_25_address0;
reg patches_superpoints_25_ce0;
reg patches_superpoints_25_we0;
reg[63:0] patches_superpoints_25_d0;
reg patches_superpoints_25_ce1;
reg[9:0] patches_superpoints_26_address0;
reg patches_superpoints_26_ce0;
reg patches_superpoints_26_we0;
reg[63:0] patches_superpoints_26_d0;
reg patches_superpoints_26_ce1;
reg[9:0] patches_superpoints_27_address0;
reg patches_superpoints_27_ce0;
reg patches_superpoints_27_we0;
reg[63:0] patches_superpoints_27_d0;
reg patches_superpoints_27_ce1;
reg[9:0] patches_superpoints_28_address0;
reg patches_superpoints_28_ce0;
reg patches_superpoints_28_we0;
reg[63:0] patches_superpoints_28_d0;
reg patches_superpoints_28_ce1;
reg[9:0] patches_superpoints_29_address0;
reg patches_superpoints_29_ce0;
reg patches_superpoints_29_we0;
reg[63:0] patches_superpoints_29_d0;
reg patches_superpoints_29_ce1;
reg[9:0] patches_superpoints_30_address0;
reg patches_superpoints_30_ce0;
reg patches_superpoints_30_we0;
reg[63:0] patches_superpoints_30_d0;
reg patches_superpoints_30_ce1;
reg[9:0] patches_superpoints_31_address0;
reg patches_superpoints_31_ce0;
reg patches_superpoints_31_we0;
reg[63:0] patches_superpoints_31_d0;
reg patches_superpoints_31_ce1;
reg[9:0] patches_parameters_0_address0;
reg patches_parameters_0_ce0;
reg patches_parameters_0_we0;
reg[63:0] patches_parameters_0_d0;
reg patches_parameters_0_ce1;
reg patches_parameters_1_ce0;
reg patches_parameters_1_we0;
reg patches_parameters_1_ce1;
reg patches_parameters_2_ce0;
reg patches_parameters_2_we0;
reg patches_parameters_2_ce1;
reg patches_parameters_3_ce0;
reg patches_parameters_3_we0;
reg patches_parameters_3_ce1;
reg patches_parameters_4_ce0;
reg patches_parameters_4_we0;
reg patches_parameters_4_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten37_reg_1320;
reg   [2:0] a_reg_1331;
reg   [7:0] indvar_flatten13_reg_1342;
reg   [1:0] b_reg_1353;
reg   [6:0] indvar_flatten_reg_1364;
reg   [4:0] c_reg_1375;
reg   [1:0] d_reg_1386;
reg   [6:0] indvar_flatten59_reg_1530;
reg   [2:0] a_8_reg_1541;
reg   [5:0] indvar_flatten45_reg_1552;
reg   [2:0] b_14_reg_1563;
reg   [2:0] c_14_reg_1574;
wire   [31:0] n_patches_read_5_read_fu_326_p2;
wire   [0:0] or_ln384_fu_1627_p2;
reg   [0:0] or_ln384_reg_2317;
wire  signed [31:0] sub_fu_1633_p2;
reg  signed [31:0] sub_reg_2321;
wire   [0:0] icmp_ln391_fu_1639_p2;
reg   [0:0] icmp_ln391_reg_2328;
wire   [63:0] zext_ln391_fu_1645_p1;
wire  signed [63:0] wide_trip_count_fu_1649_p1;
reg  signed [63:0] wide_trip_count_reg_2337;
wire   [62:0] tmp_244_cast_fu_1657_p3;
reg   [62:0] tmp_244_cast_reg_2342;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln391_2_fu_1665_p2;
wire   [63:0] indvars_iv_next47_fu_1670_p2;
reg   [63:0] indvars_iv_next47_reg_2351;
wire   [62:0] tmp_246_cast_fu_1680_p3;
reg   [62:0] tmp_246_cast_reg_2356;
wire   [9:0] empty_128_fu_1710_p2;
reg   [9:0] empty_128_reg_2361;
wire   [9:0] add_ln393_2_fu_1716_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln393_fu_1722_p2;
reg   [0:0] icmp_ln393_reg_2371;
wire   [2:0] select_ln393_2_fu_1748_p3;
reg   [2:0] select_ln393_2_reg_2375;
wire   [1:0] select_ln395_3_fu_1832_p3;
reg   [1:0] select_ln395_3_reg_2380;
wire   [4:0] select_ln397_3_fu_1906_p3;
reg   [4:0] select_ln397_3_reg_2385;
reg   [9:0] patches_superpoints_0_addr_3_reg_2390;
reg   [9:0] patches_superpoints_1_addr_3_reg_2396;
reg   [9:0] patches_superpoints_2_addr_3_reg_2402;
reg   [9:0] patches_superpoints_3_addr_3_reg_2408;
reg   [9:0] patches_superpoints_4_addr_3_reg_2414;
reg   [9:0] patches_superpoints_5_addr_3_reg_2420;
reg   [9:0] patches_superpoints_6_addr_3_reg_2426;
reg   [9:0] patches_superpoints_7_addr_3_reg_2432;
reg   [9:0] patches_superpoints_8_addr_3_reg_2438;
reg   [9:0] patches_superpoints_9_addr_3_reg_2444;
reg   [9:0] patches_superpoints_10_addr_3_reg_2450;
reg   [9:0] patches_superpoints_11_addr_3_reg_2456;
reg   [9:0] patches_superpoints_12_addr_3_reg_2462;
reg   [9:0] patches_superpoints_13_addr_3_reg_2468;
reg   [9:0] patches_superpoints_14_addr_3_reg_2474;
reg   [9:0] patches_superpoints_15_addr_3_reg_2480;
reg   [9:0] patches_superpoints_16_addr_3_reg_2486;
reg   [9:0] patches_superpoints_17_addr_3_reg_2492;
reg   [9:0] patches_superpoints_18_addr_3_reg_2498;
reg   [9:0] patches_superpoints_19_addr_3_reg_2504;
reg   [9:0] patches_superpoints_20_addr_3_reg_2510;
reg   [9:0] patches_superpoints_21_addr_3_reg_2516;
reg   [9:0] patches_superpoints_22_addr_3_reg_2522;
reg   [9:0] patches_superpoints_23_addr_3_reg_2528;
reg   [9:0] patches_superpoints_24_addr_3_reg_2534;
reg   [9:0] patches_superpoints_25_addr_3_reg_2540;
reg   [9:0] patches_superpoints_26_addr_3_reg_2546;
reg   [9:0] patches_superpoints_27_addr_3_reg_2552;
reg   [9:0] patches_superpoints_28_addr_3_reg_2558;
reg   [9:0] patches_superpoints_29_addr_3_reg_2564;
reg   [9:0] patches_superpoints_30_addr_3_reg_2570;
reg   [9:0] patches_superpoints_31_addr_4_reg_2576;
wire   [1:0] add_ln399_fu_1992_p2;
wire   [6:0] select_ln397_4_fu_2004_p3;
wire   [7:0] select_ln395_4_fu_2018_p3;
wire   [6:0] add_ln407_2_fu_2026_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln407_fu_2032_p2;
reg   [0:0] icmp_ln407_reg_2602;
wire   [2:0] select_ln407_2_fu_2076_p3;
reg   [2:0] select_ln407_2_reg_2606;
wire   [2:0] select_ln409_3_fu_2104_p3;
reg   [2:0] select_ln409_3_reg_2611;
wire   [9:0] add_ln413_6_fu_2205_p2;
reg   [9:0] add_ln413_6_reg_2621;
wire   [2:0] add_ln411_fu_2211_p2;
wire   [5:0] select_ln409_4_fu_2223_p3;
wire   [9:0] empty_130_fu_2239_p2;
wire    ap_CS_fsm_state9;
wire   [6:0] empty_133_fu_2287_p2;
wire    ap_CS_fsm_state11;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state5;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg    ap_enable_reg_pp1_iter1;
reg   [63:0] i_reg_1310;
wire    ap_CS_fsm_state8;
reg   [2:0] ap_phi_mux_a_phi_fu_1335_p4;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_b_phi_fu_1357_p4;
reg   [4:0] ap_phi_mux_c_phi_fu_1379_p4;
reg   [63:0] ap_phi_mux_empty_phi_fu_1400_p64;
wire   [63:0] ap_phi_reg_pp0_iter1_empty_reg_1397;
reg   [2:0] ap_phi_mux_a_8_phi_fu_1545_p4;
wire    ap_block_pp1_stage0;
reg   [2:0] ap_phi_mux_b_14_phi_fu_1567_p4;
reg   [9:0] empty_129_reg_1585;
wire   [0:0] exitcond26150_fu_2245_p2;
reg   [6:0] empty_132_reg_1596;
wire   [0:0] exitcond149_fu_2293_p2;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln401_10_fu_1956_p1;
wire   [63:0] zext_ln413_5_fu_2196_p1;
wire   [63:0] zext_ln413_6_fu_2231_p1;
wire   [63:0] p_cast_fu_2251_p1;
wire   [63:0] p_cast481_fu_2308_p1;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln384_fu_1615_p2;
wire   [0:0] tmp_fu_1607_p3;
wire   [0:0] xor_ln384_fu_1621_p2;
wire   [60:0] trunc_ln413_fu_1653_p1;
wire   [60:0] trunc_ln413_6_fu_1676_p1;
wire   [4:0] empty_126_fu_1688_p1;
wire   [6:0] empty_127_fu_1699_p1;
wire   [9:0] tmp_247_cast_fu_1691_p3;
wire   [9:0] tmp_248_cast_fu_1702_p3;
wire   [0:0] icmp_ln395_fu_1734_p2;
wire   [2:0] add_ln393_fu_1728_p2;
wire   [4:0] tmp_s_fu_1760_p3;
wire   [5:0] zext_ln401_6_fu_1768_p1;
wire   [5:0] zext_ln401_fu_1756_p1;
wire   [5:0] sub_ln401_fu_1772_p2;
wire   [0:0] icmp_ln399_fu_1788_p2;
wire   [0:0] xor_ln393_fu_1782_p2;
wire   [0:0] icmp_ln397_fu_1800_p2;
wire   [1:0] select_ln393_fu_1740_p3;
wire   [0:0] and_ln393_2_fu_1806_p2;
wire   [0:0] or_ln395_fu_1818_p2;
wire   [1:0] add_ln395_fu_1812_p2;
wire  signed [6:0] sext_ln395_fu_1778_p1;
wire   [6:0] zext_ln401_7_fu_1840_p1;
wire   [6:0] add_ln401_fu_1844_p2;
wire   [10:0] tmp_168_fu_1850_p3;
wire   [0:0] xor_ln395_fu_1862_p2;
wire   [0:0] and_ln393_fu_1794_p2;
wire   [0:0] or_ln395_2_fu_1868_p2;
wire   [4:0] select_ln395_fu_1824_p3;
wire   [0:0] and_ln395_fu_1874_p2;
wire   [0:0] or_ln397_fu_1886_p2;
wire   [0:0] or_ln397_2_fu_1892_p2;
wire   [4:0] add_ln397_fu_1880_p2;
wire  signed [61:0] sext_ln397_fu_1858_p1;
wire   [61:0] zext_ln401_8_fu_1914_p1;
wire   [61:0] add_ln401_3_fu_1918_p2;
wire   [7:0] trunc_ln401_2_fu_1928_p1;
wire   [9:0] p_shl_cast_fu_1932_p3;
wire   [9:0] trunc_ln401_fu_1924_p1;
wire   [1:0] select_ln397_fu_1898_p3;
wire   [9:0] sub_ln401_2_fu_1940_p2;
wire   [9:0] zext_ln401_9_fu_1946_p1;
wire   [9:0] add_ln401_4_fu_1950_p2;
wire   [6:0] add_ln397_2_fu_1998_p2;
wire   [7:0] add_ln395_2_fu_2012_p2;
wire   [0:0] icmp_ln409_fu_2044_p2;
wire   [0:0] icmp_ln411_fu_2064_p2;
wire   [0:0] xor_ln407_fu_2058_p2;
wire   [2:0] add_ln407_fu_2038_p2;
wire   [2:0] select_ln407_fu_2050_p3;
wire   [0:0] and_ln407_fu_2070_p2;
wire   [0:0] or_ln409_fu_2090_p2;
wire   [2:0] add_ln409_fu_2084_p2;
wire   [62:0] zext_ln413_fu_2112_p1;
wire   [62:0] add_ln413_fu_2116_p2;
wire   [6:0] trunc_ln413_7_fu_2121_p1;
wire   [8:0] trunc_ln413_8_fu_2133_p1;
wire   [9:0] p_shl5_cast_fu_2125_p3;
wire   [9:0] p_shl6_cast_fu_2137_p3;
wire   [62:0] add_ln413_4_fu_2151_p2;
wire   [6:0] trunc_ln413_9_fu_2156_p1;
wire   [8:0] trunc_ln413_10_fu_2168_p1;
wire   [9:0] p_shl3_cast_fu_2160_p3;
wire   [9:0] p_shl4_cast_fu_2172_p3;
wire   [2:0] select_ln409_fu_2096_p3;
wire   [9:0] sub_ln413_fu_2145_p2;
wire   [9:0] zext_ln413_4_fu_2186_p1;
wire   [9:0] add_ln413_5_fu_2190_p2;
wire   [9:0] sub_ln413_2_fu_2180_p2;
wire   [5:0] add_ln409_2_fu_2217_p2;
wire   [9:0] p_cast478_fu_2299_p1;
wire   [9:0] empty_135_fu_2303_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_1731;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state6);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        a_8_reg_1541 <= 3'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln407_reg_2602 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        a_8_reg_1541 <= select_ln407_2_reg_2606;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln393_reg_2371 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_reg_1331 <= select_ln393_2_reg_2375;
    end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        a_reg_1331 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        b_14_reg_1563 <= 3'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln407_reg_2602 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_14_reg_1563 <= select_ln409_3_reg_2611;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln393_reg_2371 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_reg_1353 <= select_ln395_3_reg_2380;
    end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        b_reg_1353 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_14_reg_1574 <= 3'd0;
    end else if (((icmp_ln407_fu_2032_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c_14_reg_1574 <= add_ln411_fu_2211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln393_reg_2371 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_reg_1375 <= select_ln397_3_reg_2385;
    end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c_reg_1375 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln393_fu_1722_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_reg_1386 <= add_ln399_fu_1992_p2;
    end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        d_reg_1386 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond26150_fu_2245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        empty_129_reg_1585 <= empty_130_fu_2239_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln391_2_fu_1665_p2 == 1'd1) | (icmp_ln391_reg_2328 == 1'd0)))) begin
        empty_129_reg_1585 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_132_reg_1596 <= 7'd0;
    end else if (((exitcond149_fu_2293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_132_reg_1596 <= empty_133_fu_2287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln391_fu_1639_p2 == 1'd1) & (or_ln384_fu_1627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_1310 <= zext_ln391_fu_1645_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_reg_1310 <= indvars_iv_next47_reg_2351;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln393_fu_1722_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten13_reg_1342 <= select_ln395_4_fu_2018_p3;
    end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten13_reg_1342 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln393_fu_1722_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten37_reg_1320 <= add_ln393_2_fu_1716_p2;
    end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten37_reg_1320 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten45_reg_1552 <= 6'd0;
    end else if (((icmp_ln407_fu_2032_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten45_reg_1552 <= select_ln409_4_fu_2223_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten59_reg_1530 <= 7'd0;
    end else if (((icmp_ln407_fu_2032_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten59_reg_1530 <= add_ln407_2_fu_2026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln393_fu_1722_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1364 <= select_ln397_4_fu_2004_p3;
    end else if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_1364 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln407_fu_2032_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln413_6_reg_2621 <= add_ln413_6_fu_2205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln391_2_fu_1665_p2 == 1'd1) | (icmp_ln391_reg_2328 == 1'd0)))) begin
        empty_128_reg_2361[9 : 3] <= empty_128_fu_1710_p2[9 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln384_fu_1627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln391_reg_2328 <= icmp_ln391_fu_1639_p2;
        sub_reg_2321 <= sub_fu_1633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln393_reg_2371 <= icmp_ln393_fu_1722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln407_reg_2602 <= icmp_ln407_fu_2032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln391_2_fu_1665_p2 == 1'd0) & (icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv_next47_reg_2351 <= indvars_iv_next47_fu_1670_p2;
        tmp_246_cast_reg_2356[62 : 2] <= tmp_246_cast_fu_1680_p3[62 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        or_ln384_reg_2317 <= or_ln384_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln393_fu_1722_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_0_addr_3_reg_2390 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_10_addr_3_reg_2450 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_11_addr_3_reg_2456 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_12_addr_3_reg_2462 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_13_addr_3_reg_2468 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_14_addr_3_reg_2474 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_15_addr_3_reg_2480 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_16_addr_3_reg_2486 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_17_addr_3_reg_2492 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_18_addr_3_reg_2498 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_19_addr_3_reg_2504 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_1_addr_3_reg_2396 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_20_addr_3_reg_2510 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_21_addr_3_reg_2516 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_22_addr_3_reg_2522 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_23_addr_3_reg_2528 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_24_addr_3_reg_2534 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_25_addr_3_reg_2540 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_26_addr_3_reg_2546 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_27_addr_3_reg_2552 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_28_addr_3_reg_2558 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_29_addr_3_reg_2564 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_2_addr_3_reg_2402 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_30_addr_3_reg_2570 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_31_addr_4_reg_2576 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_3_addr_3_reg_2408 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_4_addr_3_reg_2414 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_5_addr_3_reg_2420 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_6_addr_3_reg_2426 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_7_addr_3_reg_2432 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_8_addr_3_reg_2438 <= zext_ln401_10_fu_1956_p1;
        patches_superpoints_9_addr_3_reg_2444 <= zext_ln401_10_fu_1956_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln393_fu_1722_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln393_2_reg_2375 <= select_ln393_2_fu_1748_p3;
        select_ln395_3_reg_2380 <= select_ln395_3_fu_1832_p3;
        select_ln397_3_reg_2385 <= select_ln397_3_fu_1906_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln407_fu_2032_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln407_2_reg_2606 <= select_ln407_2_fu_2076_p3;
        select_ln409_3_reg_2611 <= select_ln409_3_fu_2104_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln391_reg_2328 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_244_cast_reg_2342[62 : 2] <= tmp_244_cast_fu_1657_p3[62 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln391_fu_1639_p2 == 1'd1) & (or_ln384_fu_1627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        wide_trip_count_reg_2337 <= wide_trip_count_fu_1649_p1;
    end
end

always @ (*) begin
    if ((icmp_ln393_fu_1722_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln407_fu_2032_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln407_reg_2602 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_a_8_phi_fu_1545_p4 = select_ln407_2_reg_2606;
    end else begin
        ap_phi_mux_a_8_phi_fu_1545_p4 = a_8_reg_1541;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln393_reg_2371 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_a_phi_fu_1335_p4 = select_ln393_2_reg_2375;
    end else begin
        ap_phi_mux_a_phi_fu_1335_p4 = a_reg_1331;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln407_reg_2602 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_b_14_phi_fu_1567_p4 = select_ln409_3_reg_2611;
    end else begin
        ap_phi_mux_b_14_phi_fu_1567_p4 = b_14_reg_1563;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln393_reg_2371 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_b_phi_fu_1357_p4 = select_ln395_3_reg_2380;
    end else begin
        ap_phi_mux_b_phi_fu_1357_p4 = b_reg_1353;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln393_reg_2371 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c_phi_fu_1379_p4 = select_ln397_3_reg_2385;
    end else begin
        ap_phi_mux_c_phi_fu_1379_p4 = c_reg_1375;
    end
end

always @ (*) begin
    if ((icmp_ln393_reg_2371 == 1'd0)) begin
        if ((i_reg_1310 == 64'd30)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_31_q1;
        end else if ((i_reg_1310 == 64'd29)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_30_q1;
        end else if ((i_reg_1310 == 64'd28)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_29_q1;
        end else if ((i_reg_1310 == 64'd27)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_28_q1;
        end else if ((i_reg_1310 == 64'd26)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_27_q1;
        end else if ((i_reg_1310 == 64'd25)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_26_q1;
        end else if ((i_reg_1310 == 64'd24)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_25_q1;
        end else if ((i_reg_1310 == 64'd23)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_24_q1;
        end else if ((i_reg_1310 == 64'd22)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_23_q1;
        end else if ((i_reg_1310 == 64'd21)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_22_q1;
        end else if ((i_reg_1310 == 64'd20)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_21_q1;
        end else if ((i_reg_1310 == 64'd19)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_20_q1;
        end else if ((i_reg_1310 == 64'd18)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_19_q1;
        end else if ((i_reg_1310 == 64'd17)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_18_q1;
        end else if ((i_reg_1310 == 64'd16)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_17_q1;
        end else if ((i_reg_1310 == 64'd15)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_16_q1;
        end else if ((i_reg_1310 == 64'd14)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_15_q1;
        end else if ((i_reg_1310 == 64'd13)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_14_q1;
        end else if ((i_reg_1310 == 64'd12)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_13_q1;
        end else if ((i_reg_1310 == 64'd11)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_12_q1;
        end else if ((i_reg_1310 == 64'd10)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_11_q1;
        end else if ((i_reg_1310 == 64'd9)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_10_q1;
        end else if ((i_reg_1310 == 64'd8)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_9_q1;
        end else if ((i_reg_1310 == 64'd7)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_8_q1;
        end else if ((i_reg_1310 == 64'd6)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_7_q1;
        end else if ((i_reg_1310 == 64'd5)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_6_q1;
        end else if ((i_reg_1310 == 64'd4)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_5_q1;
        end else if ((i_reg_1310 == 64'd3)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_4_q1;
        end else if ((i_reg_1310 == 64'd2)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_3_q1;
        end else if ((i_reg_1310 == 64'd1)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_2_q1;
        end else if ((i_reg_1310 == 64'd0)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_1_q1;
        end else if ((1'b1 == ap_condition_1731)) begin
            ap_phi_mux_empty_phi_fu_1400_p64 = patches_superpoints_0_q1;
        end else begin
            ap_phi_mux_empty_phi_fu_1400_p64 = ap_phi_reg_pp0_iter1_empty_reg_1397;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_1400_p64 = ap_phi_reg_pp0_iter1_empty_reg_1397;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln384_reg_2317 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_patches_ap_vld = 1'b1;
    end else begin
        n_patches_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_0_address0 = p_cast481_fu_2308_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_0_address0 = zext_ln413_6_fu_2231_p1;
    end else begin
        patches_parameters_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_0_ce0 = 1'b1;
    end else begin
        patches_parameters_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_0_ce1 = 1'b1;
    end else begin
        patches_parameters_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_0_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_0_d0 = patches_parameters_0_q1;
    end else begin
        patches_parameters_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond149_fu_2293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | (~(select_ln407_2_reg_2606 == 3'd4) & ~(select_ln407_2_reg_2606 == 3'd1) & ~(select_ln407_2_reg_2606 == 3'd2) & ~(select_ln407_2_reg_2606 == 3'd3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_0_we0 = 1'b1;
    end else begin
        patches_parameters_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_1_ce0 = 1'b1;
    end else begin
        patches_parameters_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_1_ce1 = 1'b1;
    end else begin
        patches_parameters_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (select_ln407_2_reg_2606 == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_1_we0 = 1'b1;
    end else begin
        patches_parameters_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_2_ce0 = 1'b1;
    end else begin
        patches_parameters_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_2_ce1 = 1'b1;
    end else begin
        patches_parameters_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (select_ln407_2_reg_2606 == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_2_we0 = 1'b1;
    end else begin
        patches_parameters_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_3_ce0 = 1'b1;
    end else begin
        patches_parameters_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_3_ce1 = 1'b1;
    end else begin
        patches_parameters_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (select_ln407_2_reg_2606 == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_3_we0 = 1'b1;
    end else begin
        patches_parameters_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_4_ce0 = 1'b1;
    end else begin
        patches_parameters_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_4_ce1 = 1'b1;
    end else begin
        patches_parameters_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (select_ln407_2_reg_2606 == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_4_we0 = 1'b1;
    end else begin
        patches_parameters_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_0_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_0_address0 = patches_superpoints_0_addr_3_reg_2390;
    end else begin
        patches_superpoints_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_0_ce0 = 1'b1;
    end else begin
        patches_superpoints_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_0_ce1 = 1'b1;
    end else begin
        patches_superpoints_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_0_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_0_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(i_reg_1310 == 64'd29) & ~(i_reg_1310 == 64'd28) & ~(i_reg_1310 == 64'd27) & ~(i_reg_1310 == 64'd26) & ~(i_reg_1310 == 64'd25) & ~(i_reg_1310 == 64'd24) & ~(i_reg_1310 == 64'd23) & ~(i_reg_1310 == 64'd22) & ~(i_reg_1310 == 64'd21) & ~(i_reg_1310 == 64'd20) & ~(i_reg_1310 == 64'd19) & ~(i_reg_1310 == 64'd18) & ~(i_reg_1310 == 64'd17) & ~(i_reg_1310 == 64'd16) & ~(i_reg_1310 == 64'd15) & ~(i_reg_1310 == 64'd14) & ~(i_reg_1310 == 64'd13) & ~(i_reg_1310 == 64'd12) & ~(i_reg_1310 == 64'd11) & ~(i_reg_1310 == 64'd10) & ~(i_reg_1310 == 64'd9) & ~(i_reg_1310 == 64'd8) & ~(i_reg_1310 == 64'd7) & ~(i_reg_1310 == 64'd6) & ~(i_reg_1310 == 64'd5) & ~(i_reg_1310 == 64'd4) & ~(i_reg_1310 == 64'd3) & ~(i_reg_1310 == 64'd2) & ~(i_reg_1310 == 64'd1) & ~(i_reg_1310 == 64'd30) & ~(i_reg_1310 == 64'd31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(n_patches_read_5_read_fu_326_p2 == 32'd27) & ~(n_patches_read_5_read_fu_326_p2 == 32'd28) & ~(n_patches_read_5_read_fu_326_p2 == 32'd29) & ~(n_patches_read_5_read_fu_326_p2 == 32'd30) & ~(n_patches_read_5_read_fu_326_p2 == 32'd31) & ~(n_patches_read_5_read_fu_326_p2 == 32'd32) & ~(n_patches_read_5_read_fu_326_p2 == 32'd2) & ~(n_patches_read_5_read_fu_326_p2 == 32'd3) & ~(n_patches_read_5_read_fu_326_p2 == 32'd4) & ~(n_patches_read_5_read_fu_326_p2 == 32'd5) & ~(n_patches_read_5_read_fu_326_p2 == 32'd6) & ~(n_patches_read_5_read_fu_326_p2 == 32'd7) & ~(n_patches_read_5_read_fu_326_p2 == 32'd8) & ~(n_patches_read_5_read_fu_326_p2 == 32'd9) & ~(n_patches_read_5_read_fu_326_p2 == 32'd10) & ~(n_patches_read_5_read_fu_326_p2 == 32'd11) & ~(n_patches_read_5_read_fu_326_p2 == 32'd12) & ~(n_patches_read_5_read_fu_326_p2 == 32'd13) & ~(n_patches_read_5_read_fu_326_p2 == 32'd14) & ~(n_patches_read_5_read_fu_326_p2 == 32'd15) & ~(n_patches_read_5_read_fu_326_p2 == 32'd16) & ~(n_patches_read_5_read_fu_326_p2 == 32'd17) & ~(n_patches_read_5_read_fu_326_p2 == 32'd18) & ~(n_patches_read_5_read_fu_326_p2 == 32'd19) & ~(n_patches_read_5_read_fu_326_p2 == 32'd20) & ~(n_patches_read_5_read_fu_326_p2 == 32'd21) & ~(n_patches_read_5_read_fu_326_p2 == 32'd22) & ~(n_patches_read_5_read_fu_326_p2 == 32'd23) & ~(n_patches_read_5_read_fu_326_p2 == 32'd24) & ~(n_patches_read_5_read_fu_326_p2 == 32'd25) & ~(n_patches_read_5_read_fu_326_p2 == 32'd26) & (exitcond26150_fu_2245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        patches_superpoints_0_we0 = 1'b1;
    end else begin
        patches_superpoints_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_10_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_10_address0 = patches_superpoints_10_addr_3_reg_2450;
    end else begin
        patches_superpoints_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_10_ce0 = 1'b1;
    end else begin
        patches_superpoints_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_10_ce1 = 1'b1;
    end else begin
        patches_superpoints_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_10_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_10_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd11) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_10_we0 = 1'b1;
    end else begin
        patches_superpoints_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_11_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_11_address0 = patches_superpoints_11_addr_3_reg_2456;
    end else begin
        patches_superpoints_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_11_ce0 = 1'b1;
    end else begin
        patches_superpoints_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_11_ce1 = 1'b1;
    end else begin
        patches_superpoints_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_11_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_11_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd12) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_11_we0 = 1'b1;
    end else begin
        patches_superpoints_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_12_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_12_address0 = patches_superpoints_12_addr_3_reg_2462;
    end else begin
        patches_superpoints_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_12_ce0 = 1'b1;
    end else begin
        patches_superpoints_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_12_ce1 = 1'b1;
    end else begin
        patches_superpoints_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_12_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_12_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd13) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_12_we0 = 1'b1;
    end else begin
        patches_superpoints_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_13_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_13_address0 = patches_superpoints_13_addr_3_reg_2468;
    end else begin
        patches_superpoints_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_13_ce0 = 1'b1;
    end else begin
        patches_superpoints_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_13_ce1 = 1'b1;
    end else begin
        patches_superpoints_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_13_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_13_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd14) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_13_we0 = 1'b1;
    end else begin
        patches_superpoints_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_14_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_14_address0 = patches_superpoints_14_addr_3_reg_2474;
    end else begin
        patches_superpoints_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_14_ce0 = 1'b1;
    end else begin
        patches_superpoints_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_14_ce1 = 1'b1;
    end else begin
        patches_superpoints_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_14_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_14_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd15) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_14_we0 = 1'b1;
    end else begin
        patches_superpoints_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_15_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_15_address0 = patches_superpoints_15_addr_3_reg_2480;
    end else begin
        patches_superpoints_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_15_ce0 = 1'b1;
    end else begin
        patches_superpoints_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_15_ce1 = 1'b1;
    end else begin
        patches_superpoints_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_15_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_15_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd16) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_15_we0 = 1'b1;
    end else begin
        patches_superpoints_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_16_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_16_address0 = patches_superpoints_16_addr_3_reg_2486;
    end else begin
        patches_superpoints_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_16_ce0 = 1'b1;
    end else begin
        patches_superpoints_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_16_ce1 = 1'b1;
    end else begin
        patches_superpoints_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_16_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_16_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd17) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_16_we0 = 1'b1;
    end else begin
        patches_superpoints_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_17_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_17_address0 = patches_superpoints_17_addr_3_reg_2492;
    end else begin
        patches_superpoints_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_17_ce0 = 1'b1;
    end else begin
        patches_superpoints_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_17_ce1 = 1'b1;
    end else begin
        patches_superpoints_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_17_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_17_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd18) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_17_we0 = 1'b1;
    end else begin
        patches_superpoints_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_18_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_18_address0 = patches_superpoints_18_addr_3_reg_2498;
    end else begin
        patches_superpoints_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_18_ce0 = 1'b1;
    end else begin
        patches_superpoints_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_18_ce1 = 1'b1;
    end else begin
        patches_superpoints_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_18_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_18_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd19) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_18_we0 = 1'b1;
    end else begin
        patches_superpoints_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_19_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_19_address0 = patches_superpoints_19_addr_3_reg_2504;
    end else begin
        patches_superpoints_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_19_ce0 = 1'b1;
    end else begin
        patches_superpoints_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_19_ce1 = 1'b1;
    end else begin
        patches_superpoints_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_19_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_19_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd20) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_19_we0 = 1'b1;
    end else begin
        patches_superpoints_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_1_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_1_address0 = patches_superpoints_1_addr_3_reg_2396;
    end else begin
        patches_superpoints_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_1_ce0 = 1'b1;
    end else begin
        patches_superpoints_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_1_ce1 = 1'b1;
    end else begin
        patches_superpoints_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_1_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_1_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd2) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_1_we0 = 1'b1;
    end else begin
        patches_superpoints_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_20_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_20_address0 = patches_superpoints_20_addr_3_reg_2510;
    end else begin
        patches_superpoints_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_20_ce0 = 1'b1;
    end else begin
        patches_superpoints_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_20_ce1 = 1'b1;
    end else begin
        patches_superpoints_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_20_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_20_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd21) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_20_we0 = 1'b1;
    end else begin
        patches_superpoints_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_21_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_21_address0 = patches_superpoints_21_addr_3_reg_2516;
    end else begin
        patches_superpoints_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_21_ce0 = 1'b1;
    end else begin
        patches_superpoints_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_21_ce1 = 1'b1;
    end else begin
        patches_superpoints_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_21_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_21_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd22) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_21_we0 = 1'b1;
    end else begin
        patches_superpoints_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_22_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_22_address0 = patches_superpoints_22_addr_3_reg_2522;
    end else begin
        patches_superpoints_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_22_ce0 = 1'b1;
    end else begin
        patches_superpoints_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_22_ce1 = 1'b1;
    end else begin
        patches_superpoints_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_22_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_22_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd23) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_22_we0 = 1'b1;
    end else begin
        patches_superpoints_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_23_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_23_address0 = patches_superpoints_23_addr_3_reg_2528;
    end else begin
        patches_superpoints_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_23_ce0 = 1'b1;
    end else begin
        patches_superpoints_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_23_ce1 = 1'b1;
    end else begin
        patches_superpoints_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_23_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_23_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd24) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_23_we0 = 1'b1;
    end else begin
        patches_superpoints_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_24_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_24_address0 = patches_superpoints_24_addr_3_reg_2534;
    end else begin
        patches_superpoints_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_24_ce0 = 1'b1;
    end else begin
        patches_superpoints_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_24_ce1 = 1'b1;
    end else begin
        patches_superpoints_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_24_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_24_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd25) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_24_we0 = 1'b1;
    end else begin
        patches_superpoints_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_25_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_25_address0 = patches_superpoints_25_addr_3_reg_2540;
    end else begin
        patches_superpoints_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_25_ce0 = 1'b1;
    end else begin
        patches_superpoints_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_25_ce1 = 1'b1;
    end else begin
        patches_superpoints_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_25_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_25_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd26) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_25_we0 = 1'b1;
    end else begin
        patches_superpoints_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_26_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_26_address0 = patches_superpoints_26_addr_3_reg_2546;
    end else begin
        patches_superpoints_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_26_ce0 = 1'b1;
    end else begin
        patches_superpoints_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_26_ce1 = 1'b1;
    end else begin
        patches_superpoints_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_26_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_26_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd27) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_26_we0 = 1'b1;
    end else begin
        patches_superpoints_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_27_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_27_address0 = patches_superpoints_27_addr_3_reg_2552;
    end else begin
        patches_superpoints_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_27_ce0 = 1'b1;
    end else begin
        patches_superpoints_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_27_ce1 = 1'b1;
    end else begin
        patches_superpoints_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_27_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_27_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd28) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_27_we0 = 1'b1;
    end else begin
        patches_superpoints_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_28_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_28_address0 = patches_superpoints_28_addr_3_reg_2558;
    end else begin
        patches_superpoints_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_28_ce0 = 1'b1;
    end else begin
        patches_superpoints_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_28_ce1 = 1'b1;
    end else begin
        patches_superpoints_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_28_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_28_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd29) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_28_we0 = 1'b1;
    end else begin
        patches_superpoints_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_29_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_29_address0 = patches_superpoints_29_addr_3_reg_2564;
    end else begin
        patches_superpoints_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_29_ce0 = 1'b1;
    end else begin
        patches_superpoints_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_29_ce1 = 1'b1;
    end else begin
        patches_superpoints_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_29_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_29_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd30) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_29_we0 = 1'b1;
    end else begin
        patches_superpoints_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_2_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_2_address0 = patches_superpoints_2_addr_3_reg_2402;
    end else begin
        patches_superpoints_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_2_ce0 = 1'b1;
    end else begin
        patches_superpoints_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_2_ce1 = 1'b1;
    end else begin
        patches_superpoints_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_2_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_2_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd3) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_2_we0 = 1'b1;
    end else begin
        patches_superpoints_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_30_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_30_address0 = patches_superpoints_30_addr_3_reg_2570;
    end else begin
        patches_superpoints_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_30_ce0 = 1'b1;
    end else begin
        patches_superpoints_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_30_ce1 = 1'b1;
    end else begin
        patches_superpoints_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_30_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_30_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd31) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_30_we0 = 1'b1;
    end else begin
        patches_superpoints_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_31_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_31_address0 = patches_superpoints_31_addr_4_reg_2576;
    end else begin
        patches_superpoints_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_31_ce0 = 1'b1;
    end else begin
        patches_superpoints_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_31_ce1 = 1'b1;
    end else begin
        patches_superpoints_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_31_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_31_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd32) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_31_we0 = 1'b1;
    end else begin
        patches_superpoints_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_3_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_3_address0 = patches_superpoints_3_addr_3_reg_2408;
    end else begin
        patches_superpoints_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_3_ce0 = 1'b1;
    end else begin
        patches_superpoints_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_3_ce1 = 1'b1;
    end else begin
        patches_superpoints_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_3_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_3_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd4) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_3_we0 = 1'b1;
    end else begin
        patches_superpoints_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_4_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_4_address0 = patches_superpoints_4_addr_3_reg_2414;
    end else begin
        patches_superpoints_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_4_ce0 = 1'b1;
    end else begin
        patches_superpoints_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_4_ce1 = 1'b1;
    end else begin
        patches_superpoints_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_4_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_4_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd5) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_4_we0 = 1'b1;
    end else begin
        patches_superpoints_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_5_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_5_address0 = patches_superpoints_5_addr_3_reg_2420;
    end else begin
        patches_superpoints_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_5_ce0 = 1'b1;
    end else begin
        patches_superpoints_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_5_ce1 = 1'b1;
    end else begin
        patches_superpoints_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_5_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_5_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd6) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_5_we0 = 1'b1;
    end else begin
        patches_superpoints_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_6_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_6_address0 = patches_superpoints_6_addr_3_reg_2426;
    end else begin
        patches_superpoints_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_6_ce0 = 1'b1;
    end else begin
        patches_superpoints_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_6_ce1 = 1'b1;
    end else begin
        patches_superpoints_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_6_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_6_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd7) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_6_we0 = 1'b1;
    end else begin
        patches_superpoints_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_7_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_7_address0 = patches_superpoints_7_addr_3_reg_2432;
    end else begin
        patches_superpoints_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_7_ce0 = 1'b1;
    end else begin
        patches_superpoints_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_7_ce1 = 1'b1;
    end else begin
        patches_superpoints_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_7_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_7_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd8) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_7_we0 = 1'b1;
    end else begin
        patches_superpoints_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_8_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_8_address0 = patches_superpoints_8_addr_3_reg_2438;
    end else begin
        patches_superpoints_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_8_ce0 = 1'b1;
    end else begin
        patches_superpoints_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_8_ce1 = 1'b1;
    end else begin
        patches_superpoints_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_8_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_8_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd9) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_8_we0 = 1'b1;
    end else begin
        patches_superpoints_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_9_address0 = p_cast_fu_2251_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_9_address0 = patches_superpoints_9_addr_3_reg_2444;
    end else begin
        patches_superpoints_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_9_ce0 = 1'b1;
    end else begin
        patches_superpoints_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_9_ce1 = 1'b1;
    end else begin
        patches_superpoints_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_9_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_9_d0 = ap_phi_mux_empty_phi_fu_1400_p64;
    end else begin
        patches_superpoints_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond26150_fu_2245_p2 == 1'd0) & (n_patches_read_5_read_fu_326_p2 == 32'd10) & (1'b1 == ap_CS_fsm_state9)) | ((i_reg_1310 == 64'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_9_we0 = 1'b1;
    end else begin
        patches_superpoints_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((or_ln384_fu_1627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((or_ln384_fu_1627_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln391_2_fu_1665_p2 == 1'd1) | (icmp_ln391_reg_2328 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln393_fu_1722_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln393_fu_1722_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln407_fu_2032_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln407_fu_2032_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state9 : begin
            if (((exitcond26150_fu_2245_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((exitcond149_fu_2293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln393_2_fu_1716_p2 = (indvar_flatten37_reg_1320 + 10'd1);

assign add_ln393_fu_1728_p2 = (ap_phi_mux_a_phi_fu_1335_p4 + 3'd1);

assign add_ln395_2_fu_2012_p2 = (indvar_flatten13_reg_1342 + 8'd1);

assign add_ln395_fu_1812_p2 = (select_ln393_fu_1740_p3 + 2'd1);

assign add_ln397_2_fu_1998_p2 = (indvar_flatten_reg_1364 + 7'd1);

assign add_ln397_fu_1880_p2 = (select_ln395_fu_1824_p3 + 5'd1);

assign add_ln399_fu_1992_p2 = (select_ln397_fu_1898_p3 + 2'd1);

assign add_ln401_3_fu_1918_p2 = ($signed(sext_ln397_fu_1858_p1) + $signed(zext_ln401_8_fu_1914_p1));

assign add_ln401_4_fu_1950_p2 = (sub_ln401_2_fu_1940_p2 + zext_ln401_9_fu_1946_p1);

assign add_ln401_fu_1844_p2 = ($signed(sext_ln395_fu_1778_p1) + $signed(zext_ln401_7_fu_1840_p1));

assign add_ln407_2_fu_2026_p2 = (indvar_flatten59_reg_1530 + 7'd1);

assign add_ln407_fu_2038_p2 = (ap_phi_mux_a_8_phi_fu_1545_p4 + 3'd1);

assign add_ln409_2_fu_2217_p2 = (indvar_flatten45_reg_1552 + 6'd1);

assign add_ln409_fu_2084_p2 = (select_ln407_fu_2050_p3 + 3'd1);

assign add_ln411_fu_2211_p2 = (select_ln409_fu_2096_p3 + 3'd1);

assign add_ln413_4_fu_2151_p2 = (tmp_244_cast_reg_2342 + zext_ln413_fu_2112_p1);

assign add_ln413_5_fu_2190_p2 = (sub_ln413_fu_2145_p2 + zext_ln413_4_fu_2186_p1);

assign add_ln413_6_fu_2205_p2 = (sub_ln413_2_fu_2180_p2 + zext_ln413_4_fu_2186_p1);

assign add_ln413_fu_2116_p2 = (tmp_246_cast_reg_2356 + zext_ln413_fu_2112_p1);

assign and_ln393_2_fu_1806_p2 = (xor_ln393_fu_1782_p2 & icmp_ln397_fu_1800_p2);

assign and_ln393_fu_1794_p2 = (xor_ln393_fu_1782_p2 & icmp_ln399_fu_1788_p2);

assign and_ln395_fu_1874_p2 = (or_ln395_2_fu_1868_p2 & and_ln393_fu_1794_p2);

assign and_ln407_fu_2070_p2 = (xor_ln407_fu_2058_p2 & icmp_ln411_fu_2064_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1731 = (~(i_reg_1310 == 64'd29) & ~(i_reg_1310 == 64'd28) & ~(i_reg_1310 == 64'd27) & ~(i_reg_1310 == 64'd26) & ~(i_reg_1310 == 64'd25) & ~(i_reg_1310 == 64'd24) & ~(i_reg_1310 == 64'd23) & ~(i_reg_1310 == 64'd22) & ~(i_reg_1310 == 64'd21) & ~(i_reg_1310 == 64'd20) & ~(i_reg_1310 == 64'd19) & ~(i_reg_1310 == 64'd18) & ~(i_reg_1310 == 64'd17) & ~(i_reg_1310 == 64'd16) & ~(i_reg_1310 == 64'd15) & ~(i_reg_1310 == 64'd14) & ~(i_reg_1310 == 64'd13) & ~(i_reg_1310 == 64'd12) & ~(i_reg_1310 == 64'd11) & ~(i_reg_1310 == 64'd10) & ~(i_reg_1310 == 64'd9) & ~(i_reg_1310 == 64'd8) & ~(i_reg_1310 == 64'd7) & ~(i_reg_1310 == 64'd6) & ~(i_reg_1310 == 64'd5) & ~(i_reg_1310 == 64'd4) & ~(i_reg_1310 == 64'd3) & ~(i_reg_1310 == 64'd2) & ~(i_reg_1310 == 64'd1) & ~(i_reg_1310 == 64'd0) & ~(i_reg_1310 == 64'd30));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_empty_reg_1397 = 'bx;

assign empty_126_fu_1688_p1 = sub_reg_2321[4:0];

assign empty_127_fu_1699_p1 = sub_reg_2321[6:0];

assign empty_128_fu_1710_p2 = (tmp_247_cast_fu_1691_p3 - tmp_248_cast_fu_1702_p3);

assign empty_130_fu_2239_p2 = (empty_129_reg_1585 + 10'd1);

assign empty_133_fu_2287_p2 = (empty_132_reg_1596 + 7'd1);

assign empty_135_fu_2303_p2 = (empty_128_reg_2361 + p_cast478_fu_2299_p1);

assign exitcond149_fu_2293_p2 = ((empty_132_reg_1596 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond26150_fu_2245_p2 = ((empty_129_reg_1585 == 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln384_fu_1615_p2 = (($signed(index) < $signed(n_patches_read)) ? 1'b1 : 1'b0);

assign icmp_ln391_2_fu_1665_p2 = ((i_reg_1310 == wide_trip_count_reg_2337) ? 1'b1 : 1'b0);

assign icmp_ln391_fu_1639_p2 = (($signed(sub_fu_1633_p2) > $signed(index)) ? 1'b1 : 1'b0);

assign icmp_ln393_fu_1722_p2 = ((indvar_flatten37_reg_1320 == 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln395_fu_1734_p2 = ((indvar_flatten13_reg_1342 == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln397_fu_1800_p2 = ((indvar_flatten_reg_1364 == 7'd48) ? 1'b1 : 1'b0);

assign icmp_ln399_fu_1788_p2 = ((d_reg_1386 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln407_fu_2032_p2 = ((indvar_flatten59_reg_1530 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln409_fu_2044_p2 = ((indvar_flatten45_reg_1552 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln411_fu_2064_p2 = ((c_14_reg_1574 == 3'd6) ? 1'b1 : 1'b0);

assign indvars_iv_next47_fu_1670_p2 = (i_reg_1310 + 64'd1);

assign n_patches = sub_reg_2321;

assign n_patches_read_5_read_fu_326_p2 = n_patches_read;

assign or_ln384_fu_1627_p2 = (xor_ln384_fu_1621_p2 | tmp_fu_1607_p3);

assign or_ln395_2_fu_1868_p2 = (xor_ln395_fu_1862_p2 | icmp_ln395_fu_1734_p2);

assign or_ln395_fu_1818_p2 = (icmp_ln395_fu_1734_p2 | and_ln393_2_fu_1806_p2);

assign or_ln397_2_fu_1892_p2 = (or_ln397_fu_1886_p2 | icmp_ln395_fu_1734_p2);

assign or_ln397_fu_1886_p2 = (and_ln395_fu_1874_p2 | and_ln393_2_fu_1806_p2);

assign or_ln409_fu_2090_p2 = (icmp_ln409_fu_2044_p2 | and_ln407_fu_2070_p2);

assign p_cast478_fu_2299_p1 = empty_132_reg_1596;

assign p_cast481_fu_2308_p1 = empty_135_fu_2303_p2;

assign p_cast_fu_2251_p1 = empty_129_reg_1585;

assign p_shl3_cast_fu_2160_p3 = {{trunc_ln413_9_fu_2156_p1}, {3'd0}};

assign p_shl4_cast_fu_2172_p3 = {{trunc_ln413_10_fu_2168_p1}, {1'd0}};

assign p_shl5_cast_fu_2125_p3 = {{trunc_ln413_7_fu_2121_p1}, {3'd0}};

assign p_shl6_cast_fu_2137_p3 = {{trunc_ln413_8_fu_2133_p1}, {1'd0}};

assign p_shl_cast_fu_1932_p3 = {{trunc_ln401_2_fu_1928_p1}, {2'd0}};

assign patches_parameters_0_address1 = zext_ln413_5_fu_2196_p1;

assign patches_parameters_1_address0 = zext_ln413_6_fu_2231_p1;

assign patches_parameters_1_address1 = zext_ln413_5_fu_2196_p1;

assign patches_parameters_1_d0 = patches_parameters_1_q1;

assign patches_parameters_2_address0 = zext_ln413_6_fu_2231_p1;

assign patches_parameters_2_address1 = zext_ln413_5_fu_2196_p1;

assign patches_parameters_2_d0 = patches_parameters_2_q1;

assign patches_parameters_3_address0 = zext_ln413_6_fu_2231_p1;

assign patches_parameters_3_address1 = zext_ln413_5_fu_2196_p1;

assign patches_parameters_3_d0 = patches_parameters_3_q1;

assign patches_parameters_4_address0 = zext_ln413_6_fu_2231_p1;

assign patches_parameters_4_address1 = zext_ln413_5_fu_2196_p1;

assign patches_parameters_4_d0 = patches_parameters_4_q1;

assign patches_superpoints_0_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_10_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_11_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_12_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_13_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_14_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_15_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_16_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_17_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_18_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_19_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_1_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_20_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_21_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_22_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_23_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_24_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_25_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_26_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_27_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_28_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_29_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_2_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_30_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_31_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_3_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_4_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_5_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_6_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_7_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_8_address1 = zext_ln401_10_fu_1956_p1;

assign patches_superpoints_9_address1 = zext_ln401_10_fu_1956_p1;

assign select_ln393_2_fu_1748_p3 = ((icmp_ln395_fu_1734_p2[0:0] == 1'b1) ? add_ln393_fu_1728_p2 : ap_phi_mux_a_phi_fu_1335_p4);

assign select_ln393_fu_1740_p3 = ((icmp_ln395_fu_1734_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_b_phi_fu_1357_p4);

assign select_ln395_3_fu_1832_p3 = ((and_ln393_2_fu_1806_p2[0:0] == 1'b1) ? add_ln395_fu_1812_p2 : select_ln393_fu_1740_p3);

assign select_ln395_4_fu_2018_p3 = ((icmp_ln395_fu_1734_p2[0:0] == 1'b1) ? 8'd1 : add_ln395_2_fu_2012_p2);

assign select_ln395_fu_1824_p3 = ((or_ln395_fu_1818_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c_phi_fu_1379_p4);

assign select_ln397_3_fu_1906_p3 = ((and_ln395_fu_1874_p2[0:0] == 1'b1) ? add_ln397_fu_1880_p2 : select_ln395_fu_1824_p3);

assign select_ln397_4_fu_2004_p3 = ((or_ln395_fu_1818_p2[0:0] == 1'b1) ? 7'd1 : add_ln397_2_fu_1998_p2);

assign select_ln397_fu_1898_p3 = ((or_ln397_2_fu_1892_p2[0:0] == 1'b1) ? 2'd0 : d_reg_1386);

assign select_ln407_2_fu_2076_p3 = ((icmp_ln409_fu_2044_p2[0:0] == 1'b1) ? add_ln407_fu_2038_p2 : ap_phi_mux_a_8_phi_fu_1545_p4);

assign select_ln407_fu_2050_p3 = ((icmp_ln409_fu_2044_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_14_phi_fu_1567_p4);

assign select_ln409_3_fu_2104_p3 = ((and_ln407_fu_2070_p2[0:0] == 1'b1) ? add_ln409_fu_2084_p2 : select_ln407_fu_2050_p3);

assign select_ln409_4_fu_2223_p3 = ((icmp_ln409_fu_2044_p2[0:0] == 1'b1) ? 6'd1 : add_ln409_2_fu_2217_p2);

assign select_ln409_fu_2096_p3 = ((or_ln409_fu_2090_p2[0:0] == 1'b1) ? 3'd0 : c_14_reg_1574);

assign sext_ln395_fu_1778_p1 = $signed(sub_ln401_fu_1772_p2);

assign sext_ln397_fu_1858_p1 = $signed(tmp_168_fu_1850_p3);

assign sub_fu_1633_p2 = ($signed(n_patches_read) + $signed(32'd4294967295));

assign sub_ln401_2_fu_1940_p2 = (p_shl_cast_fu_1932_p3 - trunc_ln401_fu_1924_p1);

assign sub_ln401_fu_1772_p2 = (zext_ln401_6_fu_1768_p1 - zext_ln401_fu_1756_p1);

assign sub_ln413_2_fu_2180_p2 = (p_shl3_cast_fu_2160_p3 - p_shl4_cast_fu_2172_p3);

assign sub_ln413_fu_2145_p2 = (p_shl5_cast_fu_2125_p3 - p_shl6_cast_fu_2137_p3);

assign tmp_168_fu_1850_p3 = {{add_ln401_fu_1844_p2}, {4'd0}};

assign tmp_244_cast_fu_1657_p3 = {{trunc_ln413_fu_1653_p1}, {2'd0}};

assign tmp_246_cast_fu_1680_p3 = {{trunc_ln413_6_fu_1676_p1}, {2'd0}};

assign tmp_247_cast_fu_1691_p3 = {{empty_126_fu_1688_p1}, {5'd0}};

assign tmp_248_cast_fu_1702_p3 = {{empty_127_fu_1699_p1}, {3'd0}};

assign tmp_fu_1607_p3 = index[32'd31];

assign tmp_s_fu_1760_p3 = {{select_ln393_2_fu_1748_p3}, {2'd0}};

assign trunc_ln401_2_fu_1928_p1 = add_ln401_3_fu_1918_p2[7:0];

assign trunc_ln401_fu_1924_p1 = add_ln401_3_fu_1918_p2[9:0];

assign trunc_ln413_10_fu_2168_p1 = add_ln413_4_fu_2151_p2[8:0];

assign trunc_ln413_6_fu_1676_p1 = indvars_iv_next47_fu_1670_p2[60:0];

assign trunc_ln413_7_fu_2121_p1 = add_ln413_fu_2116_p2[6:0];

assign trunc_ln413_8_fu_2133_p1 = add_ln413_fu_2116_p2[8:0];

assign trunc_ln413_9_fu_2156_p1 = add_ln413_4_fu_2151_p2[6:0];

assign trunc_ln413_fu_1653_p1 = i_reg_1310[60:0];

assign wide_trip_count_fu_1649_p1 = sub_fu_1633_p2;

assign xor_ln384_fu_1621_p2 = (icmp_ln384_fu_1615_p2 ^ 1'd1);

assign xor_ln393_fu_1782_p2 = (icmp_ln395_fu_1734_p2 ^ 1'd1);

assign xor_ln395_fu_1862_p2 = (icmp_ln397_fu_1800_p2 ^ 1'd1);

assign xor_ln407_fu_2058_p2 = (icmp_ln409_fu_2044_p2 ^ 1'd1);

assign zext_ln391_fu_1645_p1 = index;

assign zext_ln401_10_fu_1956_p1 = add_ln401_4_fu_1950_p2;

assign zext_ln401_6_fu_1768_p1 = tmp_s_fu_1760_p3;

assign zext_ln401_7_fu_1840_p1 = select_ln395_3_fu_1832_p3;

assign zext_ln401_8_fu_1914_p1 = select_ln397_3_fu_1906_p3;

assign zext_ln401_9_fu_1946_p1 = select_ln397_fu_1898_p3;

assign zext_ln401_fu_1756_p1 = select_ln393_2_fu_1748_p3;

assign zext_ln413_4_fu_2186_p1 = select_ln409_fu_2096_p3;

assign zext_ln413_5_fu_2196_p1 = add_ln413_5_fu_2190_p2;

assign zext_ln413_6_fu_2231_p1 = add_ln413_6_reg_2621;

assign zext_ln413_fu_2112_p1 = select_ln409_3_fu_2104_p3;

always @ (posedge ap_clk) begin
    tmp_244_cast_reg_2342[1:0] <= 2'b00;
    tmp_246_cast_reg_2356[1:0] <= 2'b00;
    empty_128_reg_2361[2:0] <= 3'b000;
end

endmodule //makePatches_ShadowQuilt_fromEdges_delete_patch
