
---------- Begin Simulation Statistics ----------
final_tick                               2282139409500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152075                       # Simulator instruction rate (inst/s)
host_mem_usage                                 765272                       # Number of bytes of host memory used
host_op_rate                                   265600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13808.96                       # Real time elapsed on the host
host_tick_rate                               80951590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3667654816                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.117857                       # Number of seconds simulated
sim_ticks                                1117857259750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     99373923                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    945833731                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    110218334                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    576138736                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    465920402                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1006960040                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      39754630                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     59740107                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1907902652                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1361561583                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     99375118                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        185454560                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     81462322                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   5341499860                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1725818695                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1499692584                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.150782                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.065083                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    876263882     58.43%     58.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    306414329     20.43%     78.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     78544540      5.24%     84.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     66086103      4.41%     88.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     63343138      4.22%     92.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     15302630      1.02%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3456781      0.23%     93.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      8818859      0.59%     94.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     81462322      5.43%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1499692584                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts            22944                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       111848                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1725697315                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           312488152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       107996      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1371650483     79.48%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        81756      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         6692      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         2868      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt         6692      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult         3824      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    312485284     18.11%     97.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     41470232      2.40%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead         2868      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1725818695                       # Class of committed instruction
system.switch_cpus_1.commit.refs            353958384                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1725818695                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.235715                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.235715                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    658072822                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   9159085277                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      286960347                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles      1013742845                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     99396244                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    177541212                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses        1037551728                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             5997648                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         248193582                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                4855                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1006960040                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       687925866                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          2039000095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           67                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           5979448188                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes             8                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles         1454                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       118577                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     198792488                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               24                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.450397                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     97197063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    149972964                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.674513                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   2235713478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.834148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.546755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      578595975     25.88%     25.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1      160803304      7.19%     33.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       30833786      1.38%     34.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       91764011      4.10%     38.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       97246378      4.35%     42.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       50683721      2.27%     45.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       33690742      1.51%     46.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       71305019      3.19%     49.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8     1120790542     50.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   2235713478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           40981                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          21702                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    115150885                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      336244523                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.280565                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1295096951                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        248193567                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     636715249                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1478038940                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          576                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       142454                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    471819835                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   7067251752                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts   1046903384                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    317671143                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   5098691883                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        19169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       101596                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     99396244                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       113344                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1870671                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       456683                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1780                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        32334                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads   1165550781                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    430349600                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        32334                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     98984110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     16166775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      5708068352                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          4901131992                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.678761                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      3874414648                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.192199                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           5036144178                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     8082662010                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    4448728950                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.447284                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.447284                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6873090      0.13%      0.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3959284941     73.10%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        93947      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           40      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         6985      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         2868      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt         6962      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult         3824      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     73.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1171821758     21.63%     94.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    278265659      5.14%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         2952      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   5416363026                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses         23631                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        47262                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        23614                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        38632                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          83595136                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.015434                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      64847875     77.57%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     18568419     22.21%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       178842      0.21%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   5493061441                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  13205786176                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   4901108378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes  12408676505                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       7067250325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      5416363026                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1427                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   5341433022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     53798772                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1427                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   7294792607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   2235713478                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.422655                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.985823                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1185615571     53.03%     53.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     81116907      3.63%     56.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     78742818      3.52%     60.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    120613262      5.39%     65.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    112013510      5.01%     70.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    119816750      5.36%     75.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    184593956      8.26%     84.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7    164386461      7.35%     91.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8    188814243      8.45%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   2235713478                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.422654                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         687955061                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               29211                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     97044551                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     63389330                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1478038940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    471819835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2208504263                       # number of misc regfile reads
system.switch_cpus_1.numCycles             2235714519                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     639918847                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2060382390                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      4278320                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      377616493                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     16674552                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4276671                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  22686576266                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   8436691007                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   9505219417                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles      1096970248                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         3136                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     99396244                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     21809336                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     7444836980                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        58291                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups  14733492018                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2302                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           82                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        75681830                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         8485548817                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       14876411303                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25584170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49708379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            331                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      2835514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      5671030                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          948                       # Transaction distribution
system.membus.trans_dist::CleanEvict              214                       # Transaction distribution
system.membus.trans_dist::ReadExReq               808                       # Transaction distribution
system.membus.trans_dist::ReadExResp              808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           315                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         3408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         3408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       132544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       132544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  132544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1123                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6360000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5978250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2282139409500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2282139409500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23866506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14891944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           55                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12068051                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1459961                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1459961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           257703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          257703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            55                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23866451                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     75292384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75292549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2372657600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2372664640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2835841                       # Total snoops (count)
system.tol2bus.snoopTraffic                 124372672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28420011                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28419680    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    331      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28420011                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37802865500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       36916211500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     21288692                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21288693                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     21288692                       # number of overall hits
system.l2.overall_hits::total                21288693                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           54                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      2835462                       # number of demand (read+write) misses
system.l2.demand_misses::total                2835516                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           54                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      2835462                       # number of overall misses
system.l2.overall_misses::total               2835516                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      5624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  61202782000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61208406500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      5624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  61202782000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61208406500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     24124154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24124209                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     24124154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24124209                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.981818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.117536                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117538                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.981818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.117536                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117538                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 104157.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 21584.765375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 21586.337901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 104157.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 21584.765375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 21586.337901                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1943323                       # number of writebacks
system.l2.writebacks::total                   1943323                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      2835462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2835516                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      2835462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2835516                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      5354500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  47025472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47030826500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      5354500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  47025472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47030826500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.981818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.117536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.981818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.117536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117538                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 99157.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 16584.765375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 16586.337901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 99157.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 16584.765375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 16586.337901                       # average overall mshr miss latency
system.l2.replacements                        2835821                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12948621                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12948621                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12948621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12948621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1459961                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1459961                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1459961                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1459961                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       246643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                246643                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        11060                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11060                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    292589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     292589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       257703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            257703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.042918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.042918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 26454.701627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 26454.701627                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        11060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    237289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    237289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.042918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.042918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 21454.701627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 21454.701627                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      5624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.981818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 104157.407407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104157.407407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5354500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5354500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.981818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 99157.407407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99157.407407                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     21042049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21042049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      2824402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2824402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  60910193000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60910193000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     23866451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23866451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.118342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 21565.695322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 21565.695322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      2824402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2824402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  46788183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46788183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.118342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 16565.695322                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 16565.695322                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    49785645                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2839917                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.530669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.487896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     6.331249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.131847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4085.049008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.001546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.997326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 400502853                       # Number of tag accesses
system.l2.tags.data_accesses                400502853                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  49708371                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           2835821                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       49708379                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2834393                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2834393                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2834393                       # number of overall hits
system.l3.overall_hits::total                 2834393                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           54                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data         1069                       # number of demand (read+write) misses
system.l3.demand_misses::total                   1123                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           54                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data         1069                       # number of overall misses
system.l3.overall_misses::total                  1123                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      5028000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     89451500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         94479500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      5028000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     89451500                       # number of overall miss cycles
system.l3.overall_miss_latency::total        94479500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           54                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      2835462                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              2835516                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           54                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      2835462                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             2835516                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.000377                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.000396                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.000377                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.000396                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 93111.111111                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83677.736202                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 84131.344613                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 93111.111111                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83677.736202                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 84131.344613                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                 948                       # number of writebacks
system.l3.writebacks::total                       948                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           54                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data         1069                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              1123                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           54                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data         1069                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             1123                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      4488000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     78761500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     83249500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      4488000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     78761500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     83249500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.000377                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.000396                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.000377                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.000396                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83111.111111                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73677.736202                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74131.344613                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83111.111111                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73677.736202                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74131.344613                       # average overall mshr miss latency
system.l3.replacements                           1128                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1943323                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1943323                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1943323                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1943323                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           54                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            54                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data        10252                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 10252                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data          808                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 808                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data     62906000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      62906000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        11060                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             11060                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.073056                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.073056                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 77853.960396                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 77853.960396                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data          808                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            808                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     54826000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     54826000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.073056                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.073056                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 67853.960396                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 67853.960396                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data      2824141                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           2824141                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           54                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          261                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             315                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      5028000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     26545500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     31573500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           54                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data      2824402                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       2824456                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.000092                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000112                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 93111.111111                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 101706.896552                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 100233.333333                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           54                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          261                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          315                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      4488000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     23935500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     28423500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.000092                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83111.111111                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 91706.896552                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 90233.333333                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     9343426                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     33896                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    275.649811                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    6879.056435                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     25070.664667                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data           88                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    38.605554                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   691.673344                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.209932                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.765096                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.002686                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001178                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.021108                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  90737608                       # Number of tag accesses
system.l3.tags.data_accesses                 90737608                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   5670976                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims              1128                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        5671030                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2824456                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1944271                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          892371                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            11060                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           11060                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      2824456                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      8506546                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    305845696                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1128                       # Total snoops (count)
system.tol3bus.snoopTraffic                     60672                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2836644                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000007                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.002655                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2836624    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     20      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2836644                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4778838000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4253274000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        68416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              71872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        60672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           60672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data         1069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                948                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data        61203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 64294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          54275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                54275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          54275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data        61203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               118570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples      1069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.742489504500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           52                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           52                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              290304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        948                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      948                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              106                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16008500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37064750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14255.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33005.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      48                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 5.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  948                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.860539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.203310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    98.755489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          995     78.84%     78.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          100      7.92%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           37      2.93%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           44      3.49%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           24      1.90%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           21      1.66%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           20      1.58%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           13      1.03%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            5      0.40%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            2      0.16%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1262                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           52                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.384615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.154132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.652310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             1      1.92%      1.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             1      1.92%      3.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             9     17.31%     21.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            19     36.54%     57.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            17     32.69%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             4      7.69%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      1.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            52                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           52                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.788462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.775501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     11.54%     11.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45     86.54%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            52                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  71872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   71872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                60672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1112813319000                       # Total gap between requests
system.mem_ctrls.avgGap                  537331394.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        68416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3091.629069683644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 61202.805101700280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 52958.460915877229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data         1069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          948                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2260750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data     34804000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25352456656000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     41865.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32557.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 26743097738.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4933740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2622345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4255440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2646540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     88242635520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16460621880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     415395611520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       520113326985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.277049                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1079782576250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37327680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    747003500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4076940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2166945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3762780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2181960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     88242635520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16432481550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     415419308640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       520106614335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.271044                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1079844085750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37327680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    685494000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1344091709                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    140514469                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    687925797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2172531975                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1344091709                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    140514469                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    687925797                       # number of overall hits
system.cpu.icache.overall_hits::total      2172531975                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           68                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1745                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1677                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           68                       # number of overall misses
system.cpu.icache.overall_misses::total          1745                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      7203000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7203000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      7203000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7203000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1344093386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    140514469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    687925865                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2172533720                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1344093386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    140514469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    687925865                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2172533720                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 105926.470588                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4127.793696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 105926.470588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4127.793696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1220                       # number of writebacks
system.cpu.icache.writebacks::total              1220                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      5690500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5690500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      5690500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5690500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 103463.636364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103463.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 103463.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103463.636364                       # average overall mshr miss latency
system.cpu.icache.replacements                   1220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1344091709                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    140514469                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    687925797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2172531975                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           68                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1745                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      7203000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7203000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1344093386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    140514469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    687925865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2172533720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 105926.470588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4127.793696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      5690500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5690500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 103463.636364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103463.636364                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.961389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2172533707                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1732                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1254349.715358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.181377                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    25.780013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.050352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        8690136612                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       8690136612                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        2172533707                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         1732                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             2172533720                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    348439794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     33078033                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data   1027798925                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1409316752                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    348548728                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33078033                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data   1027798925                       # number of overall hits
system.cpu.dcache.overall_hits::total      1409425686                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16949615                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2360026                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     49199623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       68509264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     17052883                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2360026                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     49199623                       # number of overall misses
system.cpu.dcache.overall_misses::total      68612532                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20826401500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 393556319245                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 414382720745                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20826401500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 393556319245                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 414382720745                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    365389409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     35438059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data   1076998548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1477826016                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    365601611                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     35438059                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data   1076998548                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1478038218                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.066596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.045682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046358                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.066596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.045682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046421                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  8824.649178                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data  7999.173474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6048.564771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  8824.649178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data  7999.173474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6039.461140                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8230635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1949564                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.221782                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     24265062                       # number of writebacks
system.cpu.dcache.writebacks::total          24265062                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     23615701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23615701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     23615701                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23615701                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2360026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     25583922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     27943948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2360026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     25583922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     27943948                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  19646388500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 217904507745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 237550896245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  19646388500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 217904507745                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 237550896245                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.066596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.023755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.066596                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.023755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8324.649178                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data  8517.244062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8500.978324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8324.649178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data  8517.244062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8500.978324                       # average overall mshr miss latency
system.cpu.dcache.replacements               43395703                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    291912499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     29089872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    988046383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1309048754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     15956681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2196900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     47481933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      65635514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  19663576000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 381209876000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 400873452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    307869180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31286772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data   1035528316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1374684268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.070218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.045853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8950.601302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  8028.524786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6107.569326                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     23615482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     23615482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2196900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     23866451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     26063351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  18565126000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 206419126500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 224984252500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.070218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.023048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8450.601302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  8648.924237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8632.207443                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     56527295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3988161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     39752542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      100267998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       992934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       163126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1717690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2873750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1162825500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  12346443245                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13509268745                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     57520229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4151287                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     41470232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    103141748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.039295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  7128.388485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data  7187.818084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4700.919963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          219                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          219                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       163126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1717471                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1880597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1081262500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  11485381245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12566643745                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.039295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  6628.388485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data  6687.380017                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6682.262997                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       108934                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        108934                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       103268                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       103268                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       212202                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       212202                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.486650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.486650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996356                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1454596082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          43396215                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.518962                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   239.029014                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    23.893386                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   249.073956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.466854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.046667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.486473                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5955549087                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5955549087                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1454596082                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     43396215                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1478038218                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2282139409500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1056644756000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1225494653500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
