// Seed: 1085248234
module module_0;
  reg id_1;
  always repeat (-1 | id_1) @(posedge 1) for (id_1 = (-1 || id_1); 1; id_1 = -1'b0) $signed(34);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd80,
    parameter id_5 = 32'd67
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire _id_5;
  assign id_3[id_1] = id_4;
  assign id_5 = id_3;
  logic [7:0] id_6, id_7;
  assign id_6[id_5] = 1'b0;
  tri id_8 = 'b0;
endmodule
