
*** Running vivado
    with args -log ULA_experimento_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ULA_experimento_3.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ULA_experimento_3.tcl -notrace
Command: synth_design -top ULA_experimento_3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 94216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 430.078 ; gain = 96.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ULA_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/ULA_experimento_3.vhd:13]
INFO: [Synth 8-3491] module 'somador_subtrator_4bits_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/somador_subtrator_4bits_experimento_3.vhd:4' bound to instance 'ULA_soma_inst' of component 'somador_subtrator_4bits_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/ULA_experimento_3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'somador_subtrator_4bits_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/somador_subtrator_4bits_experimento_3.vhd:13]
INFO: [Synth 8-3491] module 'comp_1_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/comp_1_experimento_3.vhd:4' bound to instance 'c1' of component 'comp_1_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/somador_subtrator_4bits_experimento_3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'comp_1_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/comp_1_experimento_3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'comp_1_experimento_3' (1#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/comp_1_experimento_3.vhd:10]
INFO: [Synth 8-3491] module 'detector_de_overflow_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/detector_de_overflow_experimento_3.vhd:4' bound to instance 'c2' of component 'detector_de_overflow_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/somador_subtrator_4bits_experimento_3.vhd:43]
INFO: [Synth 8-638] synthesizing module 'detector_de_overflow_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/detector_de_overflow_experimento_3.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'detector_de_overflow_experimento_3' (2#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/detector_de_overflow_experimento_3.vhd:11]
INFO: [Synth 8-3491] module 'soma4' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma_4.vhd:4' bound to instance 'c3' of component 'soma4' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/somador_subtrator_4bits_experimento_3.vhd:45]
INFO: [Synth 8-638] synthesizing module 'soma4' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma_4.vhd:12]
INFO: [Synth 8-3491] module 'soma1_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma1_experimento_3.vhd:4' bound to instance 'sum1' of component 'soma1_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma_4.vhd:26]
INFO: [Synth 8-638] synthesizing module 'soma1_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma1_experimento_3.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'soma1_experimento_3' (3#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma1_experimento_3.vhd:12]
INFO: [Synth 8-3491] module 'soma1_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma1_experimento_3.vhd:4' bound to instance 'sum2' of component 'soma1_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma_4.vhd:27]
INFO: [Synth 8-3491] module 'soma1_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma1_experimento_3.vhd:4' bound to instance 'sum3' of component 'soma1_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma_4.vhd:28]
INFO: [Synth 8-3491] module 'soma1_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma1_experimento_3.vhd:4' bound to instance 'sum4' of component 'soma1_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma_4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'soma4' (4#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/soma_4.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'somador_subtrator_4bits_experimento_3' (5#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/somador_subtrator_4bits_experimento_3.vhd:13]
INFO: [Synth 8-3491] module 'somador_subtrator_4bits_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/somador_subtrator_4bits_experimento_3.vhd:4' bound to instance 'ULA_sub_inst' of component 'somador_subtrator_4bits_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/ULA_experimento_3.vhd:44]
INFO: [Synth 8-3491] module 'AND_ULA_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_ULA_experimento_3.vhd:4' bound to instance 'ULA_and_inst' of component 'AND_ULA_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/ULA_experimento_3.vhd:47]
INFO: [Synth 8-638] synthesizing module 'AND_ULA_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_ULA_experimento_3.vhd:10]
INFO: [Synth 8-3491] module 'AND_1bit_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_1bit_experimento_3.vhd:4' bound to instance 'AND1' of component 'AND_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_ULA_experimento_3.vhd:20]
INFO: [Synth 8-638] synthesizing module 'AND_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_1bit_experimento_3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'AND_1bit_experimento_3' (6#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_1bit_experimento_3.vhd:10]
INFO: [Synth 8-3491] module 'AND_1bit_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_1bit_experimento_3.vhd:4' bound to instance 'AND2' of component 'AND_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_ULA_experimento_3.vhd:21]
INFO: [Synth 8-3491] module 'AND_1bit_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_1bit_experimento_3.vhd:4' bound to instance 'AND3' of component 'AND_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_ULA_experimento_3.vhd:22]
INFO: [Synth 8-3491] module 'AND_1bit_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_1bit_experimento_3.vhd:4' bound to instance 'AND4' of component 'AND_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_ULA_experimento_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'AND_ULA_experimento_3' (7#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_ULA_experimento_3.vhd:10]
INFO: [Synth 8-3491] module 'OR_ULA_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_ULA_experimento_3.vhd:4' bound to instance 'ULA_or_inst' of component 'OR_ULA_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/ULA_experimento_3.vhd:50]
INFO: [Synth 8-638] synthesizing module 'OR_ULA_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_ULA_experimento_3.vhd:10]
INFO: [Synth 8-3491] module 'OR_1bit_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_1bit_experimento_3.vhd:4' bound to instance 'OR1' of component 'OR_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_ULA_experimento_3.vhd:20]
INFO: [Synth 8-638] synthesizing module 'OR_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_1bit_experimento_3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'OR_1bit_experimento_3' (8#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_1bit_experimento_3.vhd:10]
INFO: [Synth 8-3491] module 'OR_1bit_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_1bit_experimento_3.vhd:4' bound to instance 'OR2' of component 'OR_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_ULA_experimento_3.vhd:21]
INFO: [Synth 8-3491] module 'OR_1bit_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_1bit_experimento_3.vhd:4' bound to instance 'OR3' of component 'OR_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_ULA_experimento_3.vhd:22]
INFO: [Synth 8-3491] module 'OR_1bit_experimento_3' declared at 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_1bit_experimento_3.vhd:4' bound to instance 'OR4' of component 'OR_1bit_experimento_3' [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_ULA_experimento_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'OR_ULA_experimento_3' (9#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_ULA_experimento_3.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/ULA_experimento_3.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ULA_experimento_3' (10#1) [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/ULA_experimento_3.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 486.824 ; gain = 153.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 486.824 ; gain = 153.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 486.824 ; gain = 153.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'F[0'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'F[0'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'F[1'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'F[1'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'F[2'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'F[2'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'F[3'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'F[3'. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/constrs_1/new/retricoes_experimento_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ULA_experimento_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ULA_experimento_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.691 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.691 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 797.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 797.691 ; gain = 464.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 797.691 ; gain = 464.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 797.691 ; gain = 464.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 797.691 ; gain = 464.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ULA_experimento_3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module comp_1_experimento_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module soma1_experimento_3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 797.691 ; gain = 464.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 804.668 ; gain = 471.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 804.668 ; gain = 471.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 815.059 ; gain = 481.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 815.059 ; gain = 481.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 815.059 ; gain = 481.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 815.059 ; gain = 481.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 815.059 ; gain = 481.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 815.059 ; gain = 481.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 815.059 ; gain = 481.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     3|
|2     |LUT5 |     2|
|3     |LUT6 |     5|
|4     |IBUF |    10|
|5     |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    26|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 815.059 ; gain = 481.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 815.059 ; gain = 170.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 815.059 ; gain = 481.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 824.199 ; gain = 503.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.runs/synth_1/ULA_experimento_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ULA_experimento_3_utilization_synth.rpt -pb ULA_experimento_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 18:03:55 2024...
