<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<title>Krishna Teja Chitty-Venkata | Home</title>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<title>Krishna Teja Chitty-Venkata</title>
<link rel="stylesheet" href="jemdoc.css" type="text/css" />

</head>

<body style="background-color:grey;" >
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">About Me</div>
<div class="menu-item"><a href="index.html" class="current">Home</a></div>
<!--<div class="menu-item"><a href="home/contact.html">Contact</a></div>-->
<div class="menu-item"><a href="home/resume.html">Curriculum Vitae</a></div>

<div class="menu-category">Technical Expertise</div>
<div class="menu-item"><a href="technical/research.html">Research</a></div>
<div class="menu-item"><a href="technical/internships.html">Internships</a></div>
<div class="menu-item"><a href="technical/projects.html">Projects</a></div>
<div class="menu-item"><a href="technical/teaching.html">Teaching</a></div>
<div class="menu-item"><a href="technical/blogs.html">Blogs</a></div>

<div class="menu-category">Outside Class</div>
<div class="menu-item"><a href="outside_class/oncampus.html">On Campus</a></div>
<div class="menu-item"><a href="outside_class/trips.html">Nature Trips</a></div>

</td>

<td id="layout-content">
<div id="toptitle">
<h1>Krishna Teja Chitty-Venkata</h1>
</div>

  <!--
  <table class="imgtable"><tr>
    
    
    <td>
<img align="center" src="images/asap_into.jpg" alt="Picture of Krishna Teja" class="center" width="280px" height="390px" />&nbsp;</td>
    
    <a href="http://www.iastate.edu/" target="_blank"><img src="images/isu_white.png" width="240" height="180" align="right" hspace="10px"></a>
           

    </tr></table>
-->
  
<table class="imgtable"><tr><td>
<img src="images/asap_into.jpg" alt="SC" width="216px" height="324px" />&nbsp;</td>
<td align="left"><p> PhD Student<br />
<a href="https://www.ece.iastate.edu/" target="_blank">Department of Electrical and Computer Engineering</a> <br />
<a href="http://www.iastate.edu/" target="_blank">Iowa State University</a> <br /><br />
  
 </p>
 


<p> Contact Information: <br />

Office: <a href="https://goo.gl/maps/GBmWhXisXowbDajHA" target="_blank"> 3214 Coover Hall</a><br />
Email: krishnat AT iastate DOT edu<br /><br />
<a href="https://www.linkedin.com/in/kt95/" target="_blank">LinkedIn</a><br />
<a href="https://github.com/krishnateja95" target="_blank">GitHub</a><br />
<a href="https://scholar.google.com/citations?user=KCU7b0MAAAAJ&hl=en" target="_blank">Google Scholar</a><br />
<a href="https://www.researchgate.net/profile/Krishna-Teja-Chitty-Venkata" target="_blank">ResearchGate</a><br />  
<a href="https://orcid.org/0000-0002-3027-1915" target="_blank">ORCID</a></p>

</td></tr></table>

 </br>
  

<h2>About Me</h2>
  
  <ul>
  
  <li> 
    <p style="font-size:115%;" align="justify">  
      I am a passionate and enthusiastic researcher, working primarily at the intersection of Systems and Deep Learning. 
      I am currently working as a Postdoctoral Researcher at Argonne National Laboratory. 
      I finished my PhD from Iowa State University in Computer Engineering, under the guidance of Prof. Arun Somani. 
      My research interests span across Machine Learning (ML), Computer Architecture, High Performance Computing (HPC), Computer Vision, AI Accelerators and Large Language Models (LLMs).  <br><br>  
     </p>  
  </li>
  
 
</ul>


  
<h2>Education</h2>
  


<ul>
  
  <li> 
    <p style="font-size:115%;" align="justify">  
      <a href="http://www.iastate.edu/" target="_blank">Iowa State University, Ames, Iowa, USA </a>  <br>
      Doctor of Philosophy (PhD) <br>
      <a href="https://www.ece.iastate.edu/" target="_blank">Department of Electrical and Computer Engineering</a> <br>
      August 2017 - July 2023 <br>  
      
      Dissertation Title: Hardware-aware Design, Search and Optimization of Deep Neural Networks<br> 
      PhD Supervisor: Prof. <a href="http://class.ece.iastate.edu/arun/" target="_blank">Dr. Arun Somani</a> <br> <br>
      
     </p>  
  </li>
  
  
  <li> 
    <p style="font-size:115%;" align="justify">  
      University College of Engineering, Osmania University, Hyderabad, India <br> 
      Bachelor of Engineering <br>
      Electronics and Communication Engineering <br>
      2013 - 2017 <br>
  </p>
    
  </li>
  
</ul>  
  
  

  
  
<!--  
  
<p style="font-size:115%;" align="justify">I'm a Doctoral (PhD) student in the <a href="https://www.ece.iastate.edu/" target="_blank">Department of Electrical and Computer Engineering</a> at <a href="http://www.iastate.edu/" target="_blank">Iowa State University</a>, working under the supervision of <a href="http://class.ece.iastate.edu/arun/" target="_blank">Dr. Arun Somani</a> in <a href="http://dcnl.ece.iastate.edu/dcnl/" target="_blank">Dependable Computing and Networking Laboratory</a>. </br></br> I received my Bachelor's degree in Electronics and Communication Engineering from University College of Engineering, Osmania University, Hyderabad, India in Summer 2017.</p>
    
-->

  
<h2>PhD Research</h2>
  
  <ul>
  
  <li> 
    <p style="font-size:115%;" align="justify">  
      I worked as a Research Assistant under the supervision of <a href="http://class.ece.iastate.edu/arun/" target="_blank">Dr. Arun Somani</a> in the <a href="http://dcnl.ece.iastate.edu/dcnl/" target="_blank">Dependable Computing and Networking Laboratory</a>. 
      My research interests are Machine Learning, Computer Architecture and Parallel Computing <br><br>  
     </p>  
  </li>
  
  
  <li> 
    <p style="font-size:115%;" align="justify">  
      I primarily work at the intersection of Systems (Hardware Acceleration) and Deep Learning (Computer Vision) which include designing efficient Neural Network algorithms
      (Pruning, Quantization and Neural Architecture Search) for processing on Special Purpose Accelerators (TPU-like) and General Purpose devices (CPU, GPGPU) <br><br>
  </p>
    
  </li>
    
    
   <li> 
    <p style="font-size:115%;" align="justify">  
      I'm also working on different problems (fault tolerance, memory accesses) with respect to special purpose DNN hardware <br><br>
  </p>
    
  </li>  
  
</ul>  
   
  
  
  
  
  
  
  </br>

<table>
  <tr>
    <td><b>Algorithmic Aspect:</b></td>
    <td>Pruning, Quantization, Neural Architecture Search</td>
  </tr>
  <tr>
    <td><b>Architecture:</b></td>
    <td>Accelerator Design, Fault Tolerance</td>
  </tr>
  <tr>
    <td><b>Parallel Processing:</b></td>
    <td>Efficient DNN execution on CPUs (Single-core and Multi-core) and GPUs</td>
  </tr>
</table>
</br>
</br>
</br>




   
    
     <img src="images/intro_slide.jpg" width="850" height="550" align="center" hspace="10px">
               
           
    
    
<div id="footer">
<div id="footer-text">
Page generated 2015-10-23 18:04:23 PDT, by <a href="http://jemdoc.jaboc.net/">jemdoc</a>.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
