#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_000001cb337dde00 .scope module, "pro_tb" "pro_tb" 2 51;
 .timescale -9 -11;
v000001cb33a5bcb0_0 .var "addr", 8 0;
v000001cb33a5b990_0 .var "clock", 0 0;
v000001cb33a5b670_0 .net "icode", 3 0, L_000001cb33a5bad0;  1 drivers
v000001cb33a5c2f0_0 .net "ifun", 3 0, L_000001cb33a5b3f0;  1 drivers
v000001cb33a5b710_0 .net "rA", 3 0, L_000001cb33a5ae50;  1 drivers
v000001cb33a5ba30_0 .net "rB", 3 0, L_000001cb33a5adb0;  1 drivers
v000001cb33a5c110_0 .net "valC", 15 0, L_000001cb33a5abd0;  1 drivers
v000001cb33a5b210_0 .var "wdata", 31 0;
v000001cb33a5c1b0_0 .var "working", 0 0;
v000001cb33a5aef0_0 .var "wr", 0 0;
S_000001cb337ddf90 .scope module, "processor" "processor" 2 62, 2 3 0, S_000001cb337dde00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "working";
    .port_info 5 /OUTPUT 4 "icode";
    .port_info 6 /OUTPUT 4 "ifun";
    .port_info 7 /OUTPUT 4 "rA";
    .port_info 8 /OUTPUT 4 "rB";
    .port_info 9 /OUTPUT 16 "valC";
L_000001cb33a05cb0 .functor BUFZ 32, v000001cb339eb610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb339eb930_0 .net "F_read", 31 0, L_000001cb33a05cb0;  1 drivers
v000001cb339eb250_0 .var "PC", 8 0;
L_000001cb33a5c878 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cb339eba70_0 .net/2s *"_ivl_2", 1 0, L_000001cb33a5c878;  1 drivers
L_000001cb33a5c8c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb339eb6b0_0 .net/2s *"_ivl_4", 1 0, L_000001cb33a5c8c0;  1 drivers
v000001cb339eafd0_0 .net *"_ivl_6", 1 0, L_000001cb33a5c070;  1 drivers
v000001cb339eadf0_0 .net "addr", 8 0, v000001cb33a5bcb0_0;  1 drivers
v000001cb339eb890_0 .net "addr_w", 8 0, L_000001cb33a5bdf0;  1 drivers
v000001cb339eb750_0 .net "clock", 0 0, v000001cb33a5b990_0;  1 drivers
v000001cb339eb2f0_0 .net "icode", 3 0, L_000001cb33a5bad0;  alias, 1 drivers
v000001cb339ebc50_0 .net "ifun", 3 0, L_000001cb33a5b3f0;  alias, 1 drivers
v000001cb339eb7f0_0 .net "rA", 3 0, L_000001cb33a5ae50;  alias, 1 drivers
v000001cb339eb390_0 .net "rB", 3 0, L_000001cb33a5adb0;  alias, 1 drivers
v000001cb339ebb10_0 .net "rd", 0 0, L_000001cb33a5af90;  1 drivers
v000001cb339ead50_0 .net "rdata", 31 0, v000001cb339eb610_0;  1 drivers
v000001cb339eb430_0 .net "valC", 15 0, L_000001cb33a5abd0;  alias, 1 drivers
v000001cb339eae90_0 .net "wdata", 31 0, v000001cb33a5b210_0;  1 drivers
v000001cb33a5c570_0 .net "working", 0 0, v000001cb33a5c1b0_0;  1 drivers
v000001cb33a5a8b0_0 .net "wr", 0 0, v000001cb33a5aef0_0;  1 drivers
L_000001cb33a5bdf0 .functor MUXZ 9, v000001cb33a5bcb0_0, v000001cb339eb250_0, v000001cb33a5c1b0_0, C4<>;
L_000001cb33a5c070 .functor MUXZ 2, L_000001cb33a5c8c0, L_000001cb33a5c878, v000001cb33a5c1b0_0, C4<>;
L_000001cb33a5af90 .part L_000001cb33a5c070, 0, 1;
L_000001cb33a5bad0 .part L_000001cb33a05cb0, 28, 4;
L_000001cb33a5b3f0 .part L_000001cb33a05cb0, 24, 4;
L_000001cb33a5ae50 .part L_000001cb33a05cb0, 20, 4;
L_000001cb33a5adb0 .part L_000001cb33a05cb0, 16, 4;
L_000001cb33a5abd0 .part L_000001cb33a05cb0, 0, 16;
S_000001cb337de120 .scope module, "ram" "ram" 2 15, 3 3 0, S_000001cb337ddf90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 32 "rdata";
v000001cb339eb4d0_0 .net "addr", 8 0, L_000001cb33a5bdf0;  alias, 1 drivers
v000001cb339eb070_0 .net "clock", 0 0, v000001cb33a5b990_0;  alias, 1 drivers
v000001cb339eb9d0 .array "ram", 0 255, 31 0;
v000001cb339eb570_0 .net "rd", 0 0, L_000001cb33a5af90;  alias, 1 drivers
v000001cb339eb610_0 .var "rdata", 31 0;
v000001cb339eb1b0_0 .net "wdata", 31 0, v000001cb33a5b210_0;  alias, 1 drivers
v000001cb339ebbb0_0 .net "wr", 0 0, v000001cb33a5aef0_0;  alias, 1 drivers
E_000001cb337da220 .event posedge, v000001cb339eb070_0;
    .scope S_000001cb337de120;
T_0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000001cb339eb610_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001cb337de120;
T_1 ;
    %wait E_000001cb337da220;
    %load/vec4 v000001cb339ebbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001cb339eb1b0_0;
    %load/vec4 v000001cb339eb4d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb339eb9d0, 0, 4;
T_1.0 ;
    %load/vec4 v000001cb339eb570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001cb339eb4d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001cb339eb9d0, 4;
    %assign/vec4 v000001cb339eb610_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000001cb339eb610_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cb337ddf90;
T_2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001cb339eb250_0, 0, 9;
    %end;
    .thread T_2;
    .scope S_000001cb337ddf90;
T_3 ;
    %wait E_000001cb337da220;
    %load/vec4 v000001cb33a5c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001cb339eb250_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001cb339eb250_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cb337dde00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb33a5b990_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001cb33a5bcb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cb33a5b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb33a5aef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb33a5c1b0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001cb33a5bcb0_0, 0;
    %pushi/vec4 284164112, 0, 32;
    %assign/vec4 v000001cb33a5b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb33a5aef0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v000001cb33a5bcb0_0, 0;
    %pushi/vec4 536936448, 0, 32;
    %assign/vec4 v000001cb33a5b210_0, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 9;
    %assign/vec4 v000001cb33a5bcb0_0, 0;
    %pushi/vec4 555941888, 0, 32;
    %assign/vec4 v000001cb33a5b210_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v000001cb33a5bcb0_0, 0;
    %pushi/vec4 574947328, 0, 32;
    %assign/vec4 v000001cb33a5b210_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v000001cb33a5bcb0_0, 0;
    %pushi/vec4 593952768, 0, 32;
    %assign/vec4 v000001cb33a5b210_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001cb33a5bcb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cb33a5b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb33a5aef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb33a5c1b0_0, 0;
    %delay 15000, 0;
    %vpi_call 2 83 "$stop" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001cb337dde00;
T_5 ;
    %delay 1000, 0;
    %load/vec4 v000001cb33a5b990_0;
    %inv;
    %store/vec4 v000001cb33a5b990_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cb337dde00;
T_6 ;
    %vpi_call 2 87 "$dumpfile", "pro_tb.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\processor.v";
    ".\ram.v";
