// Seed: 2617012228
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output uwire id_5
    , id_10,
    input wand id_6,
    output tri1 id_7,
    output wand id_8
    , id_11
);
  wire id_12 = id_12, id_13;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    input supply1 id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    output supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    output wire id_14,
    input wand id_15,
    input tri id_16,
    output uwire id_17
);
  assign id_7 = id_16 ? id_4 < 1 : 1;
  module_0(
      id_4, id_16, id_6, id_4, id_13, id_5, id_4, id_7, id_11
  );
endmodule
