INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/Cache/rtl/MainMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danny/Documents/HDL/Cache/verification/test_mainMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm_tb
