// Seed: 624429056
module module_0 (
    input tri0 id_0,
    input tri0 id_1
    , id_16,
    output tri0 id_2,
    inout wor id_3,
    output wand id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7,
    input wand id_8,
    input uwire id_9,
    input wire id_10,
    output tri id_11,
    output wor id_12
    , id_17, id_18,
    input tri1 id_13,
    output supply0 id_14
);
endmodule
module module_1 #(
    parameter id_5 = 32'd62,
    parameter id_6 = 32'd24
) (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2,
    inout tri id_3,
    output tri0 id_4,
    output uwire _id_5,
    input wor _id_6,
    input tri1 id_7,
    input wire id_8
);
  logic [id_5 : id_6] id_10;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_4,
      id_3,
      id_3,
      id_3,
      id_8,
      id_4,
      id_2,
      id_2,
      id_0,
      id_4,
      id_4,
      id_2,
      id_1
  );
endmodule
