library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Mux1Bit is
    Port (
        A : in STD_LOGIC_VECTOR(1 downto 0);
        B : in STD_LOGIC;
        Y : out STD_LOGIC_VECTOR(1 downto 0)
    );
end Mux1Bit;

architecture Structural of Mux1Bit is

begin
    Y(0) <= A(0) and B;
    Y(1) <= A(1) and B;
end Structural;
