# AXI-Based Matrix Multiply Accelerator

This project implements a small AXI-based matrix multiply accelerator with
compiler-aware verification using UVM.

Features:
- 4x4 MAC array
- AXI4-Lite control interface
- AXI4-Full data movement
- Python-based instruction generator
- UVM verification with golden model

Tools:
- Vivado XSIM
- SystemVerilog + UVM
- Python (NumPy)
