## Hi I'm Rex Jian ðŸ‘‹
- ðŸ˜„ I am currently pursuing my masterâ€™s degree in Electrical Engineering at Chung Cheng University
- ðŸŒ± Iâ€™m  learning Digital IC Verification


## ðŸ’¡ Projects
- [SystemVerilog typical architecture labs](https://github.com/RexJian/SystemVerilogLabs)
- [Job Assignment Machine](https://github.com/RexJian/JobAssignmentMachine/tree/main)
- [Using standrad cell compare triangle areas](https://github.com/RexJian/Using-standard-cell-compare-triangle-areas)
- [Using ESP32 and ADXL345, combine a neural network to create simple calculator](https://github.com/RexJian/ESP32_NeuralNetwork)

## ðŸ“š Skills
<h4>Digital IC Verification</h4>
<ol>
    <li><span style="font-size: smaller;">Develop integrated verification environment with SystemVerilog</span></li>
    <li><span style="font-size: smaller;">Use random stimulus with functional coverage</span></li>
</ol>

<h4>Digital IC Desgin</h4>
<ol>
    <li><span style="font-size: smaller;">RTL coding, STA, Synthesis</span></li>
    <li><span style="font-size: smaller;">Gate level to Post- Layout simulation and Cell based APR flow</span></li>
</ol>

## ðŸ”§ Languages
<h4>SystemVerilog</h4>
<h4>Verilog</h4>
<h4>C/C++</h4>
<h4>Python</h4>
<h4>TCL</h4>

## Some Statistics About Me


[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=RexJian&layout=compact&exclude_repo=RexJian.github.io&title_color=ffffff&icon_color=bb2acf&text_color=daf7dc&bg_color=151515)](https://github.com/anuraghazra/github-readme-stats)
