// synthesis verilog_input_version verilog_2001
module top_module (
    input [3:0] in,
    output reg [1:0] pos  );
    
    // case combo logic
    always @(*) begin
        if(in == 4'b0) begin
            pos = 2'b0;
        end else if(in[0] == 1'b1) begin
            pos = 1; 
        end else if(in[1] == 1'b1) begin
           pos = 2;
        end else if(in[2] == 1'b1) begin
            pos = 3;
        end else if(in[3] == 1'b1) begin
            pos = 4;
        end
    end
endmodule
