============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Feb 24 2023  11:08:54 pm
  Module:                 regfile
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential           992 0.000    0.0     92.742    75.1 
inverter              16 0.000    0.0      0.170     0.1 
logic                199 0.000    0.0     30.601    24.8 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total               1207 0.000    0.0    123.513   100.0 

