 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: T-2022.03
Date   : Thu Dec 19 14:26:20 2024
****************************************


Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/ShanChiYu/HW1_Lecture/P78111519_syn/sim/SRAM/SRAM_WC.db)


Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
top                    enG1000K          fsa0m_a_generic_core_ss1p62v125c
CPU                    enG100K           fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_1         enG500K           fsa0m_a_generic_core_ss1p62v125c
IF_Stage               enG5K             fsa0m_a_generic_core_ss1p62v125c
IF_ID_Reg              enG5K             fsa0m_a_generic_core_ss1p62v125c
ID_Stage               enG30K            fsa0m_a_generic_core_ss1p62v125c
ID_EXE_Reg             enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_Stage              enG50K            fsa0m_a_generic_core_ss1p62v125c
EXE_MEM_Reg            enG5K             fsa0m_a_generic_core_ss1p62v125c
MEM_Stage              enG5K             fsa0m_a_generic_core_ss1p62v125c
MEM_WB_Reg             enG5K             fsa0m_a_generic_core_ss1p62v125c
WB_Stage               enG5K             fsa0m_a_generic_core_ss1p62v125c
BranchControl          enG5K             fsa0m_a_generic_core_ss1p62v125c
ForwardingUnit         enG5K             fsa0m_a_generic_core_ss1p62v125c
HazardDetectionUnit    enG5K             fsa0m_a_generic_core_ss1p62v125c
CSR                    enG5K             fsa0m_a_generic_core_ss1p62v125c
IF_ProgramCounter      enG5K             fsa0m_a_generic_core_ss1p62v125c
Control                enG5K             fsa0m_a_generic_core_ss1p62v125c
ID_Gen_RegFile         enG30K            fsa0m_a_generic_core_ss1p62v125c
ID_FP_RegFile          enG30K            fsa0m_a_generic_core_ss1p62v125c
ID_ImmediateGenerator  enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU                enG30K            fsa0m_a_generic_core_ss1p62v125c
EXE_ALUControl         enG5K             fsa0m_a_generic_core_ss1p62v125c
CLZ                    enG5K             fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_0         enG500K           fsa0m_a_generic_core_ss1p62v125c
EXE_Stage_DW01_add_0   enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_Stage_DW01_add_1   enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_inc_0_DW01_inc_2
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_cmp6_0    enG5K             fsa0m_a_generic_core_ss1p62v125c
IF_Stage_DW01_add_0_DW01_add_3
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW_mult_uns_J2_0
                       enG10K            fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW_mult_tc_J3_0
                       enG10K            fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_inc_J5_0  enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW_cmp_J6_0    enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_sub_J7_0  enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW_mult_tc_J8_0
                       enG10K            fsa0m_a_generic_core_ss1p62v125c
CSR_DW01_dec_J17_0     enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_sub_J20_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_cmp2_J22_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_add_J23_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_sub_J24_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
CSR_DW01_inc_J32_0     enG5K             fsa0m_a_generic_core_ss1p62v125c
CSR_DW01_inc_J33_0     enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_sub_J49_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_add_2     enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_inc_4     enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_inc_5     enG5K             fsa0m_a_generic_core_ss1p62v125c


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  52.2521 mW   (96%)
  Net Switching Power  =   2.0939 mW    (4%)
                         ---------
Total Dynamic Power    =  54.3461 mW  (100%)

Cell Leakage Power     =   1.2475 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory            43.6311        5.8348e-02        1.2171e+09           44.9065  (  80.78%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      7.5377            0.0000          862.7500        1.4751e-03  (   0.00%)  i
register           0.1527            0.1001        9.0844e+06            7.7980  (  14.03%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.9308            1.9355        2.1275e+07            2.8876  (   5.19%)
--------------------------------------------------------------------------------------------------
Total             52.2522 mW         2.0940 mW     1.2475e+09 pW        55.5935 mW
1
