m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/VLSI FIRST/SOFT/qeseta sim/examples
T_opt
!s110 1749801122
VGc<mRHMSDHgdbzPQf7ag@0
04 13 4 work tb_half_adder fast 0
=1-644ed7a17194-684bd8a2-22e-6b28
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7c;67
vhalf_adder
Z1 !s110 1749801118
!i10b 1
!s100 =CACn8i[QCHI:m>iK0Yn`1
IhCh16NJ9VoOIUCR9elkn?0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder
w1749800086
8D:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder/half_adder.v
FD:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder/half_adder.v
L0 1
Z4 OL;L;10.7c;67
r1
!s85 0
31
Z5 !s108 1749801118.000000
!s107 D:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder/half_adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder/half_adder.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vtb_half_adder
R1
!i10b 1
!s100 4@`U<oljAMz[K[m4RE<M`1
IB^2:O6oBCSEIKY59[[kQY3
R2
R3
w1749801114
8D:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder/tb_half_adder.v
FD:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder/tb_half_adder.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder/tb_half_adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder/tb_half_adder.v|
!i113 0
R6
R0
