{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 12:48:58 2024 " "Info: Processing started: Wed Nov 27 12:48:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 1BitReg_AmarnathPatel -c 1BitReg_AmarnathPatel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 1BitReg_AmarnathPatel -c 1BitReg_AmarnathPatel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register dff_out dff_out 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"dff_out\" and destination register \"dff_out\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_out 1 REG LCFF_X6_Y3_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns dff_out~0 2 COMB LCCOMB_X6_Y3_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X6_Y3_N16; Fanout = 1; COMB Node = 'dff_out~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { dff_out dff_out~0 } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns dff_out 3 REG LCFF_X6_Y3_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dff_out~0 dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { dff_out dff_out~0 dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { dff_out {} dff_out~0 {} dff_out {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.306 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns clk 1 CLK PIN_R14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.618 ns) 2.306 ns dff_out 2 REG LCFF_X6_Y3_N17 2 " "Info: 2: + IC(0.881 ns) + CELL(0.618 ns) = 2.306 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 61.80 % ) " "Info: Total cell delay = 1.425 ns ( 61.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 38.20 % ) " "Info: Total interconnect delay = 0.881 ns ( 38.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.306 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns clk 1 CLK PIN_R14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.618 ns) 2.306 ns dff_out 2 REG LCFF_X6_Y3_N17 2 " "Info: 2: + IC(0.881 ns) + CELL(0.618 ns) = 2.306 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 61.80 % ) " "Info: Total cell delay = 1.425 ns ( 61.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 38.20 % ) " "Info: Total interconnect delay = 0.881 ns ( 38.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { dff_out dff_out~0 dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { dff_out {} dff_out~0 {} dff_out {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { dff_out {} } {  } {  } "" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dff_out load clk 3.694 ns register " "Info: tsu for register \"dff_out\" (data pin = \"load\", clock pin = \"clk\") is 3.694 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.910 ns + Longest pin register " "Info: + Longest pin to register delay is 5.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns load 1 PIN PIN_E14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E14; Fanout = 1; PIN Node = 'load'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.550 ns) + CELL(0.378 ns) 5.755 ns dff_out~0 2 COMB LCCOMB_X6_Y3_N16 1 " "Info: 2: + IC(4.550 ns) + CELL(0.378 ns) = 5.755 ns; Loc. = LCCOMB_X6_Y3_N16; Fanout = 1; COMB Node = 'dff_out~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { load dff_out~0 } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.910 ns dff_out 3 REG LCFF_X6_Y3_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.910 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dff_out~0 dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 23.01 % ) " "Info: Total cell delay = 1.360 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.550 ns ( 76.99 % ) " "Info: Total interconnect delay = 4.550 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { load dff_out~0 dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { load {} load~combout {} dff_out~0 {} dff_out {} } { 0.000ns 0.000ns 4.550ns 0.000ns } { 0.000ns 0.827ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.306 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns clk 1 CLK PIN_R14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.618 ns) 2.306 ns dff_out 2 REG LCFF_X6_Y3_N17 2 " "Info: 2: + IC(0.881 ns) + CELL(0.618 ns) = 2.306 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 61.80 % ) " "Info: Total cell delay = 1.425 ns ( 61.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 38.20 % ) " "Info: Total interconnect delay = 0.881 ns ( 38.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { load dff_out~0 dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { load {} load~combout {} dff_out~0 {} dff_out {} } { 0.000ns 0.000ns 4.550ns 0.000ns } { 0.000ns 0.827ns 0.378ns 0.155ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q dff_out 7.399 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"dff_out\" is 7.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.306 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns clk 1 CLK PIN_R14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.618 ns) 2.306 ns dff_out 2 REG LCFF_X6_Y3_N17 2 " "Info: 2: + IC(0.881 ns) + CELL(0.618 ns) = 2.306 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 61.80 % ) " "Info: Total cell delay = 1.425 ns ( 61.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 38.20 % ) " "Info: Total interconnect delay = 0.881 ns ( 38.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.999 ns + Longest register pin " "Info: + Longest register to pin delay is 4.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_out 1 REG LCFF_X6_Y3_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.855 ns) + CELL(2.144 ns) 4.999 ns q 2 PIN PIN_J3 0 " "Info: 2: + IC(2.855 ns) + CELL(2.144 ns) = 4.999 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'q'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.999 ns" { dff_out q } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 42.89 % ) " "Info: Total cell delay = 2.144 ns ( 42.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.855 ns ( 57.11 % ) " "Info: Total interconnect delay = 2.855 ns ( 57.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.999 ns" { dff_out q } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.999 ns" { dff_out {} q {} } { 0.000ns 2.855ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.999 ns" { dff_out q } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.999 ns" { dff_out {} q {} } { 0.000ns 2.855ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dff_out d clk -2.624 ns register " "Info: th for register \"dff_out\" (data pin = \"d\", clock pin = \"clk\") is -2.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.306 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns clk 1 CLK PIN_R14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.618 ns) 2.306 ns dff_out 2 REG LCFF_X6_Y3_N17 2 " "Info: 2: + IC(0.881 ns) + CELL(0.618 ns) = 2.306 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 61.80 % ) " "Info: Total cell delay = 1.425 ns ( 61.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 38.20 % ) " "Info: Total interconnect delay = 0.881 ns ( 38.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.079 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns d 1 PIN PIN_V22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 1; PIN Node = 'd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.822 ns) + CELL(0.272 ns) 4.924 ns dff_out~0 2 COMB LCCOMB_X6_Y3_N16 1 " "Info: 2: + IC(3.822 ns) + CELL(0.272 ns) = 4.924 ns; Loc. = LCCOMB_X6_Y3_N16; Fanout = 1; COMB Node = 'dff_out~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.094 ns" { d dff_out~0 } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.079 ns dff_out 3 REG LCFF_X6_Y3_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.079 ns; Loc. = LCFF_X6_Y3_N17; Fanout = 2; REG Node = 'dff_out'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dff_out~0 dff_out } "NODE_NAME" } } { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/1BitReg_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 24.75 % ) " "Info: Total cell delay = 1.257 ns ( 24.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.822 ns ( 75.25 % ) " "Info: Total interconnect delay = 3.822 ns ( 75.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.079 ns" { d dff_out~0 dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.079 ns" { d {} d~combout {} dff_out~0 {} dff_out {} } { 0.000ns 0.000ns 3.822ns 0.000ns } { 0.000ns 0.830ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { clk dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { clk {} clk~combout {} dff_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 0.807ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.079 ns" { d dff_out~0 dff_out } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.079 ns" { d {} d~combout {} dff_out~0 {} dff_out {} } { 0.000ns 0.000ns 3.822ns 0.000ns } { 0.000ns 0.830ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 12:48:58 2024 " "Info: Processing ended: Wed Nov 27 12:48:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
