INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/demo_1/demo_1.srcs/sources_1/new/half_adder_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/demo_1/demo_1.srcs/sim_1/new/TB_HA_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HA_data
