* Z:\mnt\design.r\spice\examples\8228.asc
R1 N005 N006 2m
R2 N002 N003 2m
C1 N010 N004 0.1µ
C2 N006 0 200µ Rser=.01
C3 N003 0 270µ Rser=.01
C4 N002 0 10µ Rser=.01
C5 N023 0 1µ
C6 N014 0 3.3µ
R3 N021 0 12.1k
R4 IN N021 226k
R5 N024 0 12.1k
R6 N002 N024 464k
R7 N020 0 12.1k
R8 OUT N020 68.1k
R9 N013 0 12.1k
R10 N006 N013 130k
R11 N033 0 61.9k
C7 N035 0 10n
C8 P001 0 15n
R12 N030 P001 4.32k
C9 P002 0 100n
R13 N029 P002 4.32k
R14 N034 0 37.4k
R15 N002 N015 1.5k
R16 N003 N016 1.5k
R17 N005 N018 1.5k
R18 N006 N019 1.5k
L1 N004 N005 10µ Rser=60m
R19 N022 N023 100k
R20 N026 N023 100k
R21 N037 0 100k
M1 N004 N011 0 0 IPD220N06L3
M2 N003 N017 N004 N004 IPD220N06L3
D1 N014 P003 MBR20100CT
C10 OUT 0 10µ
R23 N027 0 88.7k
R24 N028 0 22.6k
R25 N032 0 22.6k
R26 N031 0 37.4k
C11 N032 0 10n
C12 N031 0 10n
M3 N006 N009 N007 N007 IPD220N06L3
M4 OUT N009 N007 N007 IPD220N06L3
M5 N002 N008 N001 N001 IPD220N06L3
M6 IN N008 N001 N001 IPD220N06L3
R27 N025 N023 100k
R28 N008 N012 20k
C13 N012 0 10p
R29 N009 P004 10k
C14 P004 0 1n
C15 N027 0 10n
C17 N028 0 10n
C18 N036 0 300n
C19 OUT 0 5m
V1 IN 0 48
Rload OUT 0 1.5
R22 N010 P003 1
XU1 N015 N016 N021 N024 N033 N027 N028 N029 N035 N030 N031 N032 N034 N013 N020 N037 NC_01 N018 N019 N026 N023 N022 0 N025 0 N036 N011 N014 IN N004 N017 N010 IN N007 N009 N002 N001 N008 LT8228
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 8m startup
.lib LT8228.sub
.backanno
.end
