

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_0_0_0_Softmax_config18_s'
================================================================
* Date:           Fri Nov  3 03:38:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.284 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 7 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 8 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 9 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 10 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 11 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%icmp_ln1496 = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 12 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.24ns)   --->   "%select_ln66 = select i1 %icmp_ln1496, i16 %data_1_V_read_1, i16 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 13 'select' 'select_ln66' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %data_2_V_read_1, %data_3_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 14 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.24ns)   --->   "%select_ln66_1 = select i1 %icmp_ln1496_1, i16 %data_3_V_read_1, i16 %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 15 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln66, %select_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 16 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.24ns)   --->   "%select_ln66_2 = select i1 %icmp_ln1496_2, i16 %select_ln66_1, i16 %select_ln66" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 17 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%icmp_ln1496_3 = icmp slt i16 %select_ln66_2, %data_4_V_read_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 18 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.24ns)   --->   "%x_max_V = select i1 %icmp_ln1496_3, i16 %data_4_V_read_1, i16 %select_ln66_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 19 'select' 'x_max_V' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 20 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 22 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_16, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_15, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp_15, %tmp_16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_15, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_16, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_18, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_5 = and i1 %tmp_17, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_17, %tmp_18" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_17, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_18, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_20, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_6 = and i1 %tmp_19, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 44 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_19, %tmp_20" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_19, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_20, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %data_3_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%sub_ln1193_3 = sub i17 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 51 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_22, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_7 = and i1 %tmp_21, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_21, %tmp_22" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_21, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_22, %xor_ln340_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %data_4_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.78ns)   --->   "%sub_ln1193_4 = sub i17 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 60 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_24, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_8 = and i1 %tmp_23, %xor_ln786_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 62 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %tmp_23, %tmp_24" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 63 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_23, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 64 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_24, %xor_ln340_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 65 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 66 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 68 'select' 'select_ln388' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 69 'select' 'y_V' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 70 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_5, i10 -512, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 72 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 73 'select' 'y_V_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 74 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_6, i10 -512, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'select' 'y_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 78 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_11 = select i1 %xor_ln340_8, i10 511, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_7, i10 -512, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 80 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_11, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 81 'select' 'y_V_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 82 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_13 = select i1 %xor_ln340_9, i10 511, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_8, i10 -512, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_13, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 85 'select' 'y_V_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 90 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.15ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (1.15ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 99 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 100 [1/2] (1.15ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 101 [1/2] (1.15ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 103 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.15ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 104 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_6 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 105 'zext' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_Val2_7 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 106 'zext' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.79ns)   --->   "%p_Val2_8 = add i18 %p_Val2_7, %p_Val2_6" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 107 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 108 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.29ns)   --->   "%p_Val2_12 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_8" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 109 'select' 'p_Val2_12' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_9 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 110 'zext' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_10 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 111 'zext' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.79ns)   --->   "%p_Val2_11 = add i18 %p_Val2_10, %p_Val2_9" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 112 'add' 'p_Val2_11' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_11, i32 17)" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 113 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.29ns)   --->   "%p_Val2_13 = select i1 %p_Result_14, i18 131071, i18 %p_Val2_11" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 114 'select' 'p_Val2_13' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_12 to i19" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 115 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_13 to i19" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 116 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.79ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 117 'add' 'ret_V' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 118 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.79ns)   --->   "%p_Val2_15 = add i18 %p_Val2_13, %p_Val2_12" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 119 'add' 'p_Val2_15' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 120 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_5 = xor i1 %p_Result_16, true" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 121 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%underflow = and i1 %p_Result_15, %xor_ln786_5" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 122 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%xor_ln340_10 = xor i1 %p_Result_15, %p_Result_16" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 123 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%xor_ln340_11 = xor i1 %p_Result_15, true" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 124 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln340_5 = or i1 %p_Result_16, %xor_ln340_11" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 125 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%select_ln340_17 = select i1 %xor_ln340_10, i18 131071, i18 %p_Val2_15" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 126 'select' 'select_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %underflow, i18 -131072, i18 %p_Val2_15" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 127 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_16 = select i1 %or_ln340_5, i18 %select_ln340_17, i18 %select_ln388_10" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 128 'select' 'p_Val2_16' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 129 [1/2] (1.15ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 129 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_Val2_17 = zext i17 %exp_res_4_V to i18" [firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 130 'zext' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i18 %p_Val2_16 to i19" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 131 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i17 %exp_res_4_V to i19" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 132 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.79ns)   --->   "%ret_V_1 = add nsw i19 %rhs_V_1, %lhs_V_1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 133 'add' 'ret_V_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 134 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.79ns)   --->   "%p_Val2_19 = add i18 %p_Val2_16, %p_Val2_17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 135 'add' 'p_Val2_19' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_19, i32 17)" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 136 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_6 = xor i1 %p_Result_18, true" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 137 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%underflow_1 = and i1 %p_Result_17, %xor_ln786_6" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 138 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_12 = xor i1 %p_Result_17, %p_Result_18" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 139 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_13 = xor i1 %p_Result_17, true" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 140 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%or_ln340_6 = or i1 %p_Result_18, %xor_ln340_13" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 141 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_19, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 142 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%select_ln340_19 = select i1 %xor_ln340_12, i10 511, i10 %tmp_s" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 143 'select' 'select_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %underflow_1, i10 -512, i10 %tmp_s" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 144 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %or_ln340_6, i10 %select_ln340_19, i10 %select_ln388_11" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 145 'select' 'y_V_5' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 146 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 147 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 148 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 4.28>
ST_5 : Operation 149 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 149 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i35" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 150 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i35" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 151 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i35 %zext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 152 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 153 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 154 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118, i32 9)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 155 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118, i32 27, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 156 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.58ns)   --->   "%icmp_ln879 = icmp eq i8 %tmp_2, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 157 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118, i32 26, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 158 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.59ns)   --->   "%icmp_ln879_1 = icmp eq i9 %tmp_4, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 159 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.59ns)   --->   "%icmp_ln768 = icmp eq i9 %tmp_4, 0" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 160 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i35" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 161 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i35 %zext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 162 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_1, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 163 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 164 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_1, i32 9)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 165 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118_1, i32 27, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 166 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.58ns)   --->   "%icmp_ln879_2 = icmp eq i8 %tmp, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 167 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118_1, i32 26, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 168 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.59ns)   --->   "%icmp_ln879_3 = icmp eq i9 %tmp_6, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 169 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.59ns)   --->   "%icmp_ln768_1 = icmp eq i9 %tmp_6, 0" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 170 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i35" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 171 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i35 %zext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 172 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_2, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 173 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 174 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_2, i32 9)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 175 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118_2, i32 27, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 176 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.58ns)   --->   "%icmp_ln879_4 = icmp eq i8 %tmp_8, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 177 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118_2, i32 26, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 178 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.59ns)   --->   "%icmp_ln879_5 = icmp eq i9 %tmp_10, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 179 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.59ns)   --->   "%icmp_ln768_2 = icmp eq i9 %tmp_10, 0" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 180 'icmp' 'icmp_ln768_2' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_3_V to i35" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 181 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i35 %zext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 182 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_3, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 183 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 184 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_3, i32 9)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 185 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118_3, i32 27, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 186 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.58ns)   --->   "%icmp_ln879_6 = icmp eq i8 %tmp_11, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 187 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118_3, i32 26, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 188 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.59ns)   --->   "%icmp_ln879_7 = icmp eq i9 %tmp_12, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 189 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.59ns)   --->   "%icmp_ln768_3 = icmp eq i9 %tmp_12, 0" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 190 'icmp' 'icmp_ln768_3' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i17 %exp_res_4_V to i35" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 191 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i35 %zext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 192 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_4, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 193 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 194 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_4, i32 9)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 195 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118_4, i32 27, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 196 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.58ns)   --->   "%icmp_ln879_8 = icmp eq i8 %tmp_13, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 197 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118_4, i32 26, i32 34)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 198 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.59ns)   --->   "%icmp_ln879_9 = icmp eq i9 %tmp_14, -1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 199 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.59ns)   --->   "%icmp_ln768_4 = icmp eq i9 %tmp_14, 0" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 200 'icmp' 'icmp_ln768_4' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 201 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 202 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_33 to i16" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 203 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.78ns)   --->   "%add_ln415 = add i16 %zext_ln415, %trunc_ln2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 204 'add' 'add_ln415' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 205 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_34, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 206 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_32, %xor_ln416" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 207 'and' 'and_ln416' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 208 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 209 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118, i32 26)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 210 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779 = xor i1 %tmp_36, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 211 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 212 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 213 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 214 'and' 'and_ln781' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 215 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%or_ln785 = or i1 %tmp_35, %xor_ln785" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 216 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.12ns)   --->   "%xor_ln785_1 = xor i1 %tmp_31, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 217 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 218 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_35, %select_ln416" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 219 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786_9" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 220 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln786_7 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 221 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_31, %xor_ln786_7" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 222 'and' 'and_ln786_10' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_7 = or i1 %and_ln786_10, %and_ln785" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 223 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%or_ln340_8 = or i1 %and_ln786_9, %xor_ln785_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 224 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%or_ln340_9 = or i1 %or_ln340_8, %and_ln781" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 225 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_7, i16 32767, i16 %add_ln415" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 226 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%select_ln388_5 = select i1 %and_ln786_10, i16 -32768, i16 %add_ln415" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 227 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_21 = select i1 %or_ln340_9, i16 %select_ln340_5, i16 %select_ln388_5" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 228 'select' 'select_ln340_21' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_0_V, i16 %select_ln340_21)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 229 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_1, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 230 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_39 to i16" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 231 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.78ns)   --->   "%add_ln415_1 = add i16 %zext_ln415_1, %trunc_ln708_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 232 'add' 'add_ln415_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 233 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_1 = xor i1 %tmp_40, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 234 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_38, %xor_ln416_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 235 'and' 'and_ln416_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 236 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 237 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_1, i32 26)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 238 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_1 = xor i1 %tmp_42, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 239 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 240 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 241 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.12ns)   --->   "%and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 242 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%xor_ln785_2 = xor i1 %select_ln777_1, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 243 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%or_ln785_1 = or i1 %tmp_41, %xor_ln785_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 244 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.12ns)   --->   "%xor_ln785_3 = xor i1 %tmp_37, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 245 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 246 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_41, %select_ln416_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 247 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 248 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln786_8 = xor i1 %or_ln786_1, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 249 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_37, %xor_ln786_8" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 250 'and' 'and_ln786_11' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_10 = or i1 %and_ln786_11, %and_ln785_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 251 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_22)   --->   "%or_ln340_11 = or i1 %and_ln786_1, %xor_ln785_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 252 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_22)   --->   "%or_ln340_12 = or i1 %or_ln340_11, %and_ln781_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 253 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_10, i16 32767, i16 %add_ln415_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 254 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_22)   --->   "%select_ln388_6 = select i1 %and_ln786_11, i16 -32768, i16 %add_ln415_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 255 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_22 = select i1 %or_ln340_12, i16 %select_ln340_6, i16 %select_ln388_6" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 256 'select' 'select_ln340_22' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_1_V, i16 %select_ln340_22)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 257 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_2, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 258 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_45 to i16" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 259 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.78ns)   --->   "%add_ln415_2 = add i16 %zext_ln415_2, %trunc_ln708_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 260 'add' 'add_ln415_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 261 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%xor_ln416_2 = xor i1 %tmp_46, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 262 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_2 = and i1 %tmp_44, %xor_ln416_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 263 'and' 'and_ln416_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 264 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 265 'select' 'select_ln777_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_2, i32 26)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 266 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_48, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 267 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 268 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 269 'select' 'select_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (0.12ns)   --->   "%and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 270 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%xor_ln785_4 = xor i1 %select_ln777_2, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 271 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%or_ln785_2 = or i1 %tmp_47, %xor_ln785_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 272 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.12ns)   --->   "%xor_ln785_5 = xor i1 %tmp_43, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 273 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_5" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 274 'and' 'and_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_47, %select_ln416_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 275 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 276 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln786_9 = xor i1 %or_ln786_2, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 277 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_43, %xor_ln786_9" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 278 'and' 'and_ln786_12' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 279 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_13 = or i1 %and_ln786_12, %and_ln785_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 279 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%or_ln340_14 = or i1 %and_ln786_2, %xor_ln785_5" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 280 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%or_ln340_15 = or i1 %or_ln340_14, %and_ln781_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 281 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_13, i16 32767, i16 %add_ln415_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 282 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%select_ln388_7 = select i1 %and_ln786_12, i16 -32768, i16 %add_ln415_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 283 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_23 = select i1 %or_ln340_15, i16 %select_ln340_7, i16 %select_ln388_7" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 284 'select' 'select_ln340_23' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_2_V, i16 %select_ln340_23)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 285 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_3, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 286 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_51 to i16" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 287 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.78ns)   --->   "%add_ln415_3 = add i16 %zext_ln415_3, %trunc_ln708_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 288 'add' 'add_ln415_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 289 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%xor_ln416_3 = xor i1 %tmp_52, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 290 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_3 = and i1 %tmp_50, %xor_ln416_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 291 'and' 'and_ln416_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 292 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 293 'select' 'select_ln777_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_3, i32 26)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 294 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_3 = xor i1 %tmp_54, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 295 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 296 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 297 'select' 'select_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.12ns)   --->   "%and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 298 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%xor_ln785_6 = xor i1 %select_ln777_3, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 299 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%or_ln785_3 = or i1 %tmp_53, %xor_ln785_6" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 300 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (0.12ns)   --->   "%xor_ln785_7 = xor i1 %tmp_49, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 301 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_7" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 302 'and' 'and_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_53, %select_ln416_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 303 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 304 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln786_10 = xor i1 %or_ln786_3, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 305 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_49, %xor_ln786_10" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 306 'and' 'and_ln786_13' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_16 = or i1 %and_ln786_13, %and_ln785_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 307 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%or_ln340_17 = or i1 %and_ln786_3, %xor_ln785_7" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 308 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%or_ln340_18 = or i1 %or_ln340_17, %and_ln781_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 309 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_16, i16 32767, i16 %add_ln415_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 310 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%select_ln388_8 = select i1 %and_ln786_13, i16 -32768, i16 %add_ln415_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 311 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_24 = select i1 %or_ln340_18, i16 %select_ln340_8, i16 %select_ln388_8" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 312 'select' 'select_ln340_24' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_3_V, i16 %select_ln340_24)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 313 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_4, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 314 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln415_4 = zext i1 %tmp_57 to i16" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 315 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.78ns)   --->   "%add_ln415_4 = add i16 %zext_ln415_4, %trunc_ln708_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 316 'add' 'add_ln415_4' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 317 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%xor_ln416_4 = xor i1 %tmp_58, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 318 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_4 = and i1 %tmp_56, %xor_ln416_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 319 'and' 'and_ln416_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 320 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_19)   --->   "%select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 321 'select' 'select_ln777_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_4, i32 26)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 322 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_4 = xor i1 %tmp_60, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 323 'xor' 'xor_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 324 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 325 'select' 'select_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.12ns)   --->   "%and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 326 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_19)   --->   "%xor_ln785_8 = xor i1 %select_ln777_4, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 327 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_19)   --->   "%or_ln785_4 = or i1 %tmp_59, %xor_ln785_8" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 328 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (0.12ns)   --->   "%xor_ln785_9 = xor i1 %tmp_55, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 329 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_19)   --->   "%and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_9" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 330 'and' 'and_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_59, %select_ln416_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 331 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%or_ln786_4 = or i1 %and_ln781_4, %and_ln786_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 332 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln786_11 = xor i1 %or_ln786_4, true" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 333 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_55, %xor_ln786_11" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 334 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_19 = or i1 %and_ln786_14, %and_ln785_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 335 'or' 'or_ln340_19' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%or_ln340_20 = or i1 %and_ln786_4, %xor_ln785_9" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 336 'or' 'or_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%or_ln340_21 = or i1 %or_ln340_20, %and_ln781_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 337 'or' 'or_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_19, i16 32767, i16 %add_ln415_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 338 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%select_ln388_9 = select i1 %and_ln786_14, i16 -32768, i16 %add_ln415_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 339 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_21, i16 %select_ln340_9, i16 %select_ln388_9" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 340 'select' 'select_ln340_25' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_4_V, i16 %select_ln340_25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 341 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 342 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.15ns
The critical path consists of the following:
	wire read on port 'data_3_V_read' (firmware/nnet_utils/nnet_activation.h:216) [16]  (0 ns)
	'icmp' operation ('icmp_ln1496_1', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [23]  (0.676 ns)
	'select' operation ('select_ln66_1', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [24]  (0.243 ns)
	'icmp' operation ('icmp_ln1496_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [25]  (0.676 ns)
	'select' operation ('select_ln66_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [26]  (0.243 ns)
	'icmp' operation ('icmp_ln1496_3', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [27]  (0.676 ns)
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [28]  (0.243 ns)
	'sub' operation ('sub_ln1193', firmware/nnet_utils/nnet_activation.h:245) [31]  (0.785 ns)
	'and' operation ('and_ln786', firmware/nnet_utils/nnet_activation.h:245) [35]  (0 ns)
	'select' operation ('select_ln388', firmware/nnet_utils/nnet_activation.h:245) [77]  (0.303 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_activation.h:245) [78]  (0.303 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table1_addr', firmware/nnet_utils/nnet_activation.h:255) [80]  (0 ns)
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table1' [81]  (1.16 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table1' [81]  (1.16 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [112]  (0.791 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [114]  (0.293 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [124]  (0.797 ns)
	'select' operation ('select_ln388_10', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [132]  (0.293 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [133]  (0.293 ns)

 <State 4>: 3.72ns
The critical path consists of the following:
	'load' operation ('exp_res[4].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table1' [109]  (1.16 ns)
	'add' operation ('ret.V', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [137]  (0.797 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [142]  (0 ns)
	'select' operation ('select_ln388_11', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [148]  (0.303 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [149]  (0.303 ns)
	'getelementptr' operation ('invert_table2_addr', firmware/nnet_utils/nnet_activation.h:265) [151]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table2' [152]  (1.16 ns)

 <State 5>: 4.28ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table2' [152]  (1.16 ns)
	'mul' operation of DSP[155] ('mul_ln1118', firmware/nnet_utils/nnet_activation.h:268) [155]  (2.53 ns)
	'icmp' operation ('icmp_ln879_1', firmware/nnet_utils/nnet_activation.h:268) [169]  (0.593 ns)

 <State 6>: 2.07ns
The critical path consists of the following:
	'add' operation ('add_ln415', firmware/nnet_utils/nnet_activation.h:268) [161]  (0.785 ns)
	'xor' operation ('xor_ln416', firmware/nnet_utils/nnet_activation.h:268) [163]  (0 ns)
	'and' operation ('and_ln416', firmware/nnet_utils/nnet_activation.h:268) [164]  (0.122 ns)
	'select' operation ('select_ln416', firmware/nnet_utils/nnet_activation.h:268) [175]  (0 ns)
	'and' operation ('and_ln786_9', firmware/nnet_utils/nnet_activation.h:268) [181]  (0.278 ns)
	'or' operation ('or_ln786', firmware/nnet_utils/nnet_activation.h:268) [182]  (0 ns)
	'xor' operation ('xor_ln786_7', firmware/nnet_utils/nnet_activation.h:268) [183]  (0 ns)
	'and' operation ('and_ln786_10', firmware/nnet_utils/nnet_activation.h:268) [184]  (0.122 ns)
	'or' operation ('or_ln340_7', firmware/nnet_utils/nnet_activation.h:268) [185]  (0.278 ns)
	'select' operation ('select_ln340_5', firmware/nnet_utils/nnet_activation.h:268) [188]  (0.243 ns)
	'select' operation ('select_ln340_21', firmware/nnet_utils/nnet_activation.h:268) [190]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
