
---------- Begin Simulation Statistics ----------
final_tick                                23269344375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    540                       # Simulator instruction rate (inst/s)
host_mem_usage                                9529792                       # Number of bytes of host memory used
host_op_rate                                      554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26315.79                       # Real time elapsed on the host
host_tick_rate                                 462749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14214898                       # Number of instructions simulated
sim_ops                                      14573523                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012178                       # Number of seconds simulated
sim_ticks                                 12177594375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.948891                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   64636                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82921                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                790                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6661                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             85128                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9101                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10768                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1667                       # Number of indirect misses.
system.cpu.branchPred.lookups                  144488                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22290                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1279                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      862418                       # Number of instructions committed
system.cpu.committedOps                        923920                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.561590                       # CPI: cycles per instruction
system.cpu.discardedOps                         18009                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             592833                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            153739                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69386                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1146725                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.390383                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      627                       # number of quiesce instructions executed
system.cpu.numCycles                          2209161                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       627                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  658779     71.30%     71.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2065      0.22%     71.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162301     17.57%     89.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite                100775     10.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   923920                       # Class of committed instruction
system.cpu.quiesceCycles                     17274990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1062436                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              252817                       # Transaction distribution
system.membus.trans_dist::ReadResp             253863                       # Transaction distribution
system.membus.trans_dist::WriteReq              97337                       # Transaction distribution
system.membus.trans_dist::WriteResp             97337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          591                       # Transaction distribution
system.membus.trans_dist::CleanEvict              505                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            375                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           671                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       687140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       687140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 704142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14063                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       120615                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21988220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21988220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22132835                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            351781                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000173                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013167                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  351720     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      61      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              351781                       # Request fanout histogram
system.membus.reqLayer6.occupancy           809552855                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13409375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              900062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2545625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12902325                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1497555124                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1905750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5381687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1345422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6727109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1345422                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5381687                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6727109                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6727109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6727109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13454217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       210944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       210944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       537820                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       537820                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1380354                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1409026                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1497528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14063                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22085636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22544388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23804523                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2547247250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1617099                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          731                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2104061630                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1171420000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10763374                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4036265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5381687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20181326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5381687                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4036265                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9417952                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10763374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9417952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9417952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29599278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4036265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9417952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13454217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4036265                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1387795                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5424060                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4036265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13454217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1387795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18878277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       252178                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       252178                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       675842                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       687140                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21626884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21988220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       402231                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       402231    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       402231                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    862940105                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1352271000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    983915840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21526748                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     37671808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1043114396                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26908434                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26938982                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53847417                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1010824275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48465730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     37671808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1096961813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37158916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16580612                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34537476                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8028161                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       518145                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5007361                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     16145061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2577828349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    452061699                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5381687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3051416795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1474582208                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1361567112                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2836149320                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     16145061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4052410557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1813628810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5381687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5887566115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        25664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24000                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24000                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          375                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          401                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1970833                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       136644                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2107477                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1970833                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1970833                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1970833                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       136644                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2107477                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16121860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16201084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5886912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       251905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        30548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1323895303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1387795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5087376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1330401022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3106032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21526748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    452061699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5381687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1345422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            483421587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3106032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21557295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1775957002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5381687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1345422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1387795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5087376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1813822609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    337683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003332553250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              456483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97697                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      253146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91983                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8209824285                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14848580535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32462.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58712.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       253                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   235738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253144                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  222538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    657                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.989417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.237729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.679240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          834      3.50%      3.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          649      2.73%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          365      1.53%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          351      1.47%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          517      2.17%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          287      1.21%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          333      1.40%     14.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          389      1.63%     15.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20087     84.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     954.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1709.469519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           185     69.81%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.38%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      6.79%     76.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.38%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.38%     77.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.75%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.38%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.13%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30     11.32%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.38%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.38%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.64%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.64%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     347.124528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     77.893080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.312224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            162     61.13%     61.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      4.15%     65.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.38%     65.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.38%     66.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.75%     66.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.75%     67.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.75%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.38%     68.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      3.77%     72.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     27.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16185920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5887232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16201084                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5886912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1329.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       483.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1330.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    483.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12177375625                       # Total gap between requests
system.mem_ctrls.avgGap                      35283.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16106628                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30547.905320585949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1322644481.661017656326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1387794.623435221845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5071609.227417710237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3221654.358971042559                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21526747.560106672347                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 452061698.762240171432                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5381686.890026668087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1256077.311246458674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       251905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       405895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14790800250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16576250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40798140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20421630600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30058851730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 174608077320                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3339837710                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     49148500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50736.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58715.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62551.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42146.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34554366.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7338586.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2029948.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3261560.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    191986.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11749929.525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8200852.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           459983700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          127840323                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116582526.900006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     131607245.474995                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138583640.699999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       994548218.400010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.670336                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7212027300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    658770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4307398450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1254                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           627                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17220288.875598                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    102993504.959090                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          627    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1064250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545288625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             627                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12472223250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10797121125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       291116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           291116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       291116                       # number of overall hits
system.cpu.icache.overall_hits::total          291116                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          375                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            375                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          375                       # number of overall misses
system.cpu.icache.overall_misses::total           375                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16340625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16340625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16340625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16340625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       291491                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       291491                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       291491                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       291491                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001286                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001286                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001286                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001286                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43575                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43575                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          375                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          375                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15752125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15752125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15752125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15752125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001286                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001286                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001286                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001286                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42005.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42005.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42005.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42005.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       291116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          291116                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          375                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           375                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16340625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16340625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       291491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       291491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15752125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15752125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42005.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42005.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           472.741967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1151634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6258.880435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   472.741967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.923324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            583357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           583357                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       256622                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           256622                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       256622                       # number of overall hits
system.cpu.dcache.overall_hits::total          256622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1295                       # number of overall misses
system.cpu.dcache.overall_misses::total          1295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98822500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98822500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98822500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98822500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       257917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       257917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       257917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       257917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005021                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76310.810811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76310.810811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76310.810811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76310.810811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          591                       # number of writebacks
system.cpu.dcache.writebacks::total               591                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73347125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73347125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73347125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73347125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13916500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13916500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003854                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003854                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003854                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003854                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73789.864185                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73789.864185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73789.864185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73789.864185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.684690                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.684690                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    912                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49708375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49708375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       163847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       163847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73970.796131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73970.796131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48630875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48630875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13916500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13916500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72475.223547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72475.223547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21778.560250                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21778.560250                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     49114125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     49114125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78834.871589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78834.871589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24716250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24716250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76520.897833                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76520.897833                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.035479                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              306320                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            335.877193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.035479                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1032662                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1032662                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23269344375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23269430000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    540                       # Simulator instruction rate (inst/s)
host_mem_usage                                9529792                       # Number of bytes of host memory used
host_op_rate                                      554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26315.89                       # Real time elapsed on the host
host_tick_rate                                 462750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14214907                       # Number of instructions simulated
sim_ops                                      14573538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012178                       # Number of seconds simulated
sim_ticks                                 12177680000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.947543                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   64638                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82925                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                791                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6663                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             85128                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9101                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10768                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1667                       # Number of indirect misses.
system.cpu.branchPred.lookups                  144494                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22292                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1279                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      862427                       # Number of instructions committed
system.cpu.committedOps                        923935                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.561722                       # CPI: cycles per instruction
system.cpu.discardedOps                         18016                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             592850                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            153739                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69389                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1146818                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.390362                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      627                       # number of quiesce instructions executed
system.cpu.numCycles                          2209298                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       627                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  658787     71.30%     71.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2065      0.22%     71.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162307     17.57%     89.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite                100775     10.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   923935                       # Class of committed instruction
system.cpu.quiesceCycles                     17274990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1062480                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              252817                       # Transaction distribution
system.membus.trans_dist::ReadResp             253864                       # Transaction distribution
system.membus.trans_dist::WriteReq              97337                       # Transaction distribution
system.membus.trans_dist::WriteResp             97337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          591                       # Transaction distribution
system.membus.trans_dist::CleanEvict              506                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            375                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       687140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       687140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 704145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14063                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       120679                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21988220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21988220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22132899                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            351782                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000173                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013167                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  351721     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      61      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              351782                       # Request fanout histogram
system.membus.reqLayer6.occupancy           809556105                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13409375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              900062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2545625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12908075                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1497555124                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1905750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5381649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1345412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6727061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1345412                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5381649                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6727061                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6727061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6727061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13454123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       210944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       210944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       537820                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       537820                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1380354                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1409026                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1497528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14063                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22085636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22544388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23804523                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2547247250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1617099                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          731                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2104061630                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1171420000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10763298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4036237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5381649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20181184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5381649                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4036237                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9417886                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10763298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9417886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9417886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29599070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4036237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9417886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13454123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4036237                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1387785                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5424022                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4036237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13454123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1387785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18878144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       252178                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       252178                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       675842                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       687140                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21626884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21988220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       402231                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       402231    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       402231                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    862940105                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1352271000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    983908922                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21526596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     37671543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1043107061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26908245                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26938793                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53847038                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1010817167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48465389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     37671543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1096954100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37158916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16580612                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34537476                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8028161                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       518145                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5007361                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     16144947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2577810223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    452058520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5381649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3051395340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1474571840                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1361557538                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2836129378                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     16144947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4052382063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1813616058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5381649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5887524717                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        25664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24000                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24000                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          375                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          401                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1970819                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       136643                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2107462                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1970819                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1970819                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1970819                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       136643                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2107462                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16121860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16201148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5886912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       251905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        30548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1323885995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1387785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5092596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1330396923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3106010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21526596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    452058520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5381649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1345412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            483418188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3106010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21557144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1775944515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5381649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1345412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1387785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5092596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1813815111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    337683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003332553250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              456485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97697                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      253147                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91983                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253147                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8209824285                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14848606785                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32461.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58711.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       253                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   235739                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253145                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  222538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    657                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.989417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.237729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.679240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          834      3.50%      3.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          649      2.73%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          365      1.53%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          351      1.47%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          517      2.17%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          287      1.21%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          333      1.40%     14.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          389      1.63%     15.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20087     84.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     954.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1709.469519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           185     69.81%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.38%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      6.79%     76.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.38%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.38%     77.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.75%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.38%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.13%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30     11.32%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.38%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.38%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.64%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.64%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     347.124528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     77.893080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.312224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            162     61.13%     61.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      4.15%     65.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.38%     65.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.38%     66.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.75%     66.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.75%     67.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.75%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.38%     68.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      3.77%     72.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     27.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16185984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5887232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16201148                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5886912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1329.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       483.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1330.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    483.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12177656875                       # Total gap between requests
system.mem_ctrls.avgGap                      35284.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16106628                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30547.690528902058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1322635181.742335081100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1387784.865425926866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5076829.084029141814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3221631.706531950273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21526596.198947582394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 452058520.177899241447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5381649.049736895598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1256068.479381951271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       251905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       405895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14790800250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16576250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40824390                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20421630600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30058851730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 174608077320                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3339837710                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     49148500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50736.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58715.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62551.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42130.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34554366.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7338586.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2029948.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3261560.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    191986.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11749929.525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8200852.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        459985518.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          127840323                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116582526.900006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     131609543.024995                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138583640.699999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       994552334.700010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.670099                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7212027300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    658770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4307484075                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1254                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           627                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17220288.875598                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    102993504.959090                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          627    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1064250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545288625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             627                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12472308875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10797121125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       291128                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           291128                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       291128                       # number of overall hits
system.cpu.icache.overall_hits::total          291128                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          375                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            375                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          375                       # number of overall misses
system.cpu.icache.overall_misses::total           375                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16340625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16340625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16340625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16340625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       291503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       291503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       291503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       291503                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001286                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001286                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001286                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001286                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43575                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43575                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          375                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          375                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15752125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15752125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15752125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15752125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001286                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001286                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001286                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001286                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42005.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42005.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42005.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42005.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       291128                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          291128                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          375                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           375                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16340625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16340625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       291503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       291503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15752125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15752125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42005.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42005.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           472.741997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4301938                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6508.226929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   472.741997                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.923324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            583381                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           583381                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       256626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           256626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       256626                       # number of overall hits
system.cpu.dcache.overall_hits::total          256626                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1296                       # number of overall misses
system.cpu.dcache.overall_misses::total          1296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98882500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98882500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98882500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98882500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       257922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       257922                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       257922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       257922                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76298.225309                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76298.225309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76298.225309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76298.225309                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          591                       # number of writebacks
system.cpu.dcache.writebacks::total               591                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73405875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73405875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73405875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73405875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13916500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13916500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003858                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003858                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73774.748744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73774.748744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73774.748744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73774.748744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.684690                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.684690                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    913                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49768375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49768375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       163852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       163852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73950.037147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73950.037147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48689625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48689625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13916500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13916500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72454.799107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72454.799107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21778.560250                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21778.560250                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     49114125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     49114125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78834.871589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78834.871589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24716250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24716250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76520.897833                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76520.897833                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.035542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              539645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.230499                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.035542                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1032683                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1032683                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23269430000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
