Analysis & Synthesis report for MIPS
Mon Dec 11 00:47:54 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated
 16. Source assignments for MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated
 17. Source assignments for DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated
 18. Source assignments for DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS
 20. Parameter Settings for User Entity Instance: FETCH:FETCH_inst1
 21. Parameter Settings for User Entity Instance: FETCH:FETCH_inst1|PC:PC_inst1
 22. Parameter Settings for User Entity Instance: FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: IF_ID:IF_ID_inst1
 24. Parameter Settings for User Entity Instance: DECODE:DECODE_inst1
 25. Parameter Settings for User Entity Instance: DECODE:DECODE_inst1|Breg:Breg_inst1
 26. Parameter Settings for User Entity Instance: ID_EX:ID_EX_inst1
 27. Parameter Settings for User Entity Instance: EXECUTE:EXECUTE_inst1
 28. Parameter Settings for User Entity Instance: EXECUTE:EXECUTE_inst1|ULA:ULA_inst1
 29. Parameter Settings for User Entity Instance: EX_MEM:EX_MEM_inst1
 30. Parameter Settings for User Entity Instance: MEMORY:MEMORY_inst1
 31. Parameter Settings for User Entity Instance: MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: MEM_WB:MEM_WB_inst1
 33. Parameter Settings for User Entity Instance: WRITEBACK:WRITEBACK_inst1
 34. Parameter Settings for Inferred Entity Instance: DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0
 35. Parameter Settings for Inferred Entity Instance: DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "WRITEBACK:WRITEBACK_inst1"
 38. Port Connectivity Checks: "MEM_WB:MEM_WB_inst1"
 39. Port Connectivity Checks: "EX_MEM:EX_MEM_inst1"
 40. Port Connectivity Checks: "EXECUTE:EXECUTE_inst1|ULA:ULA_inst1"
 41. Port Connectivity Checks: "FETCH:FETCH_inst1|MemI:MemI_inst1"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 11 00:47:54 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MIPS                                            ;
; Top-level Entity Name              ; MIPS                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,354                                           ;
;     Total combinational functions  ; 1,149                                           ;
;     Dedicated logic registers      ; 443                                             ;
; Total registers                    ; 443                                             ;
; Total pins                         ; 193                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 18,432                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; MIPS               ; MIPS               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; MIPS.vhd                                                   ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/MIPS.vhd                   ;         ;
; FETCH.vhd                                                  ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/FETCH.vhd                  ;         ;
; IF_ID.vhd                                                  ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/IF_ID.vhd                  ;         ;
; DECODE.vhd                                                 ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/DECODE.vhd                 ;         ;
; ID_EX.vhd                                                  ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/ID_EX.vhd                  ;         ;
; EXECUTE.vhd                                                ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/EXECUTE.vhd                ;         ;
; EX_MEM.vhd                                                 ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/EX_MEM.vhd                 ;         ;
; MEMORY.vhd                                                 ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/MEMORY.vhd                 ;         ;
; MEM_WB.vhd                                                 ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/MEM_WB.vhd                 ;         ;
; WRITEBACK.vhd                                              ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/WRITEBACK.vhd              ;         ;
; ULA.vhd                                                    ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/ULA.vhd                    ;         ;
; PC.vhd                                                     ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/PC.vhd                     ;         ;
; Controle.vhd                                               ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/Controle.vhd               ;         ;
; ControleULA.vhd                                            ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/ControleULA.vhd            ;         ;
; Banco_de_registradores.vhd                                 ; yes             ; User VHDL File                         ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/Banco_de_registradores.vhd ;         ;
; MemI.vhd                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/MemI.vhd                   ;         ;
; MemD.vhd                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/MemD.vhd                   ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal130.inc                                             ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc         ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                                                 ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                           ; c:/altera2/13.0sp1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_ohg1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/db/altsyncram_ohg1.tdf     ;         ;
; ../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/miche_000.ADMIN/Downloads/A1/conf.hex                            ;         ;
; db/altsyncram_tsa1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/db/altsyncram_tsa1.tdf     ;         ;
; db/altsyncram_48c1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/db/altsyncram_48c1.tdf     ;         ;
+------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,354 ;
;                                             ;       ;
; Total combinational functions               ; 1149  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 823   ;
;     -- 3 input functions                    ; 227   ;
;     -- <=2 input functions                  ; 99    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1028  ;
;     -- arithmetic mode                      ; 121   ;
;                                             ;       ;
; Total registers                             ; 443   ;
;     -- Dedicated logic registers            ; 443   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 193   ;
; Total memory bits                           ; 18432 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 571   ;
; Total fan-out                               ; 6752  ;
; Average fan-out                             ; 3.53  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |MIPS                                        ; 1149 (1)          ; 443 (0)      ; 18432       ; 0            ; 0       ; 0         ; 193  ; 0            ; |MIPS                                                                                                    ; work         ;
;    |DECODE:DECODE_inst1|                     ; 106 (0)           ; 48 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DECODE:DECODE_inst1                                                                                ; work         ;
;       |Breg:Breg_inst1|                      ; 78 (78)           ; 48 (48)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DECODE:DECODE_inst1|Breg:Breg_inst1                                                                ; work         ;
;          |altsyncram:registrador_rtl_0|      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0                                   ; work         ;
;             |altsyncram_48c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated    ; work         ;
;          |altsyncram:registrador_rtl_1|      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1                                   ; work         ;
;             |altsyncram_48c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated    ; work         ;
;       |Controle:Controle_inst1|              ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|DECODE:DECODE_inst1|Controle:Controle_inst1                                                        ; work         ;
;    |EXECUTE:EXECUTE_inst1|                   ; 883 (70)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|EXECUTE:EXECUTE_inst1                                                                              ; work         ;
;       |ControleULA:ControleULA_inst1|        ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1                                                ; work         ;
;       |ULA:ULA_inst1|                        ; 800 (800)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1                                                                ; work         ;
;    |EX_MEM:EX_MEM_inst1|                     ; 30 (30)           ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|EX_MEM:EX_MEM_inst1                                                                                ; work         ;
;    |FETCH:FETCH_inst1|                       ; 96 (93)           ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|FETCH:FETCH_inst1                                                                                  ; work         ;
;       |MemI:MemI_inst1|                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|FETCH:FETCH_inst1|MemI:MemI_inst1                                                                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_ohg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated   ; work         ;
;       |PC:PC_inst1|                          ; 3 (3)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|FETCH:FETCH_inst1|PC:PC_inst1                                                                      ; work         ;
;    |ID_EX:ID_EX_inst1|                       ; 1 (1)             ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|ID_EX:ID_EX_inst1                                                                                  ; work         ;
;    |IF_ID:IF_ID_inst1|                       ; 0 (0)             ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|IF_ID:IF_ID_inst1                                                                                  ; work         ;
;    |MEMORY:MEMORY_inst1|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MEMORY:MEMORY_inst1                                                                                ; work         ;
;       |MemD:MemD_inst1|                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MEMORY:MEMORY_inst1|MemD:MemD_inst1                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_tsa1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated ; work         ;
;    |MEM_WB:MEM_WB_inst1|                     ; 0 (0)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|MEM_WB:MEM_WB_inst1                                                                                ; work         ;
;    |WRITEBACK:WRITEBACK_inst1|               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|WRITEBACK:WRITEBACK_inst1                                                                          ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+
; Name                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                        ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+
; DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                                       ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                                       ;
; FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; ../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex ;
; MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                                                       ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MIPS|FETCH:FETCH_inst1|MemI:MemI_inst1   ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/MemI.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MIPS|MEMORY:MEMORY_inst1|MemD:MemD_inst1 ; C:/Users/miche_000.ADMIN/Desktop/Projeto final/MemD.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                              ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
; Latch Name                                                         ; Latch Enable Signal                                                ; Free of Timing Hazards ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
; EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[1] ; EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[3] ; yes                    ;
; EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[0] ; EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[3] ; yes                    ;
; EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[3] ; EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[3] ; yes                    ;
; EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[2] ; EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[3] ; yes                    ;
; Number of user-specified and inferred latches = 4                  ;                                                                    ;                        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                                           ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+
; ID_EX:ID_EX_inst1|Immediate_out[11]                              ; Merged with ID_EX:ID_EX_inst1|rd_out[0]                                      ;
; ID_EX:ID_EX_inst1|Immediate_out[12]                              ; Merged with ID_EX:ID_EX_inst1|rd_out[1]                                      ;
; ID_EX:ID_EX_inst1|Immediate_out[13]                              ; Merged with ID_EX:ID_EX_inst1|rd_out[2]                                      ;
; ID_EX:ID_EX_inst1|Immediate_out[14]                              ; Merged with ID_EX:ID_EX_inst1|rd_out[3]                                      ;
; ID_EX:ID_EX_inst1|Immediate_out[15..31]                          ; Merged with ID_EX:ID_EX_inst1|rd_out[4]                                      ;
; ID_EX:ID_EX_inst1|RegDst_EX[1]                                   ; Merged with ID_EX:ID_EX_inst1|MemparaReg_WB[1]                               ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[11] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[11] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[0]  ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[0]  ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[1]  ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[1]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[21]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[2]  ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[3]  ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[3]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[22]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[4]  ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[5]  ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[5]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[23]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[6]  ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[7]  ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[7]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[24]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[8]  ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[9]  ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[9]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[25]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[10] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[12] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[12] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[13] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[13] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[14] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[14] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[15] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[15] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[16] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[16] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[17] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[17] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[18] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[18] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[19] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[19] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[20] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[20] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[21] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[21] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[22] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[22] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[23] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[23] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[24] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[24] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[25] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[25] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[26] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[26] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[27] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[27] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[28] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[28] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[29] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[29] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[30] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[30] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[31] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[31] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[32] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[32] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[33] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[33] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[34] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[34] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[35] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[35] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[36] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[36] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[37] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[37] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[38] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[38] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[39] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[39] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[40] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[40] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[41] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[41] ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[42] ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[42] ;
; IF_ID:IF_ID_inst1|Instrucao_out[16]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[2]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[17]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[4]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[18]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[6]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[19]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[8]  ;
; IF_ID:IF_ID_inst1|Instrucao_out[20]                              ; Merged with DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[10] ;
; Total Number of Removed Registers = 70                           ;                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 443   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[0]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[1]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[2]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[3]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[4]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[5]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[6]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[7]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[8]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[9]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[10] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[11] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[12] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[13] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[14] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[15] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[16] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[17] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[18] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[19] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[20] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[21] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[22] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[23] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[24] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[25] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[26] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[27] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[28] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[29] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[30] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[31] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[32] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[33] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[34] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[35] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[36] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[37] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[38] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[39] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[40] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[41] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0_bypass[42] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[0]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[1]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[2]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[3]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[4]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[5]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[6]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[7]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[8]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[9]  ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[10] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[11] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[12] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[13] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[14] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[15] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[16] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[17] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[18] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[19] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[20] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[21] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[22] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[23] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[24] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[25] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[26] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[27] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[28] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[29] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[30] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[31] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[32] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[33] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[34] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[35] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[36] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[37] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[38] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[39] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[40] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[41] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1_bypass[42] ; DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1 ;
+------------------------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS|EX_MEM:EX_MEM_inst1|rdOut_out[1]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS|FETCH:FETCH_inst1|PC:PC_inst1|q[1]         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |MIPS|FETCH:FETCH_inst1|PC:PC_inst1|q[3]         ;
; 65:1               ; 2 bits    ; 86 LEs        ; 16 LEs               ; 70 LEs                 ; Yes        ; |MIPS|ID_EX:ID_EX_inst1|MemparaReg_WB[0]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|WRITEBACK:WRITEBACK_inst1|Mux27            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|DECODE:DECODE_inst1|Breg:Breg_inst1|r1[27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|DECODE:DECODE_inst1|Breg:Breg_inst1|r2[1]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1|Add2   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1|Add2   ;
; 23:1               ; 7 bits    ; 105 LEs       ; 56 LEs               ; 49 LEs                 ; No         ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1|Mux11  ;
; 22:1               ; 7 bits    ; 98 LEs        ; 63 LEs               ; 35 LEs                 ; No         ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1|Mux22  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1|Mux7   ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1|Mux26  ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1|Mux3   ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1|Mux28  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0|altsyncram_48c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1|altsyncram_48c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FETCH:FETCH_inst1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WSIZE          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FETCH:FETCH_inst1|PC:PC_inst1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component   ;
+------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                      ; Type           ;
+------------------------------------+------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                          ; Untyped        ;
; WIDTHAD_B                          ; 1                                                          ; Untyped        ;
; NUMWORDS_B                         ; 1                                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; INIT_FILE                          ; ../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ohg1                                            ; Untyped        ;
+------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:IF_ID_inst1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WSIZE          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DECODE:DECODE_inst1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WSIZE          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DECODE:DECODE_inst1|Breg:Breg_inst1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:ID_EX_inst1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WSIZE          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXECUTE:EXECUTE_inst1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXECUTE:EXECUTE_inst1|ULA:ULA_inst1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EX_MEM_inst1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WSIZE          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMORY:MEMORY_inst1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WSIZE          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_tsa1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEM_WB_inst1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WSIZE          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WRITEBACK:WRITEBACK_inst1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WSIZE          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_48c1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_48c1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                   ;
; Entity Instance                           ; FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 32                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_1    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 32                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WRITEBACK:WRITEBACK_inst1"                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; linkaddr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEM_WB_inst1"                                                                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; linkaddr     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; linkaddr_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEM_inst1"                                                                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; linkaddr     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; linkaddr_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXECUTE:EXECUTE_inst1|ULA:ULA_inst1"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ovfl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "FETCH:FETCH_inst1|MemI:MemI_inst1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; data ; Input ; Info     ; Stuck at GND                        ;
; wren ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 11 00:47:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: MIPS-behavior
    Info (12023): Found entity 1: MIPS
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: FETCH-behavior
    Info (12023): Found entity 1: FETCH
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: IF_ID-behavior
    Info (12023): Found entity 1: IF_ID
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: DECODE-behavior
    Info (12023): Found entity 1: DECODE
Info (12021): Found 2 design units, including 1 entities, in source file id_ex.vhd
    Info (12022): Found design unit 1: ID_EX-behavior
    Info (12023): Found entity 1: ID_EX
Info (12021): Found 2 design units, including 1 entities, in source file execute.vhd
    Info (12022): Found design unit 1: EXECUTE-behavior
    Info (12023): Found entity 1: EXECUTE
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info (12022): Found design unit 1: EX_MEM-behavior
    Info (12023): Found entity 1: EX_MEM
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: MEMORY-behavior
    Info (12023): Found entity 1: MEMORY
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: MEM_WB-behavior
    Info (12023): Found entity 1: MEM_WB
Info (12021): Found 2 design units, including 1 entities, in source file writeback.vhd
    Info (12022): Found design unit 1: WRITEBACK-behavior
    Info (12023): Found entity 1: WRITEBACK
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-behavior
    Info (12023): Found entity 1: ULA
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behave
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: Controle-behavior
    Info (12023): Found entity 1: Controle
Info (12021): Found 2 design units, including 1 entities, in source file controleula.vhd
    Info (12022): Found design unit 1: ControleULA-behavior
    Info (12023): Found entity 1: ControleULA
Info (12021): Found 2 design units, including 1 entities, in source file banco_de_registradores.vhd
    Info (12022): Found design unit 1: Breg-behave
    Info (12023): Found entity 1: Breg
Info (12021): Found 2 design units, including 1 entities, in source file memi.vhd
    Info (12022): Found design unit 1: memi-SYN
    Info (12023): Found entity 1: MemI
Info (12021): Found 2 design units, including 1 entities, in source file memd.vhd
    Info (12022): Found design unit 1: memd-SYN
    Info (12023): Found entity 1: MemD
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Info (12128): Elaborating entity "FETCH" for hierarchy "FETCH:FETCH_inst1"
Info (12128): Elaborating entity "PC" for hierarchy "FETCH:FETCH_inst1|PC:PC_inst1"
Info (12128): Elaborating entity "MemI" for hierarchy "FETCH:FETCH_inst1|MemI:MemI_inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../../../Users/miche_000.ADMIN/Downloads/A1/conf.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ohg1.tdf
    Info (12023): Found entity 1: altsyncram_ohg1
Info (12128): Elaborating entity "altsyncram_ohg1" for hierarchy "FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated"
Warning (113007): Byte addressed memory initialization file "conf.hex" was read in the word-addressed format
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (65) in the Memory Initialization File "C:/Users/miche_000.ADMIN/Downloads/A1/conf.hex" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:IF_ID_inst1"
Info (12128): Elaborating entity "DECODE" for hierarchy "DECODE:DECODE_inst1"
Info (12128): Elaborating entity "Breg" for hierarchy "DECODE:DECODE_inst1|Breg:Breg_inst1"
Info (12128): Elaborating entity "Controle" for hierarchy "DECODE:DECODE_inst1|Controle:Controle_inst1"
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:ID_EX_inst1"
Info (12128): Elaborating entity "EXECUTE" for hierarchy "EXECUTE:EXECUTE_inst1"
Info (12128): Elaborating entity "ULA" for hierarchy "EXECUTE:EXECUTE_inst1|ULA:ULA_inst1"
Info (12128): Elaborating entity "ControleULA" for hierarchy "EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1"
Warning (10631): VHDL Process Statement warning at ControleULA.vhd(31): inferring latch(es) for signal or variable "ALUctrl_out", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ALUctrl_out[0]" at ControleULA.vhd(31)
Info (10041): Inferred latch for "ALUctrl_out[1]" at ControleULA.vhd(31)
Info (10041): Inferred latch for "ALUctrl_out[2]" at ControleULA.vhd(31)
Info (10041): Inferred latch for "ALUctrl_out[3]" at ControleULA.vhd(31)
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:EX_MEM_inst1"
Info (12128): Elaborating entity "MEMORY" for hierarchy "MEMORY:MEMORY_inst1"
Info (12128): Elaborating entity "MemD" for hierarchy "MEMORY:MEMORY_inst1|MemD:MemD_inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tsa1.tdf
    Info (12023): Found entity 1: altsyncram_tsa1
Info (12128): Elaborating entity "altsyncram_tsa1" for hierarchy "MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated"
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:MEM_WB_inst1"
Warning (10541): VHDL Signal Declaration warning at MEM_WB.vhd(35): used implicit default value for signal "LinkAddr_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "WRITEBACK" for hierarchy "WRITEBACK:WRITEBACK_inst1"
Warning (276020): Inferred RAM node "DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DECODE:DECODE_inst1|Breg:Breg_inst1|registrador_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0"
Info (12133): Instantiated megafunction "DECODE:DECODE_inst1|Breg:Breg_inst1|altsyncram:registrador_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_48c1.tdf
    Info (12023): Found entity 1: altsyncram_48c1
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:ID_EX_inst1|OpALU_EX[0]
Warning (13012): Latch EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:ID_EX_inst1|OpALU_EX[0]
Warning (13012): Latch EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:ID_EX_inst1|OpALU_EX[0]
Warning (13012): Latch EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1|ALUctrl_out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX:ID_EX_inst1|OpALU_EX[0]
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1833 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 192 output pins
    Info (21061): Implemented 1512 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Mon Dec 11 00:47:54 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


