{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752858990415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752858990418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 01:16:30 2025 " "Processing started: Sat Jul 19 01:16:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752858990418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858990418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858990418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752858990853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/voltage_scaler_clocked.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/voltage_scaler_clocked.v" { { "Info" "ISGN_ENTITY_NAME" "1 VOLTAGE_SCALER_CLOCKED " "Found entity 1: VOLTAGE_SCALER_CLOCKED" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/fmc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/fmc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FMC_CONTROL " "Found entity 1: FMC_CONTROL" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/tyfifo/tyfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/tyfifo/tyfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 TYFIFO " "Found entity 1: TYFIFO" {  } { { "../ip/TYFIFO/TYFIFO.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/TYFIFO/TYFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/triangle_rom/triangle_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/triangle_rom/triangle_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_rom " "Found entity 1: triangle_rom" {  } { { "../ip/triangle_rom/triangle_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/triangle_rom/triangle_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sqaure_rom/sqaure_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sqaure_rom/sqaure_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqaure_rom " "Found entity 1: sqaure_rom" {  } { { "../ip/sqaure_rom/sqaure_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sqaure_rom/sqaure_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sinromvpp/sinromvpp.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sinromvpp/sinromvpp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinromvpp " "Found entity 1: sinromvpp" {  } { { "../ip/sinromvpp/sinromvpp.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sinromvpp/sinromvpp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sawtooth_rom/sawtooth_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sawtooth_rom/sawtooth_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_rom " "Found entity 1: sawtooth_rom" {  } { { "../ip/sawtooth_rom/sawtooth_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sawtooth_rom/sawtooth_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/mypll/mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/mypll/mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MYPLL " "Found entity 1: MYPLL" {  } { { "../ip/MYPLL/MYPLL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/MYPLL/MYPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/test.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../src/test.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/test.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/master_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/master_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MASTER_CTRL " "Found entity 1: MASTER_CTRL" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/freq_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/freq_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 FREQ_DEV " "Found entity 1: FREQ_DEV" {  } { { "../src/FREQ_DEV.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FREQ_DEV.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_waveform_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_waveform_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_WAVEFORM_B " "Found entity 1: DA_WAVEFORM_B" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_waveform_a.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_waveform_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_WAVEFORM_A " "Found entity 1: DA_WAVEFORM_A" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997817 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DA_PARAMETER_CTRL.v(117) " "Verilog HDL information at DA_PARAMETER_CTRL.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1752858997819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_parameter_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_parameter_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_PARAMETER_CTRL " "Found entity 1: DA_PARAMETER_CTRL" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_freq_word.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_freq_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_FREQ_WORD " "Found entity 1: DA_FREQ_WORD" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_clk_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_clk_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_CLK_CTRL " "Found entity 1: DA_CLK_CTRL" {  } { { "../src/DA_CLK_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_CLK_CTRL.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_apmplitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_apmplitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_APMPLITUDE " "Found entity 1: DA_APMPLITUDE" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/cnt32.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/cnt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT32 " "Found entity 1: CNT32" {  } { { "../src/CNT32.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/CNT32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_freq_word.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_freq_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_FREQ_WORD " "Found entity 1: AD_FREQ_WORD" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_freq_measure.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_freq_measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_FREQ_MEASURE " "Found entity 1: AD_FREQ_MEASURE" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_data_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_data_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_DATA_DEAL " "Found entity 1: AD_DATA_DEAL" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752858997870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_PARAMETER_CTRL DA_PARAMETER_CTRL:inst7 " "Elaborating entity \"DA_PARAMETER_CTRL\" for hierarchy \"DA_PARAMETER_CTRL:inst7\"" {  } { { "TOP.bdf" "inst7" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 40 3440 3728 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DA_PARAMETER_CTRL.v(123) " "Verilog HDL assignment warning at DA_PARAMETER_CTRL.v(123): truncated value with size 32 to match size of target (10)" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858997892 "|TOP|DA_PARAMETER_CTRL:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DA_PARAMETER_CTRL.v(126) " "Verilog HDL assignment warning at DA_PARAMETER_CTRL.v(126): truncated value with size 32 to match size of target (10)" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858997892 "|TOP|DA_PARAMETER_CTRL:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DA_PARAMETER_CTRL.v(141) " "Verilog HDL assignment warning at DA_PARAMETER_CTRL.v(141): truncated value with size 32 to match size of target (10)" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858997892 "|TOP|DA_PARAMETER_CTRL:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DA_PARAMETER_CTRL.v(144) " "Verilog HDL assignment warning at DA_PARAMETER_CTRL.v(144): truncated value with size 32 to match size of target (10)" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858997892 "|TOP|DA_PARAMETER_CTRL:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYPLL MYPLL:inst6 " "Elaborating entity \"MYPLL\" for hierarchy \"MYPLL:inst6\"" {  } { { "TOP.bdf" "inst6" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1248 2160 2480 1424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MYPLL:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MYPLL:inst6\|altpll:altpll_component\"" {  } { { "../ip/MYPLL/MYPLL.v" "altpll_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/MYPLL/MYPLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MYPLL:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"MYPLL:inst6\|altpll:altpll_component\"" {  } { { "../ip/MYPLL/MYPLL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/MYPLL/MYPLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MYPLL:inst6\|altpll:altpll_component " "Instantiated megafunction \"MYPLL:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MYPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MYPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858997916 ""}  } { { "../ip/MYPLL/MYPLL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/MYPLL/MYPLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858997916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MYPLL_altpll1 " "Found entity 1: MYPLL_altpll1" {  } { { "db/mypll_altpll1.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/mypll_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858997944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYPLL_altpll1 MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated " "Elaborating entity \"MYPLL_altpll1\" for hierarchy \"MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MASTER_CTRL MASTER_CTRL:inst3 " "Elaborating entity \"MASTER_CTRL\" for hierarchy \"MASTER_CTRL:inst3\"" {  } { { "TOP.bdf" "inst3" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1856 1416 1656 1968 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997946 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MASTER_CTRL.v(40) " "Verilog HDL Always Construct warning at MASTER_CTRL.v(40): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CTRL_DATA MASTER_CTRL.v(36) " "Verilog HDL Always Construct warning at MASTER_CTRL.v(36): inferring latch(es) for variable \"CTRL_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[0\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[0\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[1\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[1\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[2\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[2\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[3\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[3\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[4\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[4\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[5\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[5\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[6\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[6\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[7\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[7\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[8\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[8\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[9\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[9\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[10\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[10\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[11\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[11\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[12\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[12\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[13\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[13\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[14\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[14\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[15\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[15\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997947 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMC_CONTROL FMC_CONTROL:inst " "Elaborating entity \"FMC_CONTROL\" for hierarchy \"FMC_CONTROL:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1464 2264 2536 1864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997948 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[0\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[1\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[2\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[3\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[4\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[5\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[6\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[7\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[8\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[9\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[10\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[11\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[12\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[13\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[14\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[15\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997950 "|TOP|FMC_CONTROL:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_FREQ_MEASURE AD_FREQ_MEASURE:u_AD_FREQ_MEASURE " "Elaborating entity \"AD_FREQ_MEASURE\" for hierarchy \"AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\"" {  } { { "TOP.bdf" "u_AD_FREQ_MEASURE" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 280 1656 2024 456 "u_AD_FREQ_MEASURE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997951 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AD_FREQ_MEASURE.v(51) " "Verilog HDL Case Statement warning at AD_FREQ_MEASURE.v(51): incomplete case statement has no default case item" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE1_FREQ_DATA_H AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"BASE1_FREQ_DATA_H\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE1_FREQ_DATA_L AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"BASE1_FREQ_DATA_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE2_FREQ_DATA_H AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"BASE2_FREQ_DATA_H\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE2_FREQ_DATA_L AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"BASE2_FREQ_DATA_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_FREQ_DATA_H AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"AD1_FREQ_DATA_H\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_FREQ_DATA_L AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"AD1_FREQ_DATA_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_FREQ_DATA_H AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"AD2_FREQ_DATA_H\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_FREQ_DATA_L AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"AD2_FREQ_DATA_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997952 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997953 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997954 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997955 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT32 CNT32:u_AD1_CNT32 " "Elaborating entity \"CNT32\" for hierarchy \"CNT32:u_AD1_CNT32\"" {  } { { "TOP.bdf" "u_AD1_CNT32" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 88 1496 1720 232 "u_AD1_CNT32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:inst2 " "Elaborating entity \"test\" for hierarchy \"test:inst2\"" {  } { { "TOP.bdf" "inst2" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1360 2744 2960 1440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_DATA_DEAL AD_DATA_DEAL:u_AD_DATA_DEAL " "Elaborating entity \"AD_DATA_DEAL\" for hierarchy \"AD_DATA_DEAL:u_AD_DATA_DEAL\"" {  } { { "TOP.bdf" "u_AD_DATA_DEAL" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1896 3832 4184 2072 "u_AD_DATA_DEAL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997959 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AD_DATA_DEAL.v(48) " "Verilog HDL Case Statement warning at AD_DATA_DEAL.v(48): incomplete case statement has no default case item" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858997959 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ad1_fifo_recv AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"ad1_fifo_recv\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_FIFO_DATA_OUT AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"AD1_FIFO_DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_FLAG_SHOW AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"AD1_FLAG_SHOW\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ad2_fifo_recv AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"ad2_fifo_recv\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_FIFO_DATA_OUT AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"AD2_FIFO_DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_FLAG_SHOW AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"AD2_FLAG_SHOW\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[0\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[0\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[1\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[1\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[2\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[2\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[3\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[3\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[4\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[4\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[5\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[5\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[6\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[6\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[7\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[7\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[8\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[8\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[9\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[9\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[10\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[10\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[11\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[11\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[12\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[12\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[13\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[13\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[14\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[14\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[15\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[15\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[0\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[0\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[1\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[1\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[2\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[2\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[3\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[3\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[4\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[4\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[5\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[5\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[6\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[6\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[7\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[7\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[8\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[8\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[9\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[9\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[10\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[10\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[11\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[11\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[12\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[12\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[13\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[13\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[14\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[14\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[15\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[15\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[0\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[0\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[1\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[1\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[2\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[2\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[3\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[3\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[4\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[4\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[5\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[5\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[6\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[6\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997960 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[7\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[7\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[8\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[8\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[9\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[9\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[10\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[10\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[11\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[11\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[12\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[12\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[13\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[13\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[14\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[14\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[15\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[15\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[0\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[0\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[1\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[1\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[2\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[2\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[3\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[3\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[4\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[4\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[5\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[5\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[6\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[6\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[7\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[7\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[8\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[8\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[9\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[9\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[10\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[10\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[11\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[11\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[12\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[12\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[13\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[13\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[14\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[14\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[15\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[15\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858997961 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYFIFO TYFIFO:u_AD1_FIFO " "Elaborating entity \"TYFIFO\" for hierarchy \"TYFIFO:u_AD1_FIFO\"" {  } { { "TOP.bdf" "u_AD1_FIFO" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1560 3816 3992 1752 "u_AD1_FIFO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858997965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\"" {  } { { "../ip/TYFIFO/TYFIFO.v" "dcfifo_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/TYFIFO/TYFIFO.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\"" {  } { { "../ip/TYFIFO/TYFIFO.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/TYFIFO/TYFIFO.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998129 ""}  } { { "../ip/TYFIFO/TYFIFO.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/TYFIFO/TYFIFO.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858998129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vve1 " "Found entity 1: dcfifo_vve1" {  } { { "db/dcfifo_vve1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vve1 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated " "Elaborating entity \"dcfifo_vve1\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_vve1.tdf" "rdptr_g1p" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_vve1.tdf" "wrptr_g1p" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ce41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce41 " "Found entity 1: altsyncram_ce41" {  } { { "db/altsyncram_ce41.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_ce41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ce41 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|altsyncram_ce41:fifo_ram " "Elaborating entity \"altsyncram_ce41\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|altsyncram_ce41:fifo_ram\"" {  } { { "db/dcfifo_vve1.tdf" "fifo_ram" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_vve1.tdf" "rs_dgwp" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_vve1.tdf" "ws_dgrp" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_vve1.tdf" "rdempty_eq_comp" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_DEV FREQ_DEV:u_AD1_DEV " "Elaborating entity \"FREQ_DEV\" for hierarchy \"FREQ_DEV:u_AD1_DEV\"" {  } { { "TOP.bdf" "u_AD1_DEV" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1328 4312 4544 1440 "u_AD1_DEV" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_FREQ_WORD AD_FREQ_WORD:u_AD_FREQ_WORD " "Elaborating entity \"AD_FREQ_WORD\" for hierarchy \"AD_FREQ_WORD:u_AD_FREQ_WORD\"" {  } { { "TOP.bdf" "u_AD_FREQ_WORD" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1312 3696 3928 1488 "u_AD_FREQ_WORD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998286 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AD_FREQ_WORD.v(51) " "Verilog HDL Case Statement warning at AD_FREQ_WORD.v(51): incomplete case statement has no default case item" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_OUTH AD_FREQ_WORD.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_WORD.v(49): inferring latch(es) for variable \"AD1_OUTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_OUTL AD_FREQ_WORD.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_WORD.v(49): inferring latch(es) for variable \"AD1_OUTL\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_OUTH AD_FREQ_WORD.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_WORD.v(49): inferring latch(es) for variable \"AD2_OUTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_OUTL AD_FREQ_WORD.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_WORD.v(49): inferring latch(es) for variable \"AD2_OUTL\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[0\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[0\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[1\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[1\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[2\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[2\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[3\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[3\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[4\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[4\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[5\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[5\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[6\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[6\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[7\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[7\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[8\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[8\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[9\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[9\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[10\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[10\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[11\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[11\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[12\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[12\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[13\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[13\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[14\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[14\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[15\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[15\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[0\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[0\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[1\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[1\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[2\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[2\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[3\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[3\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[4\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[4\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[5\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[5\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[6\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[6\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[7\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[7\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[8\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[8\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[9\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[9\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[10\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[10\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[11\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[11\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[12\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[12\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[13\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[13\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[14\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[14\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[15\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[15\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998288 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[0\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[0\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[1\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[1\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[2\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[2\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[3\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[3\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[4\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[4\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[5\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[5\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[6\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[6\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[7\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[7\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[8\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[8\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[9\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[9\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[10\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[10\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[11\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[11\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[12\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[12\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[13\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[13\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[14\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[14\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[15\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[15\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[0\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[0\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[1\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[1\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[2\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[2\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[3\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[3\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[4\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[4\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[5\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[5\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[6\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[6\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[7\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[7\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[8\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[8\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[9\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[9\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[10\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[10\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[11\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[11\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[12\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[12\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[13\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[13\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[14\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[14\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[15\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[15\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998289 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_FREQ_WORD DA_FREQ_WORD:u_DA_FREQ_WORD " "Elaborating entity \"DA_FREQ_WORD\" for hierarchy \"DA_FREQ_WORD:u_DA_FREQ_WORD\"" {  } { { "TOP.bdf" "u_DA_FREQ_WORD" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 488 3624 3856 664 "u_DA_FREQ_WORD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998466 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DA_FREQ_WORD.v(49) " "Verilog HDL Case Statement warning at DA_FREQ_WORD.v(49): incomplete case statement has no default case item" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA1_OUTH DA_FREQ_WORD.v(47) " "Verilog HDL Always Construct warning at DA_FREQ_WORD.v(47): inferring latch(es) for variable \"DA1_OUTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA1_OUTL DA_FREQ_WORD.v(47) " "Verilog HDL Always Construct warning at DA_FREQ_WORD.v(47): inferring latch(es) for variable \"DA1_OUTL\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA2_OUTH DA_FREQ_WORD.v(47) " "Verilog HDL Always Construct warning at DA_FREQ_WORD.v(47): inferring latch(es) for variable \"DA2_OUTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA2_OUTL DA_FREQ_WORD.v(47) " "Verilog HDL Always Construct warning at DA_FREQ_WORD.v(47): inferring latch(es) for variable \"DA2_OUTL\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[0\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[0\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[1\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[1\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[2\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[2\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[3\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[3\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[4\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[4\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[5\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[5\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[6\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[6\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[7\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[7\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[8\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[8\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[9\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[9\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[10\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[10\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[11\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[11\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[12\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[12\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[13\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[13\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[14\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[14\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[15\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[15\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[0\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[0\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[1\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[1\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[2\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[2\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[3\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[3\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[4\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[4\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[5\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[5\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998467 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[6\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[6\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[7\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[7\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[8\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[8\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[9\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[9\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[10\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[10\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[11\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[11\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[12\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[12\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[13\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[13\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[14\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[14\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[15\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[15\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[0\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[0\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[1\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[1\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[2\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[2\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[3\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[3\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[4\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[4\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[5\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[5\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[6\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[6\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[7\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[7\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[8\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[8\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[9\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[9\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[10\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[10\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[11\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[11\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[12\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[12\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[13\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[13\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[14\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[14\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[15\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[15\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[0\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[0\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[1\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[1\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[2\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[2\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[3\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[3\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[4\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[4\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[5\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[5\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[6\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[6\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[7\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[7\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[8\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[8\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[9\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[9\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[10\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[10\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[11\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[11\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[12\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[12\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[13\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[13\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[14\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[14\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[15\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[15\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998468 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VOLTAGE_SCALER_CLOCKED VOLTAGE_SCALER_CLOCKED:inst12 " "Elaborating entity \"VOLTAGE_SCALER_CLOCKED\" for hierarchy \"VOLTAGE_SCALER_CLOCKED:inst12\"" {  } { { "TOP.bdf" "inst12" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 528 4768 5008 640 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 VOLTAGE_SCALER_CLOCKED.v(41) " "Verilog HDL assignment warning at VOLTAGE_SCALER_CLOCKED.v(41): truncated value with size 32 to match size of target (14)" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858998470 "|TOP|VOLTAGE_SCALER_CLOCKED:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 VOLTAGE_SCALER_CLOCKED.v(47) " "Verilog HDL assignment warning at VOLTAGE_SCALER_CLOCKED.v(47): truncated value with size 32 to match size of target (14)" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858998470 "|TOP|VOLTAGE_SCALER_CLOCKED:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_WAVEFORM_A DA_WAVEFORM_A:inst15 " "Elaborating entity \"DA_WAVEFORM_A\" for hierarchy \"DA_WAVEFORM_A:inst15\"" {  } { { "TOP.bdf" "inst15" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 520 4304 4552 664 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998470 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DA_WAVEFORM_A.v(49) " "Verilog HDL Case Statement warning at DA_WAVEFORM_A.v(49): incomplete case statement has no default case item" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WAVEFORM_A DA_WAVEFORM_A.v(48) " "Verilog HDL Always Construct warning at DA_WAVEFORM_A.v(48): inferring latch(es) for variable \"WAVEFORM_A\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[0\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[0\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[1\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[1\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[2\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[2\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[3\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[3\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[4\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[4\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[5\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[5\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[6\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[6\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[7\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[7\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998471 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinromvpp DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst " "Elaborating entity \"sinromvpp\" for hierarchy \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\"" {  } { { "../src/DA_WAVEFORM_A.v" "sinromvpp_inst" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sinromvpp/sinromvpp.v" "altsyncram_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sinromvpp/sinromvpp.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sinromvpp/sinromvpp.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sinromvpp/sinromvpp.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../script/sin_1024x14.mif " "Parameter \"init_file\" = \"../script/sin_1024x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998500 ""}  } { { "../ip/sinromvpp/sinromvpp.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sinromvpp/sinromvpp.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858998500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3b1 " "Found entity 1: altsyncram_h3b1" {  } { { "db/altsyncram_h3b1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_h3b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3b1 DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\|altsyncram_h3b1:auto_generated " "Elaborating entity \"altsyncram_h3b1\" for hierarchy \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\|altsyncram_h3b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqaure_rom DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst " "Elaborating entity \"sqaure_rom\" for hierarchy \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\"" {  } { { "../src/DA_WAVEFORM_A.v" "sqaure_rom_inst" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sqaure_rom/sqaure_rom.v" "altsyncram_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sqaure_rom/sqaure_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sqaure_rom/sqaure_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sqaure_rom/sqaure_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../script/square_1024x14.mif " "Parameter \"init_file\" = \"../script/square_1024x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998549 ""}  } { { "../ip/sqaure_rom/sqaure_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sqaure_rom/sqaure_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858998549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odb1 " "Found entity 1: altsyncram_odb1" {  } { { "db/altsyncram_odb1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_odb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_odb1 DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\|altsyncram_odb1:auto_generated " "Elaborating entity \"altsyncram_odb1\" for hierarchy \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\|altsyncram_odb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_rom DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst " "Elaborating entity \"triangle_rom\" for hierarchy \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\"" {  } { { "../src/DA_WAVEFORM_A.v" "triangle_rom_inst" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/triangle_rom/triangle_rom.v" "altsyncram_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/triangle_rom/triangle_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/triangle_rom/triangle_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/triangle_rom/triangle_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../script/triangle_1024x14.mif " "Parameter \"init_file\" = \"../script/triangle_1024x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998595 ""}  } { { "../ip/triangle_rom/triangle_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/triangle_rom/triangle_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858998595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tjb1 " "Found entity 1: altsyncram_tjb1" {  } { { "db/altsyncram_tjb1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_tjb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tjb1 DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\|altsyncram_tjb1:auto_generated " "Elaborating entity \"altsyncram_tjb1\" for hierarchy \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\|altsyncram_tjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_rom DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst " "Elaborating entity \"sawtooth_rom\" for hierarchy \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\"" {  } { { "../src/DA_WAVEFORM_A.v" "sawtooth_rom_inst" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sawtooth_rom/sawtooth_rom.v" "altsyncram_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sawtooth_rom/sawtooth_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sawtooth_rom/sawtooth_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sawtooth_rom/sawtooth_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../script/sawtooth_1024x14.mif " "Parameter \"init_file\" = \"../script/sawtooth_1024x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858998638 ""}  } { { "../ip/sawtooth_rom/sawtooth_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sawtooth_rom/sawtooth_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858998638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0lb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0lb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0lb1 " "Found entity 1: altsyncram_0lb1" {  } { { "db/altsyncram_0lb1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_0lb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858998665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0lb1 DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\|altsyncram_0lb1:auto_generated " "Elaborating entity \"altsyncram_0lb1\" for hierarchy \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\|altsyncram_0lb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_APMPLITUDE DA_APMPLITUDE:inst10 " "Elaborating entity \"DA_APMPLITUDE\" for hierarchy \"DA_APMPLITUDE:inst10\"" {  } { { "TOP.bdf" "inst10" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 16 4272 4520 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998673 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DA_APMPLITUDE.v(43) " "Verilog HDL Case Statement warning at DA_APMPLITUDE.v(43): incomplete case statement has no default case item" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA1_OUTA DA_APMPLITUDE.v(41) " "Verilog HDL Always Construct warning at DA_APMPLITUDE.v(41): inferring latch(es) for variable \"DA1_OUTA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA2_OUTB DA_APMPLITUDE.v(41) " "Verilog HDL Always Construct warning at DA_APMPLITUDE.v(41): inferring latch(es) for variable \"DA2_OUTB\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[0\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[0\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[1\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[1\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[2\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[2\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[3\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[3\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[4\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[4\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[5\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[5\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[6\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[6\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[7\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[7\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[8\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[8\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[9\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[9\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[10\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[10\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[11\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[11\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[0\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[0\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[1\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[1\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[2\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[2\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[3\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[3\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[4\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[4\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[5\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[5\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[6\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[6\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[7\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[7\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[8\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[8\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[9\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[9\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[10\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[10\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[11\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[11\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998674 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_WAVEFORM_B DA_WAVEFORM_B:inst18 " "Elaborating entity \"DA_WAVEFORM_B\" for hierarchy \"DA_WAVEFORM_B:inst18\"" {  } { { "TOP.bdf" "inst18" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 792 4304 4552 936 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858998676 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DA_WAVEFORM_B.v(50) " "Verilog HDL Case Statement warning at DA_WAVEFORM_B.v(50): incomplete case statement has no default case item" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WAVEFORM_B DA_WAVEFORM_B.v(49) " "Verilog HDL Always Construct warning at DA_WAVEFORM_B.v(49): inferring latch(es) for variable \"WAVEFORM_B\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[0\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[0\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[1\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[1\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[2\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[2\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[3\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[3\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[4\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[4\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[5\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[5\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[6\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[6\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[7\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[7\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858998677 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DA_PARAMETER_CTRL:inst7\|FREQ_OUT_B_FINAL " "Found clock multiplexer DA_PARAMETER_CTRL:inst7\|FREQ_OUT_B_FINAL" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1752858998952 "|TOP|DA_PARAMETER_CTRL:inst7|FREQ_OUT_B_FINAL"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1752858998952 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst12\|Mult0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Mult0" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858999314 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst12\|Div0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Div0" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858999314 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst12\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst12\|Mult1\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Mult1" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858999314 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst12\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst12\|Div1\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Div1" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858999314 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst11\|Mult0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Mult0" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858999314 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst11\|Div0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Div0" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858999314 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst11\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst11\|Mult1\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Mult1" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858999314 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst11\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst11\|Div1\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Div1" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858999314 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752858999314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VOLTAGE_SCALER_CLOCKED:inst12\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VOLTAGE_SCALER_CLOCKED:inst12\|lpm_mult:Mult0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858999341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VOLTAGE_SCALER_CLOCKED:inst12\|lpm_mult:Mult0 " "Instantiated megafunction \"VOLTAGE_SCALER_CLOCKED:inst12\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999341 ""}  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858999341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3dt " "Found entity 1: mult_3dt" {  } { { "db/mult_3dt.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/mult_3dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858999366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858999366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VOLTAGE_SCALER_CLOCKED:inst12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VOLTAGE_SCALER_CLOCKED:inst12\|lpm_divide:Div0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858999380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VOLTAGE_SCALER_CLOCKED:inst12\|lpm_divide:Div0 " "Instantiated megafunction \"VOLTAGE_SCALER_CLOCKED:inst12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858999380 ""}  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858999380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858999404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858999404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858999410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858999410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858999442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858999442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858999476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858999476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858999502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858999502 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "160 " "Ignored 160 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "160 " "Ignored 160 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1752858999885 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1752858999885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752859000876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/ZUOLAN_FPGA_OBJECT.map.smsg " "Generated suppressed messages file E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/ZUOLAN_FPGA_OBJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752859001885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752859002078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752859002078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4934 " "Implemented 4934 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752859002243 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752859002243 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1752859002243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4701 " "Implemented 4701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752859002243 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1752859002243 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1752859002243 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1752859002243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752859002243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752859002277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 01:16:42 2025 " "Processing ended: Sat Jul 19 01:16:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752859002277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752859002277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752859002277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752859002277 ""}
