aig 175 42 24 0 109 0 0 1
164 86
172 88
179 90
93 92
185 94
193 96
201 98
209 100
217 102
225 104
233 106
241 108
249 110
257 112
265 114
273 116
281 118
76
78
80
82
84
336
1
3
342
348
350
GIf"In%*I+5333&::VW\[YZa_`gefmklsqrywx}~ÖÉÑãâäëèêóïñùõ…Q»Œ…õ§+¨.≠.¥+µ-Åb‚∏∏
∏∏∆$»…,˜€”€#€Ÿ‹i0 convert.input30
i1 convert.input29
i2 convert.input28
i3 convert.input27
i4 convert.input26
i5 convert.input25
i6 convert.input24
i7 convert.input23
i8 convert.input22
i9 convert.input21
i10 convert.input20
i11 convert.input19
i12 convert.input18
i13 convert.input1
i14 convert.input31
i15 Verilog.PWM_TOP.clk
i16 convert.input0
i17 Verilog.PWM_TOP.sw[0]
i18 Verilog.PWM_TOP.sw[1]
i19 Verilog.PWM_TOP.sw[2]
i20 Verilog.PWM_TOP.sw[3]
i21 convert.input3
i22 convert.input16
i23 convert.input6
i24 convert.input8
i25 convert.input10
i26 convert.input12
i27 convert.input2
i28 convert.input4
i29 convert.input5
i30 convert.input7
i31 convert.input9
i32 convert.input11
i33 convert.input13
i34 convert.input14
i35 convert.input15
i36 convert.input17
i37 AIGER_NEXT_LTL_1_SPECF_6
i38 AIGER_NEXT_LTL_1_SPECF_4
i39 AIGER_NEXT_LTL_1_SPECF_3
i40 AIGER_NEXT_LTL_1_SPECF_1
i41 AIGER_NEXT_IGNORE_LTL_1
l0 Verilog.PWM_TOP.pulse_red
l1 Verilog.PWM_TOP.lb_pulse
l2 Verilog.PWM_TOP.ub_pulse
l3 Verilog.PWM_TOP.cnt_R[0]
l4 Verilog.PWM_TOP.cnt_R[1]
l5 Verilog.PWM_TOP.cnt_R[2]
l6 Verilog.PWM_TOP.cnt_R[3]
l7 Verilog.PWM_TOP.cnt_R[4]
l8 Verilog.PWM_TOP.cnt_R[5]
l9 Verilog.PWM_TOP.cnt_R[6]
l10 Verilog.PWM_TOP.cnt_R[7]
l11 Verilog.PWM_TOP.cnt_R[8]
l12 Verilog.PWM_TOP.cnt_R[9]
l13 Verilog.PWM_TOP.cnt_R[10]
l14 Verilog.PWM_TOP.cnt_R[11]
l15 Verilog.PWM_TOP.cnt_R[12]
l16 Verilog.PWM_TOP.cnt_R[13]
l17 LTL_1_SPECF_6
l18 LTL_1_SPECF_4
l19 LTL_1_SPECF_3
l20 LTL_1_SPECF_1
l21 IGNORE_LTL_1
l22 AIGER_VALID
l23 AIGER_INITIALIZED
j0 AIGER_JUST_0
c
smvtoaig
1.9
../../Tools/abc_mc/SMV/PWM_5.smv
